TimeQuest Timing Analyzer report for processador
Sun Mar 10 23:13:34 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'control_unity:CU|control_block:BC|y_present.decoding'
 13. Slow Model Setup: 'control_unity:CU|control_block:BC|y_present.search'
 14. Slow Model Hold: 'control_unity:CU|control_block:BC|y_present.decoding'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'control_unity:CU|control_block:BC|y_present.search'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.search'
 19. Slow Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.decoding'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clk'
 30. Fast Model Setup: 'control_unity:CU|control_block:BC|y_present.decoding'
 31. Fast Model Setup: 'control_unity:CU|control_block:BC|y_present.search'
 32. Fast Model Hold: 'control_unity:CU|control_block:BC|y_present.decoding'
 33. Fast Model Hold: 'clk'
 34. Fast Model Hold: 'control_unity:CU|control_block:BC|y_present.search'
 35. Fast Model Minimum Pulse Width: 'clk'
 36. Fast Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.search'
 37. Fast Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.decoding'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Clock Name                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                  ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; clk                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                  ;
; control_unity:CU|control_block:BC|y_present.decoding ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_unity:CU|control_block:BC|y_present.decoding } ;
; control_unity:CU|control_block:BC|y_present.search   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_unity:CU|control_block:BC|y_present.search }   ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 124.15 MHz ; 124.15 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                      ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -7.055 ; -516.025      ;
; control_unity:CU|control_block:BC|y_present.decoding ; -0.090 ; -0.090        ;
; control_unity:CU|control_block:BC|y_present.search   ; 0.320  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; control_unity:CU|control_block:BC|y_present.decoding ; -2.329 ; -4.486        ;
; clk                                                  ; -1.330 ; -28.048       ;
; control_unity:CU|control_block:BC|y_present.search   ; 0.184  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -2.000 ; -625.208      ;
; control_unity:CU|control_block:BC|y_present.search   ; -1.423 ; -22.768       ;
; control_unity:CU|control_block:BC|y_present.decoding ; 0.500  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.055 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.998      ;
; -7.055 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.998      ;
; -7.055 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.998      ;
; -7.055 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.998      ;
; -6.804 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.740      ;
; -6.804 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.740      ;
; -6.804 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.740      ;
; -6.804 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.740      ;
; -6.780 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.716      ;
; -6.780 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.716      ;
; -6.780 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.716      ;
; -6.780 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.716      ;
; -6.745 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.681      ;
; -6.745 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.681      ;
; -6.745 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.681      ;
; -6.745 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.681      ;
; -6.708 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.644      ;
; -6.708 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.644      ;
; -6.708 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.644      ;
; -6.708 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.644      ;
; -6.653 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.589      ;
; -6.653 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.589      ;
; -6.653 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.589      ;
; -6.653 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.589      ;
; -6.635 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.571      ;
; -6.635 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.571      ;
; -6.635 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.571      ;
; -6.635 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.571      ;
; -6.618 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.561      ;
; -6.618 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.561      ;
; -6.618 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.561      ;
; -6.618 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.561      ;
; -6.561 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.497      ;
; -6.561 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.497      ;
; -6.561 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.497      ;
; -6.561 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.497      ;
; -6.529 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.458      ;
; -6.529 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.458      ;
; -6.529 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.458      ;
; -6.529 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.458      ;
; -6.528 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.464      ;
; -6.528 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.464      ;
; -6.528 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.464      ;
; -6.528 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.464      ;
; -6.494 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.423      ;
; -6.494 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.423      ;
; -6.494 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.423      ;
; -6.494 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.423      ;
; -6.474 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.410      ;
; -6.474 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.410      ;
; -6.474 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.410      ;
; -6.474 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.410      ;
; -6.464 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.407      ;
; -6.464 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.407      ;
; -6.464 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.407      ;
; -6.464 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.407      ;
; -6.462 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.405      ;
; -6.462 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.405      ;
; -6.462 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.405      ;
; -6.462 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.405      ;
; -6.457 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.386      ;
; -6.457 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.386      ;
; -6.457 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.386      ;
; -6.457 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.386      ;
; -6.437 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.373      ;
; -6.437 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.373      ;
; -6.437 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.373      ;
; -6.437 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.029     ; 7.373      ;
; -6.417 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.360      ;
; -6.417 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.360      ;
; -6.417 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.360      ;
; -6.417 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.360      ;
; -6.413 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.356      ;
; -6.413 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.356      ;
; -6.413 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.356      ;
; -6.413 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.356      ;
; -6.402 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.331      ;
; -6.402 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.331      ;
; -6.402 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.331      ;
; -6.402 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.331      ;
; -6.392 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.335      ;
; -6.392 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.335      ;
; -6.392 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.335      ;
; -6.392 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.022     ; 7.335      ;
; -6.384 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.313      ;
; -6.384 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.313      ;
; -6.384 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.313      ;
; -6.384 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.036     ; 7.313      ;
; -6.379 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.322      ;
; -6.379 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.322      ;
; -6.379 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.322      ;
; -6.379 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.022     ; 7.322      ;
; -6.367 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.029     ; 7.303      ;
; -6.367 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.029     ; 7.303      ;
; -6.367 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.029     ; 7.303      ;
; -6.367 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.029     ; 7.303      ;
; -6.347 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.029     ; 7.283      ;
; -6.347 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.029     ; 7.283      ;
; -6.347 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.029     ; 7.283      ;
; -6.347 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.029     ; 7.283      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                                                                                                                                 ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                               ; Launch Clock                                       ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.090 ; control_unity:CU|control_block:BC|y_present.load2  ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 1.457      ; 1.610      ;
; 0.128  ; control_unity:CU|control_block:BC|y_present.start  ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 1.457      ; 1.392      ;
; 0.229  ; control_unity:CU|control_block:BC|y_present.store1 ; control_unity:CU|control_block:BC|y_next.store2_333   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 1.486      ; 0.892      ;
; 0.307  ; control_unity:CU|control_block:BC|y_present.sum2   ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 1.457      ; 1.213      ;
; 0.415  ; control_unity:CU|control_block:BC|y_present.store2 ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 1.457      ; 1.105      ;
; 0.501  ; control_unity:CU|control_block:BC|y_present.sum1   ; control_unity:CU|control_block:BC|y_next.sum2_306     ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 1.487      ; 0.861      ;
; 0.647  ; control_unity:CU|control_block:BC|y_present.load1  ; control_unity:CU|control_block:BC|y_next.load2_360    ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 1.486      ; 0.901      ;
; 2.153  ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 0.500        ; 3.982      ; 1.903      ;
; 2.653  ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 3.982      ; 1.903      ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 0.320 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.811      ; 1.456      ;
; 0.514 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.811      ; 1.262      ;
; 0.517 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.811      ; 1.259      ;
; 0.525 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.811      ; 1.251      ;
; 0.531 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.811      ; 1.245      ;
; 0.536 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.811      ; 1.240      ;
; 0.540 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.811      ; 1.236      ;
; 0.547 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.811      ; 1.229      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                               ; Launch Clock                                       ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.329 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 3.982      ; 1.903      ;
; -1.829 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; -0.500       ; 3.982      ; 1.903      ;
; -0.626 ; control_unity:CU|control_block:BC|y_present.sum1   ; control_unity:CU|control_block:BC|y_next.sum2_306     ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 1.487      ; 0.861      ;
; -0.594 ; control_unity:CU|control_block:BC|y_present.store1 ; control_unity:CU|control_block:BC|y_next.store2_333   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 1.486      ; 0.892      ;
; -0.585 ; control_unity:CU|control_block:BC|y_present.load1  ; control_unity:CU|control_block:BC|y_next.load2_360    ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 1.486      ; 0.901      ;
; -0.352 ; control_unity:CU|control_block:BC|y_present.store2 ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 1.457      ; 1.105      ;
; -0.244 ; control_unity:CU|control_block:BC|y_present.sum2   ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 1.457      ; 1.213      ;
; -0.065 ; control_unity:CU|control_block:BC|y_present.start  ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 1.457      ; 1.392      ;
; 0.153  ; control_unity:CU|control_block:BC|y_present.load2  ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 1.457      ; 1.610      ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.330 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[11]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.683      ; 1.869      ;
; -1.330 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[10]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.683      ; 1.869      ;
; -1.330 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[9]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.683      ; 1.869      ;
; -1.330 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[8]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.683      ; 1.869      ;
; -1.330 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[7]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.683      ; 1.869      ;
; -1.330 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[6]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.683      ; 1.869      ;
; -1.330 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[5]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.683      ; 1.869      ;
; -1.330 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[4]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.683      ; 1.869      ;
; -1.178 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[14]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.823      ; 2.161      ;
; -1.178 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[15]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.823      ; 2.161      ;
; -1.106 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.090      ;
; -1.106 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.090      ;
; -1.106 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.090      ;
; -1.106 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.090      ;
; -1.106 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.090      ;
; -1.106 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.090      ;
; -1.106 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.090      ;
; -1.106 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.090      ;
; -1.034 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[12]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.162      ;
; -1.034 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[13]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.162      ;
; -1.034 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[3]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.162      ;
; -1.034 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[2]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.162      ;
; -1.034 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[1]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.162      ;
; -1.034 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[0]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 2.680      ; 2.162      ;
; -0.830 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[11]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.683      ; 1.869      ;
; -0.830 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[10]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.683      ; 1.869      ;
; -0.830 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[9]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.683      ; 1.869      ;
; -0.830 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[8]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.683      ; 1.869      ;
; -0.830 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[7]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.683      ; 1.869      ;
; -0.830 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[6]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.683      ; 1.869      ;
; -0.830 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[5]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.683      ; 1.869      ;
; -0.830 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[4]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.683      ; 1.869      ;
; -0.678 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[14]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.823      ; 2.161      ;
; -0.678 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[15]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.823      ; 2.161      ;
; -0.606 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.090      ;
; -0.606 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.090      ;
; -0.606 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.090      ;
; -0.606 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.090      ;
; -0.606 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.090      ;
; -0.606 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.090      ;
; -0.606 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.090      ;
; -0.606 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.090      ;
; -0.534 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[12]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.162      ;
; -0.534 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[13]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.162      ;
; -0.534 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[3]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.162      ;
; -0.534 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[2]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.162      ;
; -0.534 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[1]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.162      ;
; -0.534 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[0]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 2.680      ; 2.162      ;
; 0.711  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.977      ;
; 0.809  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.075      ;
; 0.818  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.084      ;
; 0.835  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.843  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.109      ;
; 1.042  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.308      ;
; 1.113  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.113  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.113  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.113  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.113  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.113  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.113  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.113  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.121  ; control_unity:CU|control_block:BC|y_next.decoding_387                                            ; control_unity:CU|control_block:BC|y_present.decoding                                                                ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -1.303     ; 0.084      ;
; 1.192  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.458      ;
; 1.221  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.229  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.495      ;
; 1.263  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.529      ;
; 1.275  ; control_unity:CU|control_block:BC|y_next.search_402                                              ; control_unity:CU|control_block:BC|y_present.search                                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -1.457     ; 0.084      ;
; 1.280  ; control_unity:CU|registrador:IR|data_out[11]                                                     ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_address_reg3 ; clk                                                  ; clk         ; 0.000        ; 0.051      ; 1.565      ;
; 1.292  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.558      ;
; 1.293  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.559      ;
; 1.295  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.561      ;
; 1.300  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.566      ;
; 1.303  ; control_unity:CU|control_block:BC|y_next.store2_333                                              ; control_unity:CU|control_block:BC|y_present.store2                                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -1.485     ; 0.084      ;
; 1.303  ; control_unity:CU|control_block:BC|y_next.load2_360                                               ; control_unity:CU|control_block:BC|y_present.load2                                                                   ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -1.485     ; 0.084      ;
; 1.304  ; control_unity:CU|control_block:BC|y_next.sum2_306                                                ; control_unity:CU|control_block:BC|y_present.sum2                                                                    ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -1.486     ; 0.084      ;
; 1.308  ; control_unity:CU|registrador:IR|data_out[11]                                                     ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_address_reg3 ; clk                                                  ; clk         ; 0.000        ; 0.044      ; 1.586      ;
; 1.334  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.600      ;
; 1.363  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.629      ;
; 1.364  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.630      ;
; 1.383  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.649      ;
; 1.391  ; control_unity:CU|registrador:IR|data_out[9]                                                      ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_address_reg1 ; clk                                                  ; clk         ; 0.000        ; 0.051      ; 1.676      ;
; 1.400  ; control_unity:CU|registrador:IR|data_out[11]                                                     ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.706      ;
; 1.413  ; control_unity:CU|registrador:IR|data_out[9]                                                      ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_address_reg1 ; clk                                                  ; clk         ; 0.000        ; 0.044      ; 1.691      ;
; 1.428  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.694      ;
; 1.434  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.700      ;
; 1.435  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.701      ;
; 1.454  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.720      ;
; 1.454  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.720      ;
; 1.506  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.772      ;
; 1.525  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.791      ;
; 1.525  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.791      ;
; 1.544  ; control_unity:CU|registrador:IR|data_out[5]                                                      ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; clk                                                  ; clk         ; 0.000        ; 0.072      ; 1.850      ;
; 1.577  ; control_unity:CU|registrador:IR|data_out[7]                                                      ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg7               ; clk                                                  ; clk         ; 0.000        ; 0.036      ; 1.847      ;
; 1.577  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 1.843      ;
; 1.583  ; control_unity:CU|registrador:IR|data_out[6]                                                      ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg6               ; clk                                                  ; clk         ; 0.000        ; 0.036      ; 1.853      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 0.184 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.811      ; 1.229      ;
; 0.191 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.811      ; 1.236      ;
; 0.195 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.811      ; 1.240      ;
; 0.200 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.811      ; 1.245      ;
; 0.206 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.811      ; 1.251      ;
; 0.214 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.811      ; 1.259      ;
; 0.217 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.811      ; 1.262      ;
; 0.411 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.811      ; 1.456      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg9  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search|regout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search|regout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; IM|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; IM|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|inclk[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|inclk[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|outclk                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|outclk                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0|combout                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0|combout                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|Selector11~0|dataa                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|Selector11~0|dataa                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.decoding_387|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.decoding_387|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.load2_360|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.load2_360|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.search_402|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.search_402|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.store2_333|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.store2_333|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.sum2_306|datac                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.sum2_306|datac                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|y_present.decoding|regout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|y_present.decoding|regout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.decoding_387 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.decoding_387 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.load2_360    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.load2_360    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.search_402   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.search_402   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.store2_333   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.store2_333   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.sum2_306     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.sum2_306     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; addr_in[*]  ; clk        ; 4.057 ; 4.057 ; Rise       ; clk             ;
;  addr_in[0] ; clk        ; 0.042 ; 0.042 ; Rise       ; clk             ;
;  addr_in[1] ; clk        ; 0.115 ; 0.115 ; Rise       ; clk             ;
;  addr_in[2] ; clk        ; 4.057 ; 4.057 ; Rise       ; clk             ;
;  addr_in[3] ; clk        ; 3.539 ; 3.539 ; Rise       ; clk             ;
;  addr_in[4] ; clk        ; 3.537 ; 3.537 ; Rise       ; clk             ;
;  addr_in[5] ; clk        ; 3.747 ; 3.747 ; Rise       ; clk             ;
;  addr_in[6] ; clk        ; 3.493 ; 3.493 ; Rise       ; clk             ;
;  addr_in[7] ; clk        ; 3.775 ; 3.775 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; addr_in[*]  ; clk        ; 0.227  ; 0.227  ; Rise       ; clk             ;
;  addr_in[0] ; clk        ; 0.227  ; 0.227  ; Rise       ; clk             ;
;  addr_in[1] ; clk        ; 0.154  ; 0.154  ; Rise       ; clk             ;
;  addr_in[2] ; clk        ; -3.788 ; -3.788 ; Rise       ; clk             ;
;  addr_in[3] ; clk        ; -3.270 ; -3.270 ; Rise       ; clk             ;
;  addr_in[4] ; clk        ; -3.268 ; -3.268 ; Rise       ; clk             ;
;  addr_in[5] ; clk        ; -3.478 ; -3.478 ; Rise       ; clk             ;
;  addr_in[6] ; clk        ; -3.224 ; -3.224 ; Rise       ; clk             ;
;  addr_in[7] ; clk        ; -3.506 ; -3.506 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; D_addr_t[*]       ; clk                                                ; 9.324  ; 9.324  ; Rise       ; clk                                                ;
;  D_addr_t[0]      ; clk                                                ; 9.190  ; 9.190  ; Rise       ; clk                                                ;
;  D_addr_t[1]      ; clk                                                ; 8.991  ; 8.991  ; Rise       ; clk                                                ;
;  D_addr_t[2]      ; clk                                                ; 9.266  ; 9.266  ; Rise       ; clk                                                ;
;  D_addr_t[3]      ; clk                                                ; 9.324  ; 9.324  ; Rise       ; clk                                                ;
;  D_addr_t[4]      ; clk                                                ; 9.291  ; 9.291  ; Rise       ; clk                                                ;
;  D_addr_t[5]      ; clk                                                ; 9.315  ; 9.315  ; Rise       ; clk                                                ;
;  D_addr_t[6]      ; clk                                                ; 9.124  ; 9.124  ; Rise       ; clk                                                ;
;  D_addr_t[7]      ; clk                                                ; 8.859  ; 8.859  ; Rise       ; clk                                                ;
; D_rd_t            ; clk                                                ; 7.171  ; 7.171  ; Rise       ; clk                                                ;
; D_wr_t            ; clk                                                ; 7.971  ; 7.971  ; Rise       ; clk                                                ;
; RAM_W_data_t[*]   ; clk                                                ; 10.791 ; 10.791 ; Rise       ; clk                                                ;
;  RAM_W_data_t[0]  ; clk                                                ; 10.375 ; 10.375 ; Rise       ; clk                                                ;
;  RAM_W_data_t[1]  ; clk                                                ; 10.000 ; 10.000 ; Rise       ; clk                                                ;
;  RAM_W_data_t[2]  ; clk                                                ; 10.230 ; 10.230 ; Rise       ; clk                                                ;
;  RAM_W_data_t[3]  ; clk                                                ; 10.290 ; 10.290 ; Rise       ; clk                                                ;
;  RAM_W_data_t[4]  ; clk                                                ; 10.511 ; 10.511 ; Rise       ; clk                                                ;
;  RAM_W_data_t[5]  ; clk                                                ; 10.246 ; 10.246 ; Rise       ; clk                                                ;
;  RAM_W_data_t[6]  ; clk                                                ; 10.396 ; 10.396 ; Rise       ; clk                                                ;
;  RAM_W_data_t[7]  ; clk                                                ; 10.272 ; 10.272 ; Rise       ; clk                                                ;
;  RAM_W_data_t[8]  ; clk                                                ; 10.266 ; 10.266 ; Rise       ; clk                                                ;
;  RAM_W_data_t[9]  ; clk                                                ; 10.765 ; 10.765 ; Rise       ; clk                                                ;
;  RAM_W_data_t[10] ; clk                                                ; 9.998  ; 9.998  ; Rise       ; clk                                                ;
;  RAM_W_data_t[11] ; clk                                                ; 10.538 ; 10.538 ; Rise       ; clk                                                ;
;  RAM_W_data_t[12] ; clk                                                ; 10.049 ; 10.049 ; Rise       ; clk                                                ;
;  RAM_W_data_t[13] ; clk                                                ; 10.281 ; 10.281 ; Rise       ; clk                                                ;
;  RAM_W_data_t[14] ; clk                                                ; 10.189 ; 10.189 ; Rise       ; clk                                                ;
;  RAM_W_data_t[15] ; clk                                                ; 10.791 ; 10.791 ; Rise       ; clk                                                ;
; RF_Rp_addr_t[*]   ; clk                                                ; 10.399 ; 10.399 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[0]  ; clk                                                ; 9.271  ; 9.271  ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[1]  ; clk                                                ; 10.312 ; 10.312 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[2]  ; clk                                                ; 8.913  ; 8.913  ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[3]  ; clk                                                ; 10.399 ; 10.399 ; Rise       ; clk                                                ;
; RF_Rp_rd_t        ; clk                                                ; 8.954  ; 8.954  ; Rise       ; clk                                                ;
; RF_Rq_addr_t[*]   ; clk                                                ; 8.908  ; 8.908  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[0]  ; clk                                                ; 8.908  ; 8.908  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[1]  ; clk                                                ; 8.538  ; 8.538  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[2]  ; clk                                                ; 8.195  ; 8.195  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[3]  ; clk                                                ; 8.209  ; 8.209  ; Rise       ; clk                                                ;
; RF_Rq_rd_t        ; clk                                                ; 9.343  ; 9.343  ; Rise       ; clk                                                ;
; RF_W_addr_t[*]    ; clk                                                ; 9.303  ; 9.303  ; Rise       ; clk                                                ;
;  RF_W_addr_t[0]   ; clk                                                ; 9.303  ; 9.303  ; Rise       ; clk                                                ;
;  RF_W_addr_t[1]   ; clk                                                ; 8.672  ; 8.672  ; Rise       ; clk                                                ;
;  RF_W_addr_t[2]   ; clk                                                ; 8.411  ; 8.411  ; Rise       ; clk                                                ;
;  RF_W_addr_t[3]   ; clk                                                ; 8.831  ; 8.831  ; Rise       ; clk                                                ;
; RF_W_wr_t         ; clk                                                ; 7.999  ; 7.999  ; Rise       ; clk                                                ;
; RF_s_t            ; clk                                                ; 7.911  ; 7.911  ; Rise       ; clk                                                ;
; R_data_t[*]       ; clk                                                ; 10.556 ; 10.556 ; Rise       ; clk                                                ;
;  R_data_t[0]      ; clk                                                ; 9.927  ; 9.927  ; Rise       ; clk                                                ;
;  R_data_t[1]      ; clk                                                ; 9.939  ; 9.939  ; Rise       ; clk                                                ;
;  R_data_t[2]      ; clk                                                ; 10.270 ; 10.270 ; Rise       ; clk                                                ;
;  R_data_t[3]      ; clk                                                ; 10.265 ; 10.265 ; Rise       ; clk                                                ;
;  R_data_t[4]      ; clk                                                ; 10.005 ; 10.005 ; Rise       ; clk                                                ;
;  R_data_t[5]      ; clk                                                ; 10.064 ; 10.064 ; Rise       ; clk                                                ;
;  R_data_t[6]      ; clk                                                ; 10.510 ; 10.510 ; Rise       ; clk                                                ;
;  R_data_t[7]      ; clk                                                ; 9.989  ; 9.989  ; Rise       ; clk                                                ;
;  R_data_t[8]      ; clk                                                ; 10.186 ; 10.186 ; Rise       ; clk                                                ;
;  R_data_t[9]      ; clk                                                ; 10.201 ; 10.201 ; Rise       ; clk                                                ;
;  R_data_t[10]     ; clk                                                ; 10.227 ; 10.227 ; Rise       ; clk                                                ;
;  R_data_t[11]     ; clk                                                ; 10.227 ; 10.227 ; Rise       ; clk                                                ;
;  R_data_t[12]     ; clk                                                ; 10.223 ; 10.223 ; Rise       ; clk                                                ;
;  R_data_t[13]     ; clk                                                ; 9.924  ; 9.924  ; Rise       ; clk                                                ;
;  R_data_t[14]     ; clk                                                ; 10.556 ; 10.556 ; Rise       ; clk                                                ;
;  R_data_t[15]     ; clk                                                ; 10.206 ; 10.206 ; Rise       ; clk                                                ;
; alu_s0_t          ; clk                                                ; 9.333  ; 9.333  ; Rise       ; clk                                                ;
; ram_out[*]        ; clk                                                ; 10.394 ; 10.394 ; Rise       ; clk                                                ;
;  ram_out[0]       ; clk                                                ; 9.931  ; 9.931  ; Rise       ; clk                                                ;
;  ram_out[1]       ; clk                                                ; 9.915  ; 9.915  ; Rise       ; clk                                                ;
;  ram_out[2]       ; clk                                                ; 10.180 ; 10.180 ; Rise       ; clk                                                ;
;  ram_out[3]       ; clk                                                ; 10.120 ; 10.120 ; Rise       ; clk                                                ;
;  ram_out[4]       ; clk                                                ; 10.149 ; 10.149 ; Rise       ; clk                                                ;
;  ram_out[5]       ; clk                                                ; 10.151 ; 10.151 ; Rise       ; clk                                                ;
;  ram_out[6]       ; clk                                                ; 10.136 ; 10.136 ; Rise       ; clk                                                ;
;  ram_out[7]       ; clk                                                ; 10.155 ; 10.155 ; Rise       ; clk                                                ;
;  ram_out[8]       ; clk                                                ; 9.885  ; 9.885  ; Rise       ; clk                                                ;
;  ram_out[9]       ; clk                                                ; 10.367 ; 10.367 ; Rise       ; clk                                                ;
;  ram_out[10]      ; clk                                                ; 10.394 ; 10.394 ; Rise       ; clk                                                ;
;  ram_out[11]      ; clk                                                ; 10.151 ; 10.151 ; Rise       ; clk                                                ;
;  ram_out[12]      ; clk                                                ; 10.125 ; 10.125 ; Rise       ; clk                                                ;
;  ram_out[13]      ; clk                                                ; 9.877  ; 9.877  ; Rise       ; clk                                                ;
;  ram_out[14]      ; clk                                                ; 10.157 ; 10.157 ; Rise       ; clk                                                ;
;  ram_out[15]      ; clk                                                ; 10.130 ; 10.130 ; Rise       ; clk                                                ;
; rom_addr_t[*]     ; clk                                                ; 7.896  ; 7.896  ; Rise       ; clk                                                ;
;  rom_addr_t[0]    ; clk                                                ; 7.548  ; 7.548  ; Rise       ; clk                                                ;
;  rom_addr_t[1]    ; clk                                                ; 7.676  ; 7.676  ; Rise       ; clk                                                ;
;  rom_addr_t[2]    ; clk                                                ; 7.383  ; 7.383  ; Rise       ; clk                                                ;
;  rom_addr_t[3]    ; clk                                                ; 7.658  ; 7.658  ; Rise       ; clk                                                ;
;  rom_addr_t[4]    ; clk                                                ; 7.278  ; 7.278  ; Rise       ; clk                                                ;
;  rom_addr_t[5]    ; clk                                                ; 7.386  ; 7.386  ; Rise       ; clk                                                ;
;  rom_addr_t[6]    ; clk                                                ; 7.733  ; 7.733  ; Rise       ; clk                                                ;
;  rom_addr_t[7]    ; clk                                                ; 7.896  ; 7.896  ; Rise       ; clk                                                ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 11.526 ; 11.526 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 11.364 ; 11.364 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 11.390 ; 11.390 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 11.136 ; 11.136 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 11.358 ; 11.358 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 11.228 ; 11.228 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 11.276 ; 11.276 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 10.721 ; 10.721 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 11.292 ; 11.292 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 10.720 ; 10.720 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 10.677 ; 10.677 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 10.642 ; 10.642 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 10.661 ; 10.661 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 11.286 ; 11.286 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 11.006 ; 11.006 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 11.484 ; 11.484 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 11.526 ; 11.526 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 4.671  ;        ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;        ; 4.671  ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; D_addr_t[*]       ; clk                                                ; 7.612  ; 7.612  ; Rise       ; clk                                                ;
;  D_addr_t[0]      ; clk                                                ; 7.958  ; 7.958  ; Rise       ; clk                                                ;
;  D_addr_t[1]      ; clk                                                ; 8.021  ; 8.021  ; Rise       ; clk                                                ;
;  D_addr_t[2]      ; clk                                                ; 8.016  ; 8.016  ; Rise       ; clk                                                ;
;  D_addr_t[3]      ; clk                                                ; 8.549  ; 8.549  ; Rise       ; clk                                                ;
;  D_addr_t[4]      ; clk                                                ; 8.043  ; 8.043  ; Rise       ; clk                                                ;
;  D_addr_t[5]      ; clk                                                ; 8.063  ; 8.063  ; Rise       ; clk                                                ;
;  D_addr_t[6]      ; clk                                                ; 7.878  ; 7.878  ; Rise       ; clk                                                ;
;  D_addr_t[7]      ; clk                                                ; 7.612  ; 7.612  ; Rise       ; clk                                                ;
; D_rd_t            ; clk                                                ; 7.171  ; 7.171  ; Rise       ; clk                                                ;
; D_wr_t            ; clk                                                ; 7.971  ; 7.971  ; Rise       ; clk                                                ;
; RAM_W_data_t[*]   ; clk                                                ; 9.998  ; 9.998  ; Rise       ; clk                                                ;
;  RAM_W_data_t[0]  ; clk                                                ; 10.375 ; 10.375 ; Rise       ; clk                                                ;
;  RAM_W_data_t[1]  ; clk                                                ; 10.000 ; 10.000 ; Rise       ; clk                                                ;
;  RAM_W_data_t[2]  ; clk                                                ; 10.230 ; 10.230 ; Rise       ; clk                                                ;
;  RAM_W_data_t[3]  ; clk                                                ; 10.290 ; 10.290 ; Rise       ; clk                                                ;
;  RAM_W_data_t[4]  ; clk                                                ; 10.511 ; 10.511 ; Rise       ; clk                                                ;
;  RAM_W_data_t[5]  ; clk                                                ; 10.246 ; 10.246 ; Rise       ; clk                                                ;
;  RAM_W_data_t[6]  ; clk                                                ; 10.396 ; 10.396 ; Rise       ; clk                                                ;
;  RAM_W_data_t[7]  ; clk                                                ; 10.272 ; 10.272 ; Rise       ; clk                                                ;
;  RAM_W_data_t[8]  ; clk                                                ; 10.266 ; 10.266 ; Rise       ; clk                                                ;
;  RAM_W_data_t[9]  ; clk                                                ; 10.765 ; 10.765 ; Rise       ; clk                                                ;
;  RAM_W_data_t[10] ; clk                                                ; 9.998  ; 9.998  ; Rise       ; clk                                                ;
;  RAM_W_data_t[11] ; clk                                                ; 10.538 ; 10.538 ; Rise       ; clk                                                ;
;  RAM_W_data_t[12] ; clk                                                ; 10.049 ; 10.049 ; Rise       ; clk                                                ;
;  RAM_W_data_t[13] ; clk                                                ; 10.281 ; 10.281 ; Rise       ; clk                                                ;
;  RAM_W_data_t[14] ; clk                                                ; 10.189 ; 10.189 ; Rise       ; clk                                                ;
;  RAM_W_data_t[15] ; clk                                                ; 10.791 ; 10.791 ; Rise       ; clk                                                ;
; RF_Rp_addr_t[*]   ; clk                                                ; 7.848  ; 7.848  ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[0]  ; clk                                                ; 8.325  ; 8.325  ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[1]  ; clk                                                ; 8.168  ; 8.168  ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[2]  ; clk                                                ; 7.966  ; 7.966  ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[3]  ; clk                                                ; 7.848  ; 7.848  ; Rise       ; clk                                                ;
; RF_Rp_rd_t        ; clk                                                ; 8.443  ; 8.443  ; Rise       ; clk                                                ;
; RF_Rq_addr_t[*]   ; clk                                                ; 7.571  ; 7.571  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[0]  ; clk                                                ; 8.380  ; 8.380  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[1]  ; clk                                                ; 8.011  ; 8.011  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[2]  ; clk                                                ; 7.571  ; 7.571  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[3]  ; clk                                                ; 7.895  ; 7.895  ; Rise       ; clk                                                ;
; RF_Rq_rd_t        ; clk                                                ; 9.106  ; 9.106  ; Rise       ; clk                                                ;
; RF_W_addr_t[*]    ; clk                                                ; 7.070  ; 7.070  ; Rise       ; clk                                                ;
;  RF_W_addr_t[0]   ; clk                                                ; 7.958  ; 7.958  ; Rise       ; clk                                                ;
;  RF_W_addr_t[1]   ; clk                                                ; 7.694  ; 7.694  ; Rise       ; clk                                                ;
;  RF_W_addr_t[2]   ; clk                                                ; 8.140  ; 8.140  ; Rise       ; clk                                                ;
;  RF_W_addr_t[3]   ; clk                                                ; 7.070  ; 7.070  ; Rise       ; clk                                                ;
; RF_W_wr_t         ; clk                                                ; 7.463  ; 7.463  ; Rise       ; clk                                                ;
; RF_s_t            ; clk                                                ; 7.457  ; 7.457  ; Rise       ; clk                                                ;
; R_data_t[*]       ; clk                                                ; 9.924  ; 9.924  ; Rise       ; clk                                                ;
;  R_data_t[0]      ; clk                                                ; 9.927  ; 9.927  ; Rise       ; clk                                                ;
;  R_data_t[1]      ; clk                                                ; 9.939  ; 9.939  ; Rise       ; clk                                                ;
;  R_data_t[2]      ; clk                                                ; 10.270 ; 10.270 ; Rise       ; clk                                                ;
;  R_data_t[3]      ; clk                                                ; 10.265 ; 10.265 ; Rise       ; clk                                                ;
;  R_data_t[4]      ; clk                                                ; 10.005 ; 10.005 ; Rise       ; clk                                                ;
;  R_data_t[5]      ; clk                                                ; 10.064 ; 10.064 ; Rise       ; clk                                                ;
;  R_data_t[6]      ; clk                                                ; 10.510 ; 10.510 ; Rise       ; clk                                                ;
;  R_data_t[7]      ; clk                                                ; 9.989  ; 9.989  ; Rise       ; clk                                                ;
;  R_data_t[8]      ; clk                                                ; 10.186 ; 10.186 ; Rise       ; clk                                                ;
;  R_data_t[9]      ; clk                                                ; 10.201 ; 10.201 ; Rise       ; clk                                                ;
;  R_data_t[10]     ; clk                                                ; 10.227 ; 10.227 ; Rise       ; clk                                                ;
;  R_data_t[11]     ; clk                                                ; 10.227 ; 10.227 ; Rise       ; clk                                                ;
;  R_data_t[12]     ; clk                                                ; 10.223 ; 10.223 ; Rise       ; clk                                                ;
;  R_data_t[13]     ; clk                                                ; 9.924  ; 9.924  ; Rise       ; clk                                                ;
;  R_data_t[14]     ; clk                                                ; 10.556 ; 10.556 ; Rise       ; clk                                                ;
;  R_data_t[15]     ; clk                                                ; 10.206 ; 10.206 ; Rise       ; clk                                                ;
; alu_s0_t          ; clk                                                ; 9.096  ; 9.096  ; Rise       ; clk                                                ;
; ram_out[*]        ; clk                                                ; 9.877  ; 9.877  ; Rise       ; clk                                                ;
;  ram_out[0]       ; clk                                                ; 9.931  ; 9.931  ; Rise       ; clk                                                ;
;  ram_out[1]       ; clk                                                ; 9.915  ; 9.915  ; Rise       ; clk                                                ;
;  ram_out[2]       ; clk                                                ; 10.180 ; 10.180 ; Rise       ; clk                                                ;
;  ram_out[3]       ; clk                                                ; 10.120 ; 10.120 ; Rise       ; clk                                                ;
;  ram_out[4]       ; clk                                                ; 10.149 ; 10.149 ; Rise       ; clk                                                ;
;  ram_out[5]       ; clk                                                ; 10.151 ; 10.151 ; Rise       ; clk                                                ;
;  ram_out[6]       ; clk                                                ; 10.136 ; 10.136 ; Rise       ; clk                                                ;
;  ram_out[7]       ; clk                                                ; 10.155 ; 10.155 ; Rise       ; clk                                                ;
;  ram_out[8]       ; clk                                                ; 9.885  ; 9.885  ; Rise       ; clk                                                ;
;  ram_out[9]       ; clk                                                ; 10.367 ; 10.367 ; Rise       ; clk                                                ;
;  ram_out[10]      ; clk                                                ; 10.394 ; 10.394 ; Rise       ; clk                                                ;
;  ram_out[11]      ; clk                                                ; 10.151 ; 10.151 ; Rise       ; clk                                                ;
;  ram_out[12]      ; clk                                                ; 10.125 ; 10.125 ; Rise       ; clk                                                ;
;  ram_out[13]      ; clk                                                ; 9.877  ; 9.877  ; Rise       ; clk                                                ;
;  ram_out[14]      ; clk                                                ; 10.157 ; 10.157 ; Rise       ; clk                                                ;
;  ram_out[15]      ; clk                                                ; 10.130 ; 10.130 ; Rise       ; clk                                                ;
; rom_addr_t[*]     ; clk                                                ; 7.278  ; 7.278  ; Rise       ; clk                                                ;
;  rom_addr_t[0]    ; clk                                                ; 7.548  ; 7.548  ; Rise       ; clk                                                ;
;  rom_addr_t[1]    ; clk                                                ; 7.676  ; 7.676  ; Rise       ; clk                                                ;
;  rom_addr_t[2]    ; clk                                                ; 7.383  ; 7.383  ; Rise       ; clk                                                ;
;  rom_addr_t[3]    ; clk                                                ; 7.658  ; 7.658  ; Rise       ; clk                                                ;
;  rom_addr_t[4]    ; clk                                                ; 7.278  ; 7.278  ; Rise       ; clk                                                ;
;  rom_addr_t[5]    ; clk                                                ; 7.386  ; 7.386  ; Rise       ; clk                                                ;
;  rom_addr_t[6]    ; clk                                                ; 7.733  ; 7.733  ; Rise       ; clk                                                ;
;  rom_addr_t[7]    ; clk                                                ; 7.896  ; 7.896  ; Rise       ; clk                                                ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 10.642 ; 10.642 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 11.364 ; 11.364 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 11.390 ; 11.390 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 11.136 ; 11.136 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 11.358 ; 11.358 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 11.228 ; 11.228 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 11.276 ; 11.276 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 10.721 ; 10.721 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 11.292 ; 11.292 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 10.720 ; 10.720 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 10.677 ; 10.677 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 10.642 ; 10.642 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 10.661 ; 10.661 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 11.286 ; 11.286 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 11.006 ; 11.006 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 11.484 ; 11.484 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 11.526 ; 11.526 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 4.671  ;        ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;        ; 4.671  ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                      ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -3.165 ; -254.558      ;
; control_unity:CU|control_block:BC|y_present.decoding ; 0.380  ; 0.000         ;
; control_unity:CU|control_block:BC|y_present.search   ; 0.684  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; control_unity:CU|control_block:BC|y_present.decoding ; -1.344 ; -1.605        ;
; clk                                                  ; -0.985 ; -21.680       ;
; control_unity:CU|control_block:BC|y_present.search   ; 0.076  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; -2.000 ; -625.208      ;
; control_unity:CU|control_block:BC|y_present.search   ; -1.423 ; -22.768       ;
; control_unity:CU|control_block:BC|y_present.decoding ; 0.500  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.165 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.001      ; 4.165      ;
; -3.165 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.001      ; 4.165      ;
; -3.165 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.001      ; 4.165      ;
; -3.165 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.001      ; 4.165      ;
; -3.051 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.045      ;
; -3.051 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.045      ;
; -3.051 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.045      ;
; -3.051 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.045      ;
; -3.046 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.040      ;
; -3.046 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.040      ;
; -3.046 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.040      ;
; -3.046 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.040      ;
; -3.034 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.028      ;
; -3.034 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.028      ;
; -3.034 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.028      ;
; -3.034 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.028      ;
; -3.009 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.003      ;
; -2.999 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.993      ;
; -2.999 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.993      ;
; -2.999 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.993      ;
; -2.999 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.993      ;
; -2.986 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.980      ;
; -2.986 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.980      ;
; -2.986 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.980      ;
; -2.986 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.980      ;
; -2.972 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.966      ;
; -2.972 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.966      ;
; -2.972 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.966      ;
; -2.972 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.966      ;
; -2.932 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.920      ;
; -2.932 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.920      ;
; -2.932 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.920      ;
; -2.932 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.920      ;
; -2.928 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.922      ;
; -2.928 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.922      ;
; -2.928 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.922      ;
; -2.928 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.922      ;
; -2.925 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.919      ;
; -2.925 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.919      ;
; -2.925 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.919      ;
; -2.925 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.919      ;
; -2.923 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.923      ;
; -2.923 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.923      ;
; -2.923 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.923      ;
; -2.923 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.923      ;
; -2.920 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.908      ;
; -2.920 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.908      ;
; -2.920 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.908      ;
; -2.920 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.908      ;
; -2.906 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.906      ;
; -2.906 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.906      ;
; -2.906 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.906      ;
; -2.906 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.906      ;
; -2.895 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.883      ;
; -2.895 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.883      ;
; -2.895 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.883      ;
; -2.895 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.883      ;
; -2.885 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.873      ;
; -2.885 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.873      ;
; -2.885 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.873      ;
; -2.885 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.873      ;
; -2.875 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.875      ;
; -2.875 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.875      ;
; -2.875 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.875      ;
; -2.875 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.875      ;
; -2.872 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.866      ;
; -2.872 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.860      ;
; -2.872 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.866      ;
; -2.872 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.866      ;
; -2.872 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.005     ; 3.866      ;
; -2.872 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.860      ;
; -2.872 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.860      ;
; -2.872 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.860      ;
; -2.863 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.863      ;
; -2.863 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.863      ;
; -2.863 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.863      ;
; -2.863 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.863      ;
; -2.862 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.862      ;
; -2.862 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.862      ;
; -2.862 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.862      ;
; -2.862 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.862      ;
; -2.861 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.861      ;
; -2.861 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.861      ;
; -2.861 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.861      ;
; -2.861 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.861      ;
; -2.858 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.846      ;
; -2.858 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.846      ;
; -2.858 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.846      ;
; -2.858 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.011     ; 3.846      ;
; -2.832 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.832      ;
; -2.832 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.832      ;
; -2.832 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.832      ;
; -2.832 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.832      ;
; -2.829 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.829      ;
; -2.829 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.829      ;
; -2.829 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.829      ;
; -2.829 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.001      ; 3.829      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                                                                                                                                ;
+-------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                               ; Launch Clock                                       ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.380 ; control_unity:CU|control_block:BC|y_present.load2  ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.502      ; 0.736      ;
; 0.475 ; control_unity:CU|control_block:BC|y_present.start  ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.502      ; 0.641      ;
; 0.509 ; control_unity:CU|control_block:BC|y_present.store1 ; control_unity:CU|control_block:BC|y_next.store2_333   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.518      ; 0.433      ;
; 0.546 ; control_unity:CU|control_block:BC|y_present.sum2   ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.502      ; 0.570      ;
; 0.599 ; control_unity:CU|control_block:BC|y_present.store2 ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.502      ; 0.517      ;
; 0.625 ; control_unity:CU|control_block:BC|y_present.sum1   ; control_unity:CU|control_block:BC|y_next.sum2_306     ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.519      ; 0.425      ;
; 0.695 ; control_unity:CU|control_block:BC|y_present.load1  ; control_unity:CU|control_block:BC|y_next.load2_360    ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 0.518      ; 0.436      ;
; 1.573 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 0.500        ; 2.088      ; 0.885      ;
; 2.073 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 1.000        ; 2.088      ; 0.885      ;
+-------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 0.684 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.392      ; 0.707      ;
; 0.763 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.392      ; 0.628      ;
; 0.769 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.392      ; 0.622      ;
; 0.771 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.392      ; 0.620      ;
; 0.775 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.392      ; 0.616      ;
; 0.777 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.392      ; 0.614      ;
; 0.779 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.392      ; 0.612      ;
; 0.785 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 1.000        ; 0.392      ; 0.606      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                                                                                                                                  ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                               ; Launch Clock                                       ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.344 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 2.088      ; 0.885      ;
; -0.844 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_next.decoding_387 ; control_unity:CU|control_block:BC|y_present.search ; control_unity:CU|control_block:BC|y_present.decoding ; -0.500       ; 2.088      ; 0.885      ;
; -0.094 ; control_unity:CU|control_block:BC|y_present.sum1   ; control_unity:CU|control_block:BC|y_next.sum2_306     ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.519      ; 0.425      ;
; -0.085 ; control_unity:CU|control_block:BC|y_present.store1 ; control_unity:CU|control_block:BC|y_next.store2_333   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.518      ; 0.433      ;
; -0.082 ; control_unity:CU|control_block:BC|y_present.load1  ; control_unity:CU|control_block:BC|y_next.load2_360    ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.518      ; 0.436      ;
; 0.015  ; control_unity:CU|control_block:BC|y_present.store2 ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.502      ; 0.517      ;
; 0.068  ; control_unity:CU|control_block:BC|y_present.sum2   ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.502      ; 0.570      ;
; 0.139  ; control_unity:CU|control_block:BC|y_present.start  ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.502      ; 0.641      ;
; 0.234  ; control_unity:CU|control_block:BC|y_present.load2  ; control_unity:CU|control_block:BC|y_next.search_402   ; clk                                                ; control_unity:CU|control_block:BC|y_present.decoding ; 0.000        ; 0.502      ; 0.736      ;
+--------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.985 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[11]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.657      ; 0.965      ;
; -0.985 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[10]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.657      ; 0.965      ;
; -0.985 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[9]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.657      ; 0.965      ;
; -0.985 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[8]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.657      ; 0.965      ;
; -0.985 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[7]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.657      ; 0.965      ;
; -0.985 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[6]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.657      ; 0.965      ;
; -0.985 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[5]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.657      ; 0.965      ;
; -0.985 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[4]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.657      ; 0.965      ;
; -0.908 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.653      ; 1.038      ;
; -0.908 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.653      ; 1.038      ;
; -0.908 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.653      ; 1.038      ;
; -0.908 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.653      ; 1.038      ;
; -0.908 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.653      ; 1.038      ;
; -0.908 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.653      ; 1.038      ;
; -0.908 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.653      ; 1.038      ;
; -0.908 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.653      ; 1.038      ;
; -0.855 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[12]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.655      ; 1.093      ;
; -0.855 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[13]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.655      ; 1.093      ;
; -0.855 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[3]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.655      ; 1.093      ;
; -0.855 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[2]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.655      ; 1.093      ;
; -0.855 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[1]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.655      ; 1.093      ;
; -0.855 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[0]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.655      ; 1.093      ;
; -0.703 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[14]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.503      ; 1.093      ;
; -0.703 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[15]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; 0.000        ; 1.503      ; 1.093      ;
; -0.485 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[11]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.657      ; 0.965      ;
; -0.485 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[10]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.657      ; 0.965      ;
; -0.485 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[9]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.657      ; 0.965      ;
; -0.485 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[8]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.657      ; 0.965      ;
; -0.485 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[7]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.657      ; 0.965      ;
; -0.485 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[6]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.657      ; 0.965      ;
; -0.485 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[5]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.657      ; 0.965      ;
; -0.485 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[4]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.657      ; 0.965      ;
; -0.408 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.653      ; 1.038      ;
; -0.408 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.653      ; 1.038      ;
; -0.408 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.653      ; 1.038      ;
; -0.408 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.653      ; 1.038      ;
; -0.408 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.653      ; 1.038      ;
; -0.408 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.653      ; 1.038      ;
; -0.408 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.653      ; 1.038      ;
; -0.408 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.653      ; 1.038      ;
; -0.355 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[12]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.655      ; 1.093      ;
; -0.355 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[13]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.655      ; 1.093      ;
; -0.355 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[3]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.655      ; 1.093      ;
; -0.355 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[2]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.655      ; 1.093      ;
; -0.355 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[1]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.655      ; 1.093      ;
; -0.355 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[0]                                                                         ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.655      ; 1.093      ;
; -0.203 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[14]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.503      ; 1.093      ;
; -0.203 ; control_unity:CU|control_block:BC|y_present.search                                               ; control_unity:CU|registrador:IR|data_out[15]                                                                        ; control_unity:CU|control_block:BC|y_present.search   ; clk         ; -0.500       ; 1.503      ; 1.093      ;
; 0.324  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.476      ;
; 0.324  ; control_unity:CU|control_block:BC|y_next.decoding_387                                            ; control_unity:CU|control_block:BC|y_present.decoding                                                                ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -0.434     ; 0.042      ;
; 0.361  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.366  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.392  ; control_unity:CU|control_block:BC|y_next.search_402                                              ; control_unity:CU|control_block:BC|y_present.search                                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -0.502     ; 0.042      ;
; 0.409  ; control_unity:CU|control_block:BC|y_next.store2_333                                              ; control_unity:CU|control_block:BC|y_present.store2                                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -0.519     ; 0.042      ;
; 0.409  ; control_unity:CU|control_block:BC|y_next.load2_360                                               ; control_unity:CU|control_block:BC|y_present.load2                                                                   ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -0.519     ; 0.042      ;
; 0.410  ; control_unity:CU|control_block:BC|y_next.sum2_306                                                ; control_unity:CU|control_block:BC|y_present.sum2                                                                    ; control_unity:CU|control_block:BC|y_present.decoding ; clk         ; 0.000        ; -0.520     ; 0.042      ;
; 0.466  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.618      ;
; 0.499  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.509  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.511  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.534  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.544  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.699      ;
; 0.555  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; control_unity:CU|control_block:BC|y_present.start                                                ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.559  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.711      ;
; 0.569  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.721      ;
; 0.579  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.583  ; control_unity:CU|registrador:IR|data_out[11]                                                     ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_address_reg3 ; clk                                                  ; clk         ; 0.000        ; 0.057      ; 0.778      ;
; 0.594  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.746      ;
; 0.596  ; control_unity:CU|registrador:IR|data_out[9]                                                      ; datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ram_block1a0~porta_address_reg1 ; clk                                                  ; clk         ; 0.000        ; 0.057      ; 0.791      ;
; 0.606  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.758      ;
; 0.608  ; control_unity:CU|registrador:IR|data_out[11]                                                     ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_address_reg3 ; clk                                                  ; clk         ; 0.000        ; 0.051      ; 0.797      ;
; 0.614  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.766      ;
; 0.615  ; control_unity:CU|registrador:IR|data_out[9]                                                      ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~porta_address_reg1 ; clk                                                  ; clk         ; 0.000        ; 0.051      ; 0.804      ;
; 0.620  ; control_unity:CU|registrador:IR|data_out[11]                                                     ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg3 ; clk                                                  ; clk         ; 0.000        ; 0.055      ; 0.813      ;
; 0.629  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.640  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.641  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.664  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.816      ;
; 0.675  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.827      ;
; 0.676  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.828      ;
; 0.679  ; control_unity:CU|registrador:IR|data_out[5]                                                      ; datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ram_block1a0~portb_address_reg1 ; clk                                                  ; clk         ; 0.000        ; 0.055      ; 0.872      ;
; 0.699  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.851      ;
; 0.710  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.862      ;
; 0.711  ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]                    ; clk                                                  ; clk         ; 0.000        ; 0.000      ; 0.863      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 0.076 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.392      ; 0.606      ;
; 0.082 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.392      ; 0.612      ;
; 0.084 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.392      ; 0.614      ;
; 0.086 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.392      ; 0.616      ;
; 0.090 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.392      ; 0.620      ;
; 0.092 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.392      ; 0.622      ;
; 0.098 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.392      ; 0.628      ;
; 0.177 ; control_unity:CU|contador:PC|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ; clk          ; control_unity:CU|control_block:BC|y_present.search ; 0.000        ; 0.392      ; 0.707      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ram_block1a0~portb_datain_reg9  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.search'                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ram_block1a0~porta_address_reg7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search|regout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search|regout                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; CU|BC|y_present.search~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; IM|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.search ; Rise       ; IM|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_unity:CU|control_block:BC|y_present.decoding'                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|inclk[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|inclk[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|outclk                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0clkctrl|outclk                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0|combout                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|Selector11~0|combout                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|Selector11~0|dataa                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|Selector11~0|dataa                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.decoding_387|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.decoding_387|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.load2_360|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.load2_360|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.search_402|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.search_402|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.store2_333|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.store2_333|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.sum2_306|datac                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Fall       ; CU|BC|y_next.sum2_306|datac                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|y_present.decoding|regout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; CU|BC|y_present.decoding|regout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.decoding_387 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.decoding_387 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.load2_360    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.load2_360    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.search_402   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.search_402   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.store2_333   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.store2_333   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.sum2_306     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unity:CU|control_block:BC|y_present.decoding ; Rise       ; control_unity:CU|control_block:BC|y_next.sum2_306     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; addr_in[*]  ; clk        ; 2.171  ; 2.171  ; Rise       ; clk             ;
;  addr_in[0] ; clk        ; -0.269 ; -0.269 ; Rise       ; clk             ;
;  addr_in[1] ; clk        ; -0.211 ; -0.211 ; Rise       ; clk             ;
;  addr_in[2] ; clk        ; 2.171  ; 2.171  ; Rise       ; clk             ;
;  addr_in[3] ; clk        ; 1.897  ; 1.897  ; Rise       ; clk             ;
;  addr_in[4] ; clk        ; 1.903  ; 1.903  ; Rise       ; clk             ;
;  addr_in[5] ; clk        ; 1.978  ; 1.978  ; Rise       ; clk             ;
;  addr_in[6] ; clk        ; 1.867  ; 1.867  ; Rise       ; clk             ;
;  addr_in[7] ; clk        ; 2.023  ; 2.023  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; addr_in[*]  ; clk        ; 0.408  ; 0.408  ; Rise       ; clk             ;
;  addr_in[0] ; clk        ; 0.408  ; 0.408  ; Rise       ; clk             ;
;  addr_in[1] ; clk        ; 0.350  ; 0.350  ; Rise       ; clk             ;
;  addr_in[2] ; clk        ; -2.032 ; -2.032 ; Rise       ; clk             ;
;  addr_in[3] ; clk        ; -1.758 ; -1.758 ; Rise       ; clk             ;
;  addr_in[4] ; clk        ; -1.764 ; -1.764 ; Rise       ; clk             ;
;  addr_in[5] ; clk        ; -1.839 ; -1.839 ; Rise       ; clk             ;
;  addr_in[6] ; clk        ; -1.728 ; -1.728 ; Rise       ; clk             ;
;  addr_in[7] ; clk        ; -1.884 ; -1.884 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; D_addr_t[*]       ; clk                                                ; 4.969 ; 4.969 ; Rise       ; clk                                                ;
;  D_addr_t[0]      ; clk                                                ; 4.897 ; 4.897 ; Rise       ; clk                                                ;
;  D_addr_t[1]      ; clk                                                ; 4.797 ; 4.797 ; Rise       ; clk                                                ;
;  D_addr_t[2]      ; clk                                                ; 4.946 ; 4.946 ; Rise       ; clk                                                ;
;  D_addr_t[3]      ; clk                                                ; 4.969 ; 4.969 ; Rise       ; clk                                                ;
;  D_addr_t[4]      ; clk                                                ; 4.965 ; 4.965 ; Rise       ; clk                                                ;
;  D_addr_t[5]      ; clk                                                ; 4.945 ; 4.945 ; Rise       ; clk                                                ;
;  D_addr_t[6]      ; clk                                                ; 4.872 ; 4.872 ; Rise       ; clk                                                ;
;  D_addr_t[7]      ; clk                                                ; 4.793 ; 4.793 ; Rise       ; clk                                                ;
; D_rd_t            ; clk                                                ; 3.990 ; 3.990 ; Rise       ; clk                                                ;
; D_wr_t            ; clk                                                ; 4.383 ; 4.383 ; Rise       ; clk                                                ;
; RAM_W_data_t[*]   ; clk                                                ; 6.267 ; 6.267 ; Rise       ; clk                                                ;
;  RAM_W_data_t[0]  ; clk                                                ; 6.018 ; 6.018 ; Rise       ; clk                                                ;
;  RAM_W_data_t[1]  ; clk                                                ; 5.891 ; 5.891 ; Rise       ; clk                                                ;
;  RAM_W_data_t[2]  ; clk                                                ; 6.002 ; 6.002 ; Rise       ; clk                                                ;
;  RAM_W_data_t[3]  ; clk                                                ; 6.039 ; 6.039 ; Rise       ; clk                                                ;
;  RAM_W_data_t[4]  ; clk                                                ; 6.142 ; 6.142 ; Rise       ; clk                                                ;
;  RAM_W_data_t[5]  ; clk                                                ; 5.947 ; 5.947 ; Rise       ; clk                                                ;
;  RAM_W_data_t[6]  ; clk                                                ; 6.034 ; 6.034 ; Rise       ; clk                                                ;
;  RAM_W_data_t[7]  ; clk                                                ; 5.968 ; 5.968 ; Rise       ; clk                                                ;
;  RAM_W_data_t[8]  ; clk                                                ; 5.959 ; 5.959 ; Rise       ; clk                                                ;
;  RAM_W_data_t[9]  ; clk                                                ; 6.249 ; 6.249 ; Rise       ; clk                                                ;
;  RAM_W_data_t[10] ; clk                                                ; 5.816 ; 5.816 ; Rise       ; clk                                                ;
;  RAM_W_data_t[11] ; clk                                                ; 6.081 ; 6.081 ; Rise       ; clk                                                ;
;  RAM_W_data_t[12] ; clk                                                ; 5.916 ; 5.916 ; Rise       ; clk                                                ;
;  RAM_W_data_t[13] ; clk                                                ; 5.951 ; 5.951 ; Rise       ; clk                                                ;
;  RAM_W_data_t[14] ; clk                                                ; 5.927 ; 5.927 ; Rise       ; clk                                                ;
;  RAM_W_data_t[15] ; clk                                                ; 6.267 ; 6.267 ; Rise       ; clk                                                ;
; RF_Rp_addr_t[*]   ; clk                                                ; 5.427 ; 5.427 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[0]  ; clk                                                ; 4.907 ; 4.907 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[1]  ; clk                                                ; 5.358 ; 5.358 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[2]  ; clk                                                ; 4.732 ; 4.732 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[3]  ; clk                                                ; 5.427 ; 5.427 ; Rise       ; clk                                                ;
; RF_Rp_rd_t        ; clk                                                ; 4.755 ; 4.755 ; Rise       ; clk                                                ;
; RF_Rq_addr_t[*]   ; clk                                                ; 4.754 ; 4.754 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[0]  ; clk                                                ; 4.754 ; 4.754 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[1]  ; clk                                                ; 4.579 ; 4.579 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[2]  ; clk                                                ; 4.416 ; 4.416 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[3]  ; clk                                                ; 4.412 ; 4.412 ; Rise       ; clk                                                ;
; RF_Rq_rd_t        ; clk                                                ; 4.992 ; 4.992 ; Rise       ; clk                                                ;
; RF_W_addr_t[*]    ; clk                                                ; 4.907 ; 4.907 ; Rise       ; clk                                                ;
;  RF_W_addr_t[0]   ; clk                                                ; 4.907 ; 4.907 ; Rise       ; clk                                                ;
;  RF_W_addr_t[1]   ; clk                                                ; 4.650 ; 4.650 ; Rise       ; clk                                                ;
;  RF_W_addr_t[2]   ; clk                                                ; 4.509 ; 4.509 ; Rise       ; clk                                                ;
;  RF_W_addr_t[3]   ; clk                                                ; 4.729 ; 4.729 ; Rise       ; clk                                                ;
; RF_W_wr_t         ; clk                                                ; 4.337 ; 4.337 ; Rise       ; clk                                                ;
; RF_s_t            ; clk                                                ; 4.264 ; 4.264 ; Rise       ; clk                                                ;
; R_data_t[*]       ; clk                                                ; 6.133 ; 6.133 ; Rise       ; clk                                                ;
;  R_data_t[0]      ; clk                                                ; 5.776 ; 5.776 ; Rise       ; clk                                                ;
;  R_data_t[1]      ; clk                                                ; 5.788 ; 5.788 ; Rise       ; clk                                                ;
;  R_data_t[2]      ; clk                                                ; 5.957 ; 5.957 ; Rise       ; clk                                                ;
;  R_data_t[3]      ; clk                                                ; 5.953 ; 5.953 ; Rise       ; clk                                                ;
;  R_data_t[4]      ; clk                                                ; 5.850 ; 5.850 ; Rise       ; clk                                                ;
;  R_data_t[5]      ; clk                                                ; 5.937 ; 5.937 ; Rise       ; clk                                                ;
;  R_data_t[6]      ; clk                                                ; 6.133 ; 6.133 ; Rise       ; clk                                                ;
;  R_data_t[7]      ; clk                                                ; 5.833 ; 5.833 ; Rise       ; clk                                                ;
;  R_data_t[8]      ; clk                                                ; 5.905 ; 5.905 ; Rise       ; clk                                                ;
;  R_data_t[9]      ; clk                                                ; 5.926 ; 5.926 ; Rise       ; clk                                                ;
;  R_data_t[10]     ; clk                                                ; 5.943 ; 5.943 ; Rise       ; clk                                                ;
;  R_data_t[11]     ; clk                                                ; 5.940 ; 5.940 ; Rise       ; clk                                                ;
;  R_data_t[12]     ; clk                                                ; 5.950 ; 5.950 ; Rise       ; clk                                                ;
;  R_data_t[13]     ; clk                                                ; 5.803 ; 5.803 ; Rise       ; clk                                                ;
;  R_data_t[14]     ; clk                                                ; 6.112 ; 6.112 ; Rise       ; clk                                                ;
;  R_data_t[15]     ; clk                                                ; 5.924 ; 5.924 ; Rise       ; clk                                                ;
; alu_s0_t          ; clk                                                ; 4.982 ; 4.982 ; Rise       ; clk                                                ;
; ram_out[*]        ; clk                                                ; 6.062 ; 6.062 ; Rise       ; clk                                                ;
;  ram_out[0]       ; clk                                                ; 5.856 ; 5.856 ; Rise       ; clk                                                ;
;  ram_out[1]       ; clk                                                ; 5.849 ; 5.849 ; Rise       ; clk                                                ;
;  ram_out[2]       ; clk                                                ; 5.979 ; 5.979 ; Rise       ; clk                                                ;
;  ram_out[3]       ; clk                                                ; 5.932 ; 5.932 ; Rise       ; clk                                                ;
;  ram_out[4]       ; clk                                                ; 5.952 ; 5.952 ; Rise       ; clk                                                ;
;  ram_out[5]       ; clk                                                ; 5.953 ; 5.953 ; Rise       ; clk                                                ;
;  ram_out[6]       ; clk                                                ; 5.935 ; 5.935 ; Rise       ; clk                                                ;
;  ram_out[7]       ; clk                                                ; 5.958 ; 5.958 ; Rise       ; clk                                                ;
;  ram_out[8]       ; clk                                                ; 5.818 ; 5.818 ; Rise       ; clk                                                ;
;  ram_out[9]       ; clk                                                ; 6.055 ; 6.055 ; Rise       ; clk                                                ;
;  ram_out[10]      ; clk                                                ; 6.062 ; 6.062 ; Rise       ; clk                                                ;
;  ram_out[11]      ; clk                                                ; 5.950 ; 5.950 ; Rise       ; clk                                                ;
;  ram_out[12]      ; clk                                                ; 5.934 ; 5.934 ; Rise       ; clk                                                ;
;  ram_out[13]      ; clk                                                ; 5.814 ; 5.814 ; Rise       ; clk                                                ;
;  ram_out[14]      ; clk                                                ; 5.951 ; 5.951 ; Rise       ; clk                                                ;
;  ram_out[15]      ; clk                                                ; 5.944 ; 5.944 ; Rise       ; clk                                                ;
; rom_addr_t[*]     ; clk                                                ; 4.313 ; 4.313 ; Rise       ; clk                                                ;
;  rom_addr_t[0]    ; clk                                                ; 4.180 ; 4.180 ; Rise       ; clk                                                ;
;  rom_addr_t[1]    ; clk                                                ; 4.212 ; 4.212 ; Rise       ; clk                                                ;
;  rom_addr_t[2]    ; clk                                                ; 4.065 ; 4.065 ; Rise       ; clk                                                ;
;  rom_addr_t[3]    ; clk                                                ; 4.199 ; 4.199 ; Rise       ; clk                                                ;
;  rom_addr_t[4]    ; clk                                                ; 4.055 ; 4.055 ; Rise       ; clk                                                ;
;  rom_addr_t[5]    ; clk                                                ; 4.074 ; 4.074 ; Rise       ; clk                                                ;
;  rom_addr_t[6]    ; clk                                                ; 4.248 ; 4.248 ; Rise       ; clk                                                ;
;  rom_addr_t[7]    ; clk                                                ; 4.313 ; 4.313 ; Rise       ; clk                                                ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 6.553 ; 6.553 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 6.461 ; 6.461 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 6.478 ; 6.478 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 6.395 ; 6.395 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 6.462 ; 6.462 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 6.385 ; 6.385 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 6.448 ; 6.448 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 6.161 ; 6.161 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 6.446 ; 6.446 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 6.151 ; 6.151 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 6.132 ; 6.132 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 6.103 ; 6.103 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 6.113 ; 6.113 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 6.426 ; 6.426 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 6.320 ; 6.320 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 6.553 ; 6.553 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 6.553 ; 6.553 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 2.409 ;       ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;       ; 2.409 ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; D_addr_t[*]       ; clk                                                ; 4.240 ; 4.240 ; Rise       ; clk                                                ;
;  D_addr_t[0]      ; clk                                                ; 4.332 ; 4.332 ; Rise       ; clk                                                ;
;  D_addr_t[1]      ; clk                                                ; 4.347 ; 4.347 ; Rise       ; clk                                                ;
;  D_addr_t[2]      ; clk                                                ; 4.387 ; 4.387 ; Rise       ; clk                                                ;
;  D_addr_t[3]      ; clk                                                ; 4.624 ; 4.624 ; Rise       ; clk                                                ;
;  D_addr_t[4]      ; clk                                                ; 4.411 ; 4.411 ; Rise       ; clk                                                ;
;  D_addr_t[5]      ; clk                                                ; 4.389 ; 4.389 ; Rise       ; clk                                                ;
;  D_addr_t[6]      ; clk                                                ; 4.321 ; 4.321 ; Rise       ; clk                                                ;
;  D_addr_t[7]      ; clk                                                ; 4.240 ; 4.240 ; Rise       ; clk                                                ;
; D_rd_t            ; clk                                                ; 3.990 ; 3.990 ; Rise       ; clk                                                ;
; D_wr_t            ; clk                                                ; 4.383 ; 4.383 ; Rise       ; clk                                                ;
; RAM_W_data_t[*]   ; clk                                                ; 5.816 ; 5.816 ; Rise       ; clk                                                ;
;  RAM_W_data_t[0]  ; clk                                                ; 6.018 ; 6.018 ; Rise       ; clk                                                ;
;  RAM_W_data_t[1]  ; clk                                                ; 5.891 ; 5.891 ; Rise       ; clk                                                ;
;  RAM_W_data_t[2]  ; clk                                                ; 6.002 ; 6.002 ; Rise       ; clk                                                ;
;  RAM_W_data_t[3]  ; clk                                                ; 6.039 ; 6.039 ; Rise       ; clk                                                ;
;  RAM_W_data_t[4]  ; clk                                                ; 6.142 ; 6.142 ; Rise       ; clk                                                ;
;  RAM_W_data_t[5]  ; clk                                                ; 5.947 ; 5.947 ; Rise       ; clk                                                ;
;  RAM_W_data_t[6]  ; clk                                                ; 6.034 ; 6.034 ; Rise       ; clk                                                ;
;  RAM_W_data_t[7]  ; clk                                                ; 5.968 ; 5.968 ; Rise       ; clk                                                ;
;  RAM_W_data_t[8]  ; clk                                                ; 5.959 ; 5.959 ; Rise       ; clk                                                ;
;  RAM_W_data_t[9]  ; clk                                                ; 6.249 ; 6.249 ; Rise       ; clk                                                ;
;  RAM_W_data_t[10] ; clk                                                ; 5.816 ; 5.816 ; Rise       ; clk                                                ;
;  RAM_W_data_t[11] ; clk                                                ; 6.081 ; 6.081 ; Rise       ; clk                                                ;
;  RAM_W_data_t[12] ; clk                                                ; 5.916 ; 5.916 ; Rise       ; clk                                                ;
;  RAM_W_data_t[13] ; clk                                                ; 5.951 ; 5.951 ; Rise       ; clk                                                ;
;  RAM_W_data_t[14] ; clk                                                ; 5.927 ; 5.927 ; Rise       ; clk                                                ;
;  RAM_W_data_t[15] ; clk                                                ; 6.267 ; 6.267 ; Rise       ; clk                                                ;
; RF_Rp_addr_t[*]   ; clk                                                ; 4.295 ; 4.295 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[0]  ; clk                                                ; 4.491 ; 4.491 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[1]  ; clk                                                ; 4.417 ; 4.417 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[2]  ; clk                                                ; 4.313 ; 4.313 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[3]  ; clk                                                ; 4.295 ; 4.295 ; Rise       ; clk                                                ;
; RF_Rp_rd_t        ; clk                                                ; 4.519 ; 4.519 ; Rise       ; clk                                                ;
; RF_Rq_addr_t[*]   ; clk                                                ; 4.152 ; 4.152 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[0]  ; clk                                                ; 4.522 ; 4.522 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[1]  ; clk                                                ; 4.348 ; 4.348 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[2]  ; clk                                                ; 4.152 ; 4.152 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[3]  ; clk                                                ; 4.283 ; 4.283 ; Rise       ; clk                                                ;
; RF_Rq_rd_t        ; clk                                                ; 4.896 ; 4.896 ; Rise       ; clk                                                ;
; RF_W_addr_t[*]    ; clk                                                ; 3.970 ; 3.970 ; Rise       ; clk                                                ;
;  RF_W_addr_t[0]   ; clk                                                ; 4.302 ; 4.302 ; Rise       ; clk                                                ;
;  RF_W_addr_t[1]   ; clk                                                ; 4.198 ; 4.198 ; Rise       ; clk                                                ;
;  RF_W_addr_t[2]   ; clk                                                ; 4.387 ; 4.387 ; Rise       ; clk                                                ;
;  RF_W_addr_t[3]   ; clk                                                ; 3.970 ; 3.970 ; Rise       ; clk                                                ;
; RF_W_wr_t         ; clk                                                ; 4.091 ; 4.091 ; Rise       ; clk                                                ;
; RF_s_t            ; clk                                                ; 4.068 ; 4.068 ; Rise       ; clk                                                ;
; R_data_t[*]       ; clk                                                ; 5.776 ; 5.776 ; Rise       ; clk                                                ;
;  R_data_t[0]      ; clk                                                ; 5.776 ; 5.776 ; Rise       ; clk                                                ;
;  R_data_t[1]      ; clk                                                ; 5.788 ; 5.788 ; Rise       ; clk                                                ;
;  R_data_t[2]      ; clk                                                ; 5.957 ; 5.957 ; Rise       ; clk                                                ;
;  R_data_t[3]      ; clk                                                ; 5.953 ; 5.953 ; Rise       ; clk                                                ;
;  R_data_t[4]      ; clk                                                ; 5.850 ; 5.850 ; Rise       ; clk                                                ;
;  R_data_t[5]      ; clk                                                ; 5.937 ; 5.937 ; Rise       ; clk                                                ;
;  R_data_t[6]      ; clk                                                ; 6.133 ; 6.133 ; Rise       ; clk                                                ;
;  R_data_t[7]      ; clk                                                ; 5.833 ; 5.833 ; Rise       ; clk                                                ;
;  R_data_t[8]      ; clk                                                ; 5.905 ; 5.905 ; Rise       ; clk                                                ;
;  R_data_t[9]      ; clk                                                ; 5.926 ; 5.926 ; Rise       ; clk                                                ;
;  R_data_t[10]     ; clk                                                ; 5.943 ; 5.943 ; Rise       ; clk                                                ;
;  R_data_t[11]     ; clk                                                ; 5.940 ; 5.940 ; Rise       ; clk                                                ;
;  R_data_t[12]     ; clk                                                ; 5.950 ; 5.950 ; Rise       ; clk                                                ;
;  R_data_t[13]     ; clk                                                ; 5.803 ; 5.803 ; Rise       ; clk                                                ;
;  R_data_t[14]     ; clk                                                ; 6.112 ; 6.112 ; Rise       ; clk                                                ;
;  R_data_t[15]     ; clk                                                ; 5.924 ; 5.924 ; Rise       ; clk                                                ;
; alu_s0_t          ; clk                                                ; 4.886 ; 4.886 ; Rise       ; clk                                                ;
; ram_out[*]        ; clk                                                ; 5.814 ; 5.814 ; Rise       ; clk                                                ;
;  ram_out[0]       ; clk                                                ; 5.856 ; 5.856 ; Rise       ; clk                                                ;
;  ram_out[1]       ; clk                                                ; 5.849 ; 5.849 ; Rise       ; clk                                                ;
;  ram_out[2]       ; clk                                                ; 5.979 ; 5.979 ; Rise       ; clk                                                ;
;  ram_out[3]       ; clk                                                ; 5.932 ; 5.932 ; Rise       ; clk                                                ;
;  ram_out[4]       ; clk                                                ; 5.952 ; 5.952 ; Rise       ; clk                                                ;
;  ram_out[5]       ; clk                                                ; 5.953 ; 5.953 ; Rise       ; clk                                                ;
;  ram_out[6]       ; clk                                                ; 5.935 ; 5.935 ; Rise       ; clk                                                ;
;  ram_out[7]       ; clk                                                ; 5.958 ; 5.958 ; Rise       ; clk                                                ;
;  ram_out[8]       ; clk                                                ; 5.818 ; 5.818 ; Rise       ; clk                                                ;
;  ram_out[9]       ; clk                                                ; 6.055 ; 6.055 ; Rise       ; clk                                                ;
;  ram_out[10]      ; clk                                                ; 6.062 ; 6.062 ; Rise       ; clk                                                ;
;  ram_out[11]      ; clk                                                ; 5.950 ; 5.950 ; Rise       ; clk                                                ;
;  ram_out[12]      ; clk                                                ; 5.934 ; 5.934 ; Rise       ; clk                                                ;
;  ram_out[13]      ; clk                                                ; 5.814 ; 5.814 ; Rise       ; clk                                                ;
;  ram_out[14]      ; clk                                                ; 5.951 ; 5.951 ; Rise       ; clk                                                ;
;  ram_out[15]      ; clk                                                ; 5.944 ; 5.944 ; Rise       ; clk                                                ;
; rom_addr_t[*]     ; clk                                                ; 4.055 ; 4.055 ; Rise       ; clk                                                ;
;  rom_addr_t[0]    ; clk                                                ; 4.180 ; 4.180 ; Rise       ; clk                                                ;
;  rom_addr_t[1]    ; clk                                                ; 4.212 ; 4.212 ; Rise       ; clk                                                ;
;  rom_addr_t[2]    ; clk                                                ; 4.065 ; 4.065 ; Rise       ; clk                                                ;
;  rom_addr_t[3]    ; clk                                                ; 4.199 ; 4.199 ; Rise       ; clk                                                ;
;  rom_addr_t[4]    ; clk                                                ; 4.055 ; 4.055 ; Rise       ; clk                                                ;
;  rom_addr_t[5]    ; clk                                                ; 4.074 ; 4.074 ; Rise       ; clk                                                ;
;  rom_addr_t[6]    ; clk                                                ; 4.248 ; 4.248 ; Rise       ; clk                                                ;
;  rom_addr_t[7]    ; clk                                                ; 4.313 ; 4.313 ; Rise       ; clk                                                ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 6.103 ; 6.103 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 6.461 ; 6.461 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 6.478 ; 6.478 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 6.395 ; 6.395 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 6.462 ; 6.462 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 6.385 ; 6.385 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 6.448 ; 6.448 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 6.161 ; 6.161 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 6.446 ; 6.446 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 6.151 ; 6.151 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 6.132 ; 6.132 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 6.103 ; 6.103 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 6.113 ; 6.113 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 6.426 ; 6.426 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 6.320 ; 6.320 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 6.553 ; 6.553 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 6.553 ; 6.553 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 2.409 ;       ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;       ; 2.409 ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -7.055   ; -2.329  ; N/A      ; N/A     ; -2.000              ;
;  clk                                                  ; -7.055   ; -1.330  ; N/A      ; N/A     ; -2.000              ;
;  control_unity:CU|control_block:BC|y_present.decoding ; -0.090   ; -2.329  ; N/A      ; N/A     ; 0.500               ;
;  control_unity:CU|control_block:BC|y_present.search   ; 0.320    ; 0.076   ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS                                       ; -516.115 ; -32.534 ; 0.0      ; 0.0     ; -647.976            ;
;  clk                                                  ; -516.025 ; -28.048 ; N/A      ; N/A     ; -625.208            ;
;  control_unity:CU|control_block:BC|y_present.decoding ; -0.090   ; -4.486  ; N/A      ; N/A     ; 0.000               ;
;  control_unity:CU|control_block:BC|y_present.search   ; 0.000    ; 0.000   ; N/A      ; N/A     ; -22.768             ;
+-------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; addr_in[*]  ; clk        ; 4.057 ; 4.057 ; Rise       ; clk             ;
;  addr_in[0] ; clk        ; 0.042 ; 0.042 ; Rise       ; clk             ;
;  addr_in[1] ; clk        ; 0.115 ; 0.115 ; Rise       ; clk             ;
;  addr_in[2] ; clk        ; 4.057 ; 4.057 ; Rise       ; clk             ;
;  addr_in[3] ; clk        ; 3.539 ; 3.539 ; Rise       ; clk             ;
;  addr_in[4] ; clk        ; 3.537 ; 3.537 ; Rise       ; clk             ;
;  addr_in[5] ; clk        ; 3.747 ; 3.747 ; Rise       ; clk             ;
;  addr_in[6] ; clk        ; 3.493 ; 3.493 ; Rise       ; clk             ;
;  addr_in[7] ; clk        ; 3.775 ; 3.775 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; addr_in[*]  ; clk        ; 0.408  ; 0.408  ; Rise       ; clk             ;
;  addr_in[0] ; clk        ; 0.408  ; 0.408  ; Rise       ; clk             ;
;  addr_in[1] ; clk        ; 0.350  ; 0.350  ; Rise       ; clk             ;
;  addr_in[2] ; clk        ; -2.032 ; -2.032 ; Rise       ; clk             ;
;  addr_in[3] ; clk        ; -1.758 ; -1.758 ; Rise       ; clk             ;
;  addr_in[4] ; clk        ; -1.764 ; -1.764 ; Rise       ; clk             ;
;  addr_in[5] ; clk        ; -1.839 ; -1.839 ; Rise       ; clk             ;
;  addr_in[6] ; clk        ; -1.728 ; -1.728 ; Rise       ; clk             ;
;  addr_in[7] ; clk        ; -1.884 ; -1.884 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; D_addr_t[*]       ; clk                                                ; 9.324  ; 9.324  ; Rise       ; clk                                                ;
;  D_addr_t[0]      ; clk                                                ; 9.190  ; 9.190  ; Rise       ; clk                                                ;
;  D_addr_t[1]      ; clk                                                ; 8.991  ; 8.991  ; Rise       ; clk                                                ;
;  D_addr_t[2]      ; clk                                                ; 9.266  ; 9.266  ; Rise       ; clk                                                ;
;  D_addr_t[3]      ; clk                                                ; 9.324  ; 9.324  ; Rise       ; clk                                                ;
;  D_addr_t[4]      ; clk                                                ; 9.291  ; 9.291  ; Rise       ; clk                                                ;
;  D_addr_t[5]      ; clk                                                ; 9.315  ; 9.315  ; Rise       ; clk                                                ;
;  D_addr_t[6]      ; clk                                                ; 9.124  ; 9.124  ; Rise       ; clk                                                ;
;  D_addr_t[7]      ; clk                                                ; 8.859  ; 8.859  ; Rise       ; clk                                                ;
; D_rd_t            ; clk                                                ; 7.171  ; 7.171  ; Rise       ; clk                                                ;
; D_wr_t            ; clk                                                ; 7.971  ; 7.971  ; Rise       ; clk                                                ;
; RAM_W_data_t[*]   ; clk                                                ; 10.791 ; 10.791 ; Rise       ; clk                                                ;
;  RAM_W_data_t[0]  ; clk                                                ; 10.375 ; 10.375 ; Rise       ; clk                                                ;
;  RAM_W_data_t[1]  ; clk                                                ; 10.000 ; 10.000 ; Rise       ; clk                                                ;
;  RAM_W_data_t[2]  ; clk                                                ; 10.230 ; 10.230 ; Rise       ; clk                                                ;
;  RAM_W_data_t[3]  ; clk                                                ; 10.290 ; 10.290 ; Rise       ; clk                                                ;
;  RAM_W_data_t[4]  ; clk                                                ; 10.511 ; 10.511 ; Rise       ; clk                                                ;
;  RAM_W_data_t[5]  ; clk                                                ; 10.246 ; 10.246 ; Rise       ; clk                                                ;
;  RAM_W_data_t[6]  ; clk                                                ; 10.396 ; 10.396 ; Rise       ; clk                                                ;
;  RAM_W_data_t[7]  ; clk                                                ; 10.272 ; 10.272 ; Rise       ; clk                                                ;
;  RAM_W_data_t[8]  ; clk                                                ; 10.266 ; 10.266 ; Rise       ; clk                                                ;
;  RAM_W_data_t[9]  ; clk                                                ; 10.765 ; 10.765 ; Rise       ; clk                                                ;
;  RAM_W_data_t[10] ; clk                                                ; 9.998  ; 9.998  ; Rise       ; clk                                                ;
;  RAM_W_data_t[11] ; clk                                                ; 10.538 ; 10.538 ; Rise       ; clk                                                ;
;  RAM_W_data_t[12] ; clk                                                ; 10.049 ; 10.049 ; Rise       ; clk                                                ;
;  RAM_W_data_t[13] ; clk                                                ; 10.281 ; 10.281 ; Rise       ; clk                                                ;
;  RAM_W_data_t[14] ; clk                                                ; 10.189 ; 10.189 ; Rise       ; clk                                                ;
;  RAM_W_data_t[15] ; clk                                                ; 10.791 ; 10.791 ; Rise       ; clk                                                ;
; RF_Rp_addr_t[*]   ; clk                                                ; 10.399 ; 10.399 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[0]  ; clk                                                ; 9.271  ; 9.271  ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[1]  ; clk                                                ; 10.312 ; 10.312 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[2]  ; clk                                                ; 8.913  ; 8.913  ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[3]  ; clk                                                ; 10.399 ; 10.399 ; Rise       ; clk                                                ;
; RF_Rp_rd_t        ; clk                                                ; 8.954  ; 8.954  ; Rise       ; clk                                                ;
; RF_Rq_addr_t[*]   ; clk                                                ; 8.908  ; 8.908  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[0]  ; clk                                                ; 8.908  ; 8.908  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[1]  ; clk                                                ; 8.538  ; 8.538  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[2]  ; clk                                                ; 8.195  ; 8.195  ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[3]  ; clk                                                ; 8.209  ; 8.209  ; Rise       ; clk                                                ;
; RF_Rq_rd_t        ; clk                                                ; 9.343  ; 9.343  ; Rise       ; clk                                                ;
; RF_W_addr_t[*]    ; clk                                                ; 9.303  ; 9.303  ; Rise       ; clk                                                ;
;  RF_W_addr_t[0]   ; clk                                                ; 9.303  ; 9.303  ; Rise       ; clk                                                ;
;  RF_W_addr_t[1]   ; clk                                                ; 8.672  ; 8.672  ; Rise       ; clk                                                ;
;  RF_W_addr_t[2]   ; clk                                                ; 8.411  ; 8.411  ; Rise       ; clk                                                ;
;  RF_W_addr_t[3]   ; clk                                                ; 8.831  ; 8.831  ; Rise       ; clk                                                ;
; RF_W_wr_t         ; clk                                                ; 7.999  ; 7.999  ; Rise       ; clk                                                ;
; RF_s_t            ; clk                                                ; 7.911  ; 7.911  ; Rise       ; clk                                                ;
; R_data_t[*]       ; clk                                                ; 10.556 ; 10.556 ; Rise       ; clk                                                ;
;  R_data_t[0]      ; clk                                                ; 9.927  ; 9.927  ; Rise       ; clk                                                ;
;  R_data_t[1]      ; clk                                                ; 9.939  ; 9.939  ; Rise       ; clk                                                ;
;  R_data_t[2]      ; clk                                                ; 10.270 ; 10.270 ; Rise       ; clk                                                ;
;  R_data_t[3]      ; clk                                                ; 10.265 ; 10.265 ; Rise       ; clk                                                ;
;  R_data_t[4]      ; clk                                                ; 10.005 ; 10.005 ; Rise       ; clk                                                ;
;  R_data_t[5]      ; clk                                                ; 10.064 ; 10.064 ; Rise       ; clk                                                ;
;  R_data_t[6]      ; clk                                                ; 10.510 ; 10.510 ; Rise       ; clk                                                ;
;  R_data_t[7]      ; clk                                                ; 9.989  ; 9.989  ; Rise       ; clk                                                ;
;  R_data_t[8]      ; clk                                                ; 10.186 ; 10.186 ; Rise       ; clk                                                ;
;  R_data_t[9]      ; clk                                                ; 10.201 ; 10.201 ; Rise       ; clk                                                ;
;  R_data_t[10]     ; clk                                                ; 10.227 ; 10.227 ; Rise       ; clk                                                ;
;  R_data_t[11]     ; clk                                                ; 10.227 ; 10.227 ; Rise       ; clk                                                ;
;  R_data_t[12]     ; clk                                                ; 10.223 ; 10.223 ; Rise       ; clk                                                ;
;  R_data_t[13]     ; clk                                                ; 9.924  ; 9.924  ; Rise       ; clk                                                ;
;  R_data_t[14]     ; clk                                                ; 10.556 ; 10.556 ; Rise       ; clk                                                ;
;  R_data_t[15]     ; clk                                                ; 10.206 ; 10.206 ; Rise       ; clk                                                ;
; alu_s0_t          ; clk                                                ; 9.333  ; 9.333  ; Rise       ; clk                                                ;
; ram_out[*]        ; clk                                                ; 10.394 ; 10.394 ; Rise       ; clk                                                ;
;  ram_out[0]       ; clk                                                ; 9.931  ; 9.931  ; Rise       ; clk                                                ;
;  ram_out[1]       ; clk                                                ; 9.915  ; 9.915  ; Rise       ; clk                                                ;
;  ram_out[2]       ; clk                                                ; 10.180 ; 10.180 ; Rise       ; clk                                                ;
;  ram_out[3]       ; clk                                                ; 10.120 ; 10.120 ; Rise       ; clk                                                ;
;  ram_out[4]       ; clk                                                ; 10.149 ; 10.149 ; Rise       ; clk                                                ;
;  ram_out[5]       ; clk                                                ; 10.151 ; 10.151 ; Rise       ; clk                                                ;
;  ram_out[6]       ; clk                                                ; 10.136 ; 10.136 ; Rise       ; clk                                                ;
;  ram_out[7]       ; clk                                                ; 10.155 ; 10.155 ; Rise       ; clk                                                ;
;  ram_out[8]       ; clk                                                ; 9.885  ; 9.885  ; Rise       ; clk                                                ;
;  ram_out[9]       ; clk                                                ; 10.367 ; 10.367 ; Rise       ; clk                                                ;
;  ram_out[10]      ; clk                                                ; 10.394 ; 10.394 ; Rise       ; clk                                                ;
;  ram_out[11]      ; clk                                                ; 10.151 ; 10.151 ; Rise       ; clk                                                ;
;  ram_out[12]      ; clk                                                ; 10.125 ; 10.125 ; Rise       ; clk                                                ;
;  ram_out[13]      ; clk                                                ; 9.877  ; 9.877  ; Rise       ; clk                                                ;
;  ram_out[14]      ; clk                                                ; 10.157 ; 10.157 ; Rise       ; clk                                                ;
;  ram_out[15]      ; clk                                                ; 10.130 ; 10.130 ; Rise       ; clk                                                ;
; rom_addr_t[*]     ; clk                                                ; 7.896  ; 7.896  ; Rise       ; clk                                                ;
;  rom_addr_t[0]    ; clk                                                ; 7.548  ; 7.548  ; Rise       ; clk                                                ;
;  rom_addr_t[1]    ; clk                                                ; 7.676  ; 7.676  ; Rise       ; clk                                                ;
;  rom_addr_t[2]    ; clk                                                ; 7.383  ; 7.383  ; Rise       ; clk                                                ;
;  rom_addr_t[3]    ; clk                                                ; 7.658  ; 7.658  ; Rise       ; clk                                                ;
;  rom_addr_t[4]    ; clk                                                ; 7.278  ; 7.278  ; Rise       ; clk                                                ;
;  rom_addr_t[5]    ; clk                                                ; 7.386  ; 7.386  ; Rise       ; clk                                                ;
;  rom_addr_t[6]    ; clk                                                ; 7.733  ; 7.733  ; Rise       ; clk                                                ;
;  rom_addr_t[7]    ; clk                                                ; 7.896  ; 7.896  ; Rise       ; clk                                                ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 11.526 ; 11.526 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 11.364 ; 11.364 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 11.390 ; 11.390 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 11.136 ; 11.136 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 11.358 ; 11.358 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 11.228 ; 11.228 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 11.276 ; 11.276 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 10.721 ; 10.721 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 11.292 ; 11.292 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 10.720 ; 10.720 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 10.677 ; 10.677 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 10.642 ; 10.642 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 10.661 ; 10.661 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 11.286 ; 11.286 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 11.006 ; 11.006 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 11.484 ; 11.484 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 11.526 ; 11.526 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 4.671  ;        ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;        ; 4.671  ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port         ; Clock Port                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+
; D_addr_t[*]       ; clk                                                ; 4.240 ; 4.240 ; Rise       ; clk                                                ;
;  D_addr_t[0]      ; clk                                                ; 4.332 ; 4.332 ; Rise       ; clk                                                ;
;  D_addr_t[1]      ; clk                                                ; 4.347 ; 4.347 ; Rise       ; clk                                                ;
;  D_addr_t[2]      ; clk                                                ; 4.387 ; 4.387 ; Rise       ; clk                                                ;
;  D_addr_t[3]      ; clk                                                ; 4.624 ; 4.624 ; Rise       ; clk                                                ;
;  D_addr_t[4]      ; clk                                                ; 4.411 ; 4.411 ; Rise       ; clk                                                ;
;  D_addr_t[5]      ; clk                                                ; 4.389 ; 4.389 ; Rise       ; clk                                                ;
;  D_addr_t[6]      ; clk                                                ; 4.321 ; 4.321 ; Rise       ; clk                                                ;
;  D_addr_t[7]      ; clk                                                ; 4.240 ; 4.240 ; Rise       ; clk                                                ;
; D_rd_t            ; clk                                                ; 3.990 ; 3.990 ; Rise       ; clk                                                ;
; D_wr_t            ; clk                                                ; 4.383 ; 4.383 ; Rise       ; clk                                                ;
; RAM_W_data_t[*]   ; clk                                                ; 5.816 ; 5.816 ; Rise       ; clk                                                ;
;  RAM_W_data_t[0]  ; clk                                                ; 6.018 ; 6.018 ; Rise       ; clk                                                ;
;  RAM_W_data_t[1]  ; clk                                                ; 5.891 ; 5.891 ; Rise       ; clk                                                ;
;  RAM_W_data_t[2]  ; clk                                                ; 6.002 ; 6.002 ; Rise       ; clk                                                ;
;  RAM_W_data_t[3]  ; clk                                                ; 6.039 ; 6.039 ; Rise       ; clk                                                ;
;  RAM_W_data_t[4]  ; clk                                                ; 6.142 ; 6.142 ; Rise       ; clk                                                ;
;  RAM_W_data_t[5]  ; clk                                                ; 5.947 ; 5.947 ; Rise       ; clk                                                ;
;  RAM_W_data_t[6]  ; clk                                                ; 6.034 ; 6.034 ; Rise       ; clk                                                ;
;  RAM_W_data_t[7]  ; clk                                                ; 5.968 ; 5.968 ; Rise       ; clk                                                ;
;  RAM_W_data_t[8]  ; clk                                                ; 5.959 ; 5.959 ; Rise       ; clk                                                ;
;  RAM_W_data_t[9]  ; clk                                                ; 6.249 ; 6.249 ; Rise       ; clk                                                ;
;  RAM_W_data_t[10] ; clk                                                ; 5.816 ; 5.816 ; Rise       ; clk                                                ;
;  RAM_W_data_t[11] ; clk                                                ; 6.081 ; 6.081 ; Rise       ; clk                                                ;
;  RAM_W_data_t[12] ; clk                                                ; 5.916 ; 5.916 ; Rise       ; clk                                                ;
;  RAM_W_data_t[13] ; clk                                                ; 5.951 ; 5.951 ; Rise       ; clk                                                ;
;  RAM_W_data_t[14] ; clk                                                ; 5.927 ; 5.927 ; Rise       ; clk                                                ;
;  RAM_W_data_t[15] ; clk                                                ; 6.267 ; 6.267 ; Rise       ; clk                                                ;
; RF_Rp_addr_t[*]   ; clk                                                ; 4.295 ; 4.295 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[0]  ; clk                                                ; 4.491 ; 4.491 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[1]  ; clk                                                ; 4.417 ; 4.417 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[2]  ; clk                                                ; 4.313 ; 4.313 ; Rise       ; clk                                                ;
;  RF_Rp_addr_t[3]  ; clk                                                ; 4.295 ; 4.295 ; Rise       ; clk                                                ;
; RF_Rp_rd_t        ; clk                                                ; 4.519 ; 4.519 ; Rise       ; clk                                                ;
; RF_Rq_addr_t[*]   ; clk                                                ; 4.152 ; 4.152 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[0]  ; clk                                                ; 4.522 ; 4.522 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[1]  ; clk                                                ; 4.348 ; 4.348 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[2]  ; clk                                                ; 4.152 ; 4.152 ; Rise       ; clk                                                ;
;  RF_Rq_addr_t[3]  ; clk                                                ; 4.283 ; 4.283 ; Rise       ; clk                                                ;
; RF_Rq_rd_t        ; clk                                                ; 4.896 ; 4.896 ; Rise       ; clk                                                ;
; RF_W_addr_t[*]    ; clk                                                ; 3.970 ; 3.970 ; Rise       ; clk                                                ;
;  RF_W_addr_t[0]   ; clk                                                ; 4.302 ; 4.302 ; Rise       ; clk                                                ;
;  RF_W_addr_t[1]   ; clk                                                ; 4.198 ; 4.198 ; Rise       ; clk                                                ;
;  RF_W_addr_t[2]   ; clk                                                ; 4.387 ; 4.387 ; Rise       ; clk                                                ;
;  RF_W_addr_t[3]   ; clk                                                ; 3.970 ; 3.970 ; Rise       ; clk                                                ;
; RF_W_wr_t         ; clk                                                ; 4.091 ; 4.091 ; Rise       ; clk                                                ;
; RF_s_t            ; clk                                                ; 4.068 ; 4.068 ; Rise       ; clk                                                ;
; R_data_t[*]       ; clk                                                ; 5.776 ; 5.776 ; Rise       ; clk                                                ;
;  R_data_t[0]      ; clk                                                ; 5.776 ; 5.776 ; Rise       ; clk                                                ;
;  R_data_t[1]      ; clk                                                ; 5.788 ; 5.788 ; Rise       ; clk                                                ;
;  R_data_t[2]      ; clk                                                ; 5.957 ; 5.957 ; Rise       ; clk                                                ;
;  R_data_t[3]      ; clk                                                ; 5.953 ; 5.953 ; Rise       ; clk                                                ;
;  R_data_t[4]      ; clk                                                ; 5.850 ; 5.850 ; Rise       ; clk                                                ;
;  R_data_t[5]      ; clk                                                ; 5.937 ; 5.937 ; Rise       ; clk                                                ;
;  R_data_t[6]      ; clk                                                ; 6.133 ; 6.133 ; Rise       ; clk                                                ;
;  R_data_t[7]      ; clk                                                ; 5.833 ; 5.833 ; Rise       ; clk                                                ;
;  R_data_t[8]      ; clk                                                ; 5.905 ; 5.905 ; Rise       ; clk                                                ;
;  R_data_t[9]      ; clk                                                ; 5.926 ; 5.926 ; Rise       ; clk                                                ;
;  R_data_t[10]     ; clk                                                ; 5.943 ; 5.943 ; Rise       ; clk                                                ;
;  R_data_t[11]     ; clk                                                ; 5.940 ; 5.940 ; Rise       ; clk                                                ;
;  R_data_t[12]     ; clk                                                ; 5.950 ; 5.950 ; Rise       ; clk                                                ;
;  R_data_t[13]     ; clk                                                ; 5.803 ; 5.803 ; Rise       ; clk                                                ;
;  R_data_t[14]     ; clk                                                ; 6.112 ; 6.112 ; Rise       ; clk                                                ;
;  R_data_t[15]     ; clk                                                ; 5.924 ; 5.924 ; Rise       ; clk                                                ;
; alu_s0_t          ; clk                                                ; 4.886 ; 4.886 ; Rise       ; clk                                                ;
; ram_out[*]        ; clk                                                ; 5.814 ; 5.814 ; Rise       ; clk                                                ;
;  ram_out[0]       ; clk                                                ; 5.856 ; 5.856 ; Rise       ; clk                                                ;
;  ram_out[1]       ; clk                                                ; 5.849 ; 5.849 ; Rise       ; clk                                                ;
;  ram_out[2]       ; clk                                                ; 5.979 ; 5.979 ; Rise       ; clk                                                ;
;  ram_out[3]       ; clk                                                ; 5.932 ; 5.932 ; Rise       ; clk                                                ;
;  ram_out[4]       ; clk                                                ; 5.952 ; 5.952 ; Rise       ; clk                                                ;
;  ram_out[5]       ; clk                                                ; 5.953 ; 5.953 ; Rise       ; clk                                                ;
;  ram_out[6]       ; clk                                                ; 5.935 ; 5.935 ; Rise       ; clk                                                ;
;  ram_out[7]       ; clk                                                ; 5.958 ; 5.958 ; Rise       ; clk                                                ;
;  ram_out[8]       ; clk                                                ; 5.818 ; 5.818 ; Rise       ; clk                                                ;
;  ram_out[9]       ; clk                                                ; 6.055 ; 6.055 ; Rise       ; clk                                                ;
;  ram_out[10]      ; clk                                                ; 6.062 ; 6.062 ; Rise       ; clk                                                ;
;  ram_out[11]      ; clk                                                ; 5.950 ; 5.950 ; Rise       ; clk                                                ;
;  ram_out[12]      ; clk                                                ; 5.934 ; 5.934 ; Rise       ; clk                                                ;
;  ram_out[13]      ; clk                                                ; 5.814 ; 5.814 ; Rise       ; clk                                                ;
;  ram_out[14]      ; clk                                                ; 5.951 ; 5.951 ; Rise       ; clk                                                ;
;  ram_out[15]      ; clk                                                ; 5.944 ; 5.944 ; Rise       ; clk                                                ;
; rom_addr_t[*]     ; clk                                                ; 4.055 ; 4.055 ; Rise       ; clk                                                ;
;  rom_addr_t[0]    ; clk                                                ; 4.180 ; 4.180 ; Rise       ; clk                                                ;
;  rom_addr_t[1]    ; clk                                                ; 4.212 ; 4.212 ; Rise       ; clk                                                ;
;  rom_addr_t[2]    ; clk                                                ; 4.065 ; 4.065 ; Rise       ; clk                                                ;
;  rom_addr_t[3]    ; clk                                                ; 4.199 ; 4.199 ; Rise       ; clk                                                ;
;  rom_addr_t[4]    ; clk                                                ; 4.055 ; 4.055 ; Rise       ; clk                                                ;
;  rom_addr_t[5]    ; clk                                                ; 4.074 ; 4.074 ; Rise       ; clk                                                ;
;  rom_addr_t[6]    ; clk                                                ; 4.248 ; 4.248 ; Rise       ; clk                                                ;
;  rom_addr_t[7]    ; clk                                                ; 4.313 ; 4.313 ; Rise       ; clk                                                ;
; rom_data_t[*]     ; control_unity:CU|control_block:BC|y_present.search ; 6.103 ; 6.103 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[0]    ; control_unity:CU|control_block:BC|y_present.search ; 6.461 ; 6.461 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[1]    ; control_unity:CU|control_block:BC|y_present.search ; 6.478 ; 6.478 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[2]    ; control_unity:CU|control_block:BC|y_present.search ; 6.395 ; 6.395 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[3]    ; control_unity:CU|control_block:BC|y_present.search ; 6.462 ; 6.462 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[4]    ; control_unity:CU|control_block:BC|y_present.search ; 6.385 ; 6.385 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[5]    ; control_unity:CU|control_block:BC|y_present.search ; 6.448 ; 6.448 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[6]    ; control_unity:CU|control_block:BC|y_present.search ; 6.161 ; 6.161 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[7]    ; control_unity:CU|control_block:BC|y_present.search ; 6.446 ; 6.446 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[8]    ; control_unity:CU|control_block:BC|y_present.search ; 6.151 ; 6.151 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[9]    ; control_unity:CU|control_block:BC|y_present.search ; 6.132 ; 6.132 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[10]   ; control_unity:CU|control_block:BC|y_present.search ; 6.103 ; 6.103 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[11]   ; control_unity:CU|control_block:BC|y_present.search ; 6.113 ; 6.113 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[12]   ; control_unity:CU|control_block:BC|y_present.search ; 6.426 ; 6.426 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[13]   ; control_unity:CU|control_block:BC|y_present.search ; 6.320 ; 6.320 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[14]   ; control_unity:CU|control_block:BC|y_present.search ; 6.553 ; 6.553 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
;  rom_data_t[15]   ; control_unity:CU|control_block:BC|y_present.search ; 6.553 ; 6.553 ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ; 2.409 ;       ; Rise       ; control_unity:CU|control_block:BC|y_present.search ;
; rom_rd_t          ; control_unity:CU|control_block:BC|y_present.search ;       ; 2.409 ; Fall       ; control_unity:CU|control_block:BC|y_present.search ;
+-------------------+----------------------------------------------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 3213     ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.decoding ; clk                                                  ; 5        ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.search   ; clk                                                  ; 152      ; 24       ; 0        ; 0        ;
; clk                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; 7        ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.search   ; control_unity:CU|control_block:BC|y_present.decoding ; 1        ; 1        ; 0        ; 0        ;
; clk                                                  ; control_unity:CU|control_block:BC|y_present.search   ; 8        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 3213     ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.decoding ; clk                                                  ; 5        ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.search   ; clk                                                  ; 152      ; 24       ; 0        ; 0        ;
; clk                                                  ; control_unity:CU|control_block:BC|y_present.decoding ; 7        ; 0        ; 0        ; 0        ;
; control_unity:CU|control_block:BC|y_present.search   ; control_unity:CU|control_block:BC|y_present.decoding ; 1        ; 1        ; 0        ; 0        ;
; clk                                                  ; control_unity:CU|control_block:BC|y_present.search   ; 8        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 100   ; 100  ;
; Unconstrained Output Port Paths ; 567   ; 567  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 10 23:13:33 2019
Info: Command: quartus_sta processador -c processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name control_unity:CU|control_block:BC|y_present.decoding control_unity:CU|control_block:BC|y_present.decoding
    Info (332105): create_clock -period 1.000 -name control_unity:CU|control_block:BC|y_present.search control_unity:CU|control_block:BC|y_present.search
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.055      -516.025 clk 
    Info (332119):    -0.090        -0.090 control_unity:CU|control_block:BC|y_present.decoding 
    Info (332119):     0.320         0.000 control_unity:CU|control_block:BC|y_present.search 
Info (332146): Worst-case hold slack is -2.329
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.329        -4.486 control_unity:CU|control_block:BC|y_present.decoding 
    Info (332119):    -1.330       -28.048 clk 
    Info (332119):     0.184         0.000 control_unity:CU|control_block:BC|y_present.search 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -625.208 clk 
    Info (332119):    -1.423       -22.768 control_unity:CU|control_block:BC|y_present.search 
    Info (332119):     0.500         0.000 control_unity:CU|control_block:BC|y_present.decoding 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.165      -254.558 clk 
    Info (332119):     0.380         0.000 control_unity:CU|control_block:BC|y_present.decoding 
    Info (332119):     0.684         0.000 control_unity:CU|control_block:BC|y_present.search 
Info (332146): Worst-case hold slack is -1.344
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.344        -1.605 control_unity:CU|control_block:BC|y_present.decoding 
    Info (332119):    -0.985       -21.680 clk 
    Info (332119):     0.076         0.000 control_unity:CU|control_block:BC|y_present.search 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -625.208 clk 
    Info (332119):    -1.423       -22.768 control_unity:CU|control_block:BC|y_present.search 
    Info (332119):     0.500         0.000 control_unity:CU|control_block:BC|y_present.decoding 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 506 megabytes
    Info: Processing ended: Sun Mar 10 23:13:34 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


