---
layout: home
title: "Flip Flop Til You Drop!"
author_profile: true
---

**Welcome to Slug Silicon:** A FPGA topic and project blog 

<div style="text-align: center;">
  <img src="/assets/images/homepage-banner.png" alt="Homepage Banner" width="80%">
</div>

## Explore My Site ğŸŒ

- [ğŸ“ Verilog Concepts & Tutorials](/tutorials/) â€“ Learn about logic design fundamentals and more!
- [ğŸ’» My FPGA Projects](/projects/) â€“ See what Iâ€™m building!
- [ğŸ¸ About Me](/about/) â€“ Whoâ€™s behind this blog?

<!-- ## Recent Posts ğŸ“

- [ğŸ”„ What is a Clock Domain Crossing?](/blog/clock-domain-crossing/) -->

---
