<profile>

<section name = "Vivado HLS Report for 'Loop_loop_height_pro'" level="0">
<item name = "Date">Tue Dec  4 10:48:17 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">FAST</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 15.252, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">141, 78893, 141, 78893, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">140, 78892, 14 ~ 326, -, -, 10 ~ 242, no</column>
<column name=" + loop_width">11, 323, 2, 1, 1, 10 ~ 322, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1739</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 234, 90</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 156</column>
<column name="Register">-, -, 498, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="FAST1_Core_mux_32pcA_U77">FAST1_Core_mux_32pcA, 0, 0, 39, 15</column>
<column name="FAST1_Core_mux_32pcA_U78">FAST1_Core_mux_32pcA, 0, 0, 39, 15</column>
<column name="FAST1_Core_mux_32pcA_U79">FAST1_Core_mux_32pcA, 0, 0, 39, 15</column>
<column name="FAST1_Core_mux_32pcA_U80">FAST1_Core_mux_32pcA, 0, 0, 39, 15</column>
<column name="FAST1_Core_mux_32pcA_U81">FAST1_Core_mux_32pcA, 0, 0, 39, 15</column>
<column name="FAST1_Core_mux_32pcA_U82">FAST1_Core_mux_32pcA, 0, 0, 39, 15</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_buf_0_val_4_U">FAST_t_opr_k_buf_eOg, 1, 0, 0, 320, 8, 1, 2560</column>
<column name="k_buf_0_val_3_U">FAST_t_opr_k_buf_eOg, 1, 0, 0, 320, 8, 1, 2560</column>
<column name="k_buf_0_val_5_U">FAST_t_opr_k_buf_eOg, 1, 0, 0, 320, 8, 1, 2560</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ImagLoc_x_fu_636_p2">+, 0, 0, 39, 2, 32</column>
<column name="i_V_fu_295_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_614_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_assign_6_1_i_i_fu_408_p2">+, 0, 0, 39, 3, 32</column>
<column name="p_assign_6_2_i_i_fu_471_p2">+, 0, 0, 39, 3, 32</column>
<column name="tmp_236_i_i_fu_345_p2">+, 0, 0, 39, 2, 32</column>
<column name="tmp_251_i_i_fu_272_p2">+, 0, 0, 39, 2, 32</column>
<column name="tmp_37_i_i_fu_284_p2">+, 0, 0, 39, 3, 32</column>
<column name="tmp_38_i_i_fu_260_p2">+, 0, 0, 39, 2, 32</column>
<column name="col_assign_fu_740_p2">-, 0, 0, 39, 32, 32</column>
<column name="p_assign_1_fu_675_p2">-, 0, 0, 39, 1, 32</column>
<column name="p_assign_2_fu_694_p2">-, 0, 0, 39, 32, 32</column>
<column name="p_assign_7_1_i_i_fu_447_p2">-, 0, 0, 39, 2, 32</column>
<column name="p_assign_7_2_i_i_fu_510_p2">-, 0, 0, 39, 2, 32</column>
<column name="p_assign_7_i_i_fu_384_p2">-, 0, 0, 39, 1, 32</column>
<column name="p_assign_8_1_i_i_fu_466_p2">-, 0, 0, 39, 32, 32</column>
<column name="p_assign_8_2_i_i_fu_529_p2">-, 0, 0, 39, 32, 32</column>
<column name="p_assign_8_i_i_fu_403_p2">-, 0, 0, 39, 32, 32</column>
<column name="row_assign_7_1_i_i_fu_575_p2">-, 0, 0, 39, 32, 32</column>
<column name="row_assign_7_2_i_i_fu_600_p2">-, 0, 0, 39, 32, 32</column>
<column name="row_assign_7_i_i_fu_550_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_321">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_327">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_76">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op157_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op167_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op204_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i424_i_i_1_i_fu_433_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i424_i_i_2_i_fu_496_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i424_i_i_i_i_fu_370_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_i_i_i_fu_754_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_i_i_i_i_fu_661_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp8_fu_719_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond388_i_i_i_i_fu_609_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond389_i_i_i_i_fu_290_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp1_fu_630_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_fu_322_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="tmp_213_1_i_i_fu_334_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_213_i_i_fu_328_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_233_i_i_fu_340_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_238_1_i_i_fu_428_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_238_2_i_i_fu_491_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_238_i_i_fu_365_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_248_1_i_i_fu_461_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_248_2_i_i_fu_524_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_248_i_i_fu_398_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_257_0_1_i_i_fu_936_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_257_0_2_i_i_fu_950_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_257_1_1_i_i_fu_978_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_257_1_2_i_i_fu_992_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_257_1_i_i_fu_964_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_257_2_1_i_i_fu_1020_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_257_2_2_i_i_fu_1034_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_257_2_i_i_fu_1006_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_28_i_i_fu_301_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_33_i_i_fu_656_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_35_i_i_fu_689_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_fu_745_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp7_fu_713_p2">or, 0, 0, 2, 1, 1</column>
<column name="col_buf_0_val_0_0_fu_788_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_1_0_fu_806_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_2_0_fu_824_p3">select, 0, 0, 8, 1, 8</column>
<column name="dmask_data_stream_0_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_assign_3_fu_699_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_i_1_i_i_fu_453_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_i_1_i_i_p_fu_559_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_i_2_i_i_fu_516_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_i_2_i_i_p_fu_584_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_i_i_i_fu_390_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_i_i_i_p_a_fu_534_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i_i_i_i_i_fu_681_p3">select, 0, 0, 32, 1, 32</column>
<column name="src_kernel_win_0_va_10_fu_893_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_11_fu_911_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_9_fu_875_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_059_i_1_fu_956_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_059_i_2_fu_970_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_059_i_3_fu_984_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_059_i_4_fu_998_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_059_i_5_fu_1012_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_059_i_6_fu_1026_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_059_i_s_fu_942_p3">select, 0, 0, 8, 1, 8</column>
<column name="x_fu_725_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_1_1_i_i_fu_567_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_1_2_i_i_fu_592_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_1_i_i_fu_542_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="rev1_fu_422_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev2_fu_485_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev3_fu_650_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_359_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_162_not_i_i_fu_306_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_33_i_i_not_fu_707_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="cols_blk_n">9, 2, 1, 2</column>
<column name="dmask_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="k_buf_0_val_4_d1">15, 3, 8, 24</column>
<column name="k_buf_0_val_5_d1">15, 3, 8, 24</column>
<column name="mask_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="p_neg393_i_i_loc_blk_n">9, 2, 1, 2</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
<column name="t_V_3_reg_249">9, 2, 32, 64</column>
<column name="t_V_reg_238">9, 2, 32, 64</column>
<column name="tmp_27_loc_blk_n">9, 2, 1, 2</column>
<column name="tmp_loc_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_1282">1, 0, 1, 0</column>
<column name="cols_read_reg_1176">32, 0, 32, 0</column>
<column name="exitcond388_i_i_i_i_reg_1269">1, 0, 1, 0</column>
<column name="i_V_reg_1220">32, 0, 32, 0</column>
<column name="icmp_reg_1234">1, 0, 1, 0</column>
<column name="k_buf_0_val_3_addr_reg_1289">9, 0, 9, 0</column>
<column name="k_buf_0_val_4_addr_reg_1302">9, 0, 9, 0</column>
<column name="k_buf_0_val_5_addr_reg_1308">9, 0, 9, 0</column>
<column name="or_cond_i_i_i_i_i_reg_1278">1, 0, 1, 0</column>
<column name="or_cond_i_i_i_i_reg_1314">1, 0, 1, 0</column>
<column name="p_neg393_i_i_loc_read_reg_1192">32, 0, 32, 0</column>
<column name="right_border_buf_0_1_fu_110">8, 0, 8, 0</column>
<column name="right_border_buf_0_2_fu_114">8, 0, 8, 0</column>
<column name="right_border_buf_0_3_fu_118">8, 0, 8, 0</column>
<column name="right_border_buf_0_4_fu_122">8, 0, 8, 0</column>
<column name="right_border_buf_0_5_fu_126">8, 0, 8, 0</column>
<column name="right_border_buf_0_s_fu_106">8, 0, 8, 0</column>
<column name="rows_read_reg_1164">32, 0, 32, 0</column>
<column name="src_kernel_win_0_va_1_fu_86">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_2_fu_90">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_3_fu_94">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_4_fu_98">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_5_fu_102">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_fu_82">8, 0, 8, 0</column>
<column name="t_V_3_reg_249">32, 0, 32, 0</column>
<column name="t_V_reg_238">32, 0, 32, 0</column>
<column name="tmp_162_not_i_i_reg_1229">1, 0, 1, 0</column>
<column name="tmp_18_reg_1254">2, 0, 2, 0</column>
<column name="tmp_19_reg_1259">2, 0, 2, 0</column>
<column name="tmp_20_reg_1264">2, 0, 2, 0</column>
<column name="tmp_213_1_i_i_reg_1243">1, 0, 1, 0</column>
<column name="tmp_213_i_i_reg_1239">1, 0, 1, 0</column>
<column name="tmp_233_i_i_reg_1247">1, 0, 1, 0</column>
<column name="tmp_24_reg_1295">2, 0, 2, 0</column>
<column name="tmp_251_i_i_reg_1204">31, 0, 32, 1</column>
<column name="tmp_27_loc_read_reg_1182">32, 0, 32, 0</column>
<column name="tmp_28_i_i_reg_1225">1, 0, 1, 0</column>
<column name="tmp_37_i_i_reg_1211">31, 0, 32, 1</column>
<column name="tmp_38_i_i_reg_1199">32, 0, 32, 0</column>
<column name="tmp_loc_read_reg_1187">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_loop_height_pro, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_loop_height_pro, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_loop_height_pro, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_loop_height_pro, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_loop_height_pro, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_loop_height_pro, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_loop_height_pro, return value</column>
<column name="tmp_27_loc_dout">in, 32, ap_fifo, tmp_27_loc, pointer</column>
<column name="tmp_27_loc_empty_n">in, 1, ap_fifo, tmp_27_loc, pointer</column>
<column name="tmp_27_loc_read">out, 1, ap_fifo, tmp_27_loc, pointer</column>
<column name="tmp_loc_dout">in, 32, ap_fifo, tmp_loc, pointer</column>
<column name="tmp_loc_empty_n">in, 1, ap_fifo, tmp_loc, pointer</column>
<column name="tmp_loc_read">out, 1, ap_fifo, tmp_loc, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="p_neg393_i_i_loc_dout">in, 32, ap_fifo, p_neg393_i_i_loc, pointer</column>
<column name="p_neg393_i_i_loc_empty_n">in, 1, ap_fifo, p_neg393_i_i_loc, pointer</column>
<column name="p_neg393_i_i_loc_read">out, 1, ap_fifo, p_neg393_i_i_loc, pointer</column>
<column name="cols_dout">in, 32, ap_fifo, cols, pointer</column>
<column name="cols_empty_n">in, 1, ap_fifo, cols, pointer</column>
<column name="cols_read">out, 1, ap_fifo, cols, pointer</column>
<column name="mask_data_stream_0_V_dout">in, 8, ap_fifo, mask_data_stream_0_V, pointer</column>
<column name="mask_data_stream_0_V_empty_n">in, 1, ap_fifo, mask_data_stream_0_V, pointer</column>
<column name="mask_data_stream_0_V_read">out, 1, ap_fifo, mask_data_stream_0_V, pointer</column>
<column name="dmask_data_stream_0_V_din">out, 8, ap_fifo, dmask_data_stream_0_V, pointer</column>
<column name="dmask_data_stream_0_V_full_n">in, 1, ap_fifo, dmask_data_stream_0_V, pointer</column>
<column name="dmask_data_stream_0_V_write">out, 1, ap_fifo, dmask_data_stream_0_V, pointer</column>
</table>
</item>
</section>
</profile>
