<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Mon Dec 14 00:06:27 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution2</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 4.143, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1723, 1723, 1723, 1723, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dct_2d_fu_190">dct_2d, 1590, 1590, 1590, 1590, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row_RD_Loop_Col">64, 64, 2, 1, 1, 64, yes</column>
<column name="- WR_Loop_Row_WR_Loop_Col">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 206, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">3, 1, 162, 796, 0</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 209, -</column>
<column name="Register">-, -, 61, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dct_2d_fu_190">dct_2d, 3, 1, 162, 796, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_2d_in_U">dct_2d_row_outbuf, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_out_U">dct_2d_row_outbuf, 1, 0, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_fu_204_p2">+, 0, 0, 15, 7, 1</column>
<column name="add_ln106_1_fu_285_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln106_fu_254_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln115_fu_302_p2">+, 0, 0, 15, 7, 1</column>
<column name="add_ln118_1_fu_368_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln118_fu_379_p2">+, 0, 0, 15, 6, 6</column>
<column name="c_1_fu_385_p2">+, 0, 0, 12, 1, 4</column>
<column name="c_fu_265_p2">+, 0, 0, 12, 1, 4</column>
<column name="r_1_fu_308_p2">+, 0, 0, 12, 1, 4</column>
<column name="r_fu_210_p2">+, 0, 0, 12, 1, 4</column>
<column name="icmp_ln103_fu_198_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln105_fu_216_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln115_fu_296_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln117_fu_314_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="select_ln103_1_fu_230_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln103_fu_222_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln115_1_fu_328_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln115_fu_320_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_r_0_i2_phi_fu_172_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_r_0_i_phi_fu_139_p4">9, 2, 4, 8</column>
<column name="buf_2d_in_address0">15, 3, 6, 18</column>
<column name="buf_2d_in_ce0">15, 3, 1, 3</column>
<column name="buf_2d_out_address0">15, 3, 6, 18</column>
<column name="buf_2d_out_ce0">15, 3, 1, 3</column>
<column name="buf_2d_out_we0">9, 2, 1, 2</column>
<column name="c_0_i4_reg_179">9, 2, 4, 8</column>
<column name="c_0_i_reg_146">9, 2, 4, 8</column>
<column name="indvar_flatten11_reg_157">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_124">9, 2, 7, 14</column>
<column name="r_0_i2_reg_168">9, 2, 4, 8</column>
<column name="r_0_i_reg_135">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln118_reg_444">6, 0, 6, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="c_0_i4_reg_179">4, 0, 4, 0</column>
<column name="c_0_i_reg_146">4, 0, 4, 0</column>
<column name="grp_dct_2d_fu_190_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln103_reg_395">1, 0, 1, 0</column>
<column name="icmp_ln115_reg_425">1, 0, 1, 0</column>
<column name="indvar_flatten11_reg_157">7, 0, 7, 0</column>
<column name="indvar_flatten_reg_124">7, 0, 7, 0</column>
<column name="r_0_i2_reg_168">4, 0, 4, 0</column>
<column name="r_0_i_reg_135">4, 0, 4, 0</column>
<column name="select_ln103_1_reg_409">4, 0, 4, 0</column>
<column name="select_ln103_reg_404">4, 0, 4, 0</column>
<column name="select_ln115_1_reg_434">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
