#define INSTR_TABLE_H
#include "../include/def.h"
#undef INSTR_TABLE_H

__attribute__((section(".tabl_sec"), aligned(0x1000))) const instr tabl[941] = (const instr[941]){
	{ .opcode1=0x00, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="ADD", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0x01, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="ADD", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0x02, .reg_op=F_MODRM, .mnemonic="ADD", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0x03, .reg_op=F_MODRM, .mnemonic="ADD", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0x04, .mnemonic="ADD", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0x05, .mnemonic="ADD", .op={ {.reg="rAX", }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0x06, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x07, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x08, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="OR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Inclusive OR */ },
	{ .opcode1=0x09, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="OR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Logical Inclusive OR */ },
	{ .opcode1=0x0A, .reg_op=F_MODRM, .mnemonic="OR", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Inclusive OR */ },
	{ .opcode1=0x0B, .reg_op=F_MODRM, .mnemonic="OR", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Logical Inclusive OR */ },
	{ .opcode1=0x0C, .mnemonic="OR", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Inclusive OR */ },
	{ .opcode1=0x0D, .mnemonic="OR", .op={ {.reg="rAX", }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Logical Inclusive OR */ },
	{ .opcode1=0x0E, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x0F, .opcode2=0x0F, .mnemonic="Two-byte Instructions", .op={ 0, 0, 0, 0, }, },
	{ .opcode1=0x10, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="ADC", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Add with Carry */ },
	{ .opcode1=0x11, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="ADC", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Add with Carry */ },
	{ .opcode1=0x12, .reg_op=F_MODRM, .mnemonic="ADC", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Add with Carry */ },
	{ .opcode1=0x13, .reg_op=F_MODRM, .mnemonic="ADC", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Add with Carry */ },
	{ .opcode1=0x14, .mnemonic="ADC", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Add with Carry */ },
	{ .opcode1=0x15, .mnemonic="ADC", .op={ {.reg="rAX", }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Add with Carry */ },
	{ .opcode1=0x16, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x17, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x18, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="SBB", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Integer Subtraction with Borrow */ },
	{ .opcode1=0x19, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="SBB", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Integer Subtraction with Borrow */ },
	{ .opcode1=0x1A, .reg_op=F_MODRM, .mnemonic="SBB", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Integer Subtraction with Borrow */ },
	{ .opcode1=0x1B, .reg_op=F_MODRM, .mnemonic="SBB", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Integer Subtraction with Borrow */ },
	{ .opcode1=0x1C, .mnemonic="SBB", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Integer Subtraction with Borrow */ },
	{ .opcode1=0x1D, .mnemonic="SBB", .op={ {.reg="rAX", }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Integer Subtraction with Borrow */ },
	{ .opcode1=0x1E, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x1F, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x20, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="AND", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .opcode1=0x21, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="AND", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .opcode1=0x22, .reg_op=F_MODRM, .mnemonic="AND", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .opcode1=0x23, .reg_op=F_MODRM, .mnemonic="AND", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .opcode1=0x24, .mnemonic="AND", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .opcode1=0x25, .mnemonic="AND", .op={ {.reg="rAX", }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .prefix=0x26,  .m=MODOP_E,/* mnemo - null */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Null Prefix in 64-bit Mode */ },
	{ .opcode1=0x27, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x28, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="SUB", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0x29, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="SUB", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0x2A, .reg_op=F_MODRM, .mnemonic="SUB", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0x2B, .reg_op=F_MODRM, .mnemonic="SUB", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0x2C, .mnemonic="SUB", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0x2D, .mnemonic="SUB", .op={ {.reg="rAX", }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .prefix=0x2E,  .m=MODOP_E,/* mnemo - null */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Null Prefix in 64-bit Mode */ },
	{ .opcode1=0x2F, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x30, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="XOR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .opcode1=0x31, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="XOR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .opcode1=0x32, .reg_op=F_MODRM, .mnemonic="XOR", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .opcode1=0x33, .reg_op=F_MODRM, .mnemonic="XOR", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .opcode1=0x34, .mnemonic="XOR", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .opcode1=0x35, .mnemonic="XOR", .op={ {.reg="rAX", }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .prefix=0x36,  .m=MODOP_E,/* mnemo - null */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Null Prefix in 64-bit Mode */ },
	{ .opcode1=0x37, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x38, .reg_op=F_MODRM, .mnemonic="CMP", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Compare Two Operands */ },
	{ .opcode1=0x39, .reg_op=F_MODRM, .mnemonic="CMP", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Compare Two Operands */ },
	{ .opcode1=0x3A, .reg_op=F_MODRM, .mnemonic="CMP", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Compare Two Operands */ },
	{ .opcode1=0x3B, .reg_op=F_MODRM, .mnemonic="CMP", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Compare Two Operands */ },
	{ .opcode1=0x3C, .mnemonic="CMP", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Compare Two Operands */ },
	{ .opcode1=0x3D, .mnemonic="CMP", .op={ {.reg="rAX", }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Compare Two Operands */ },
	{ .prefix=0x3E,  .m=MODOP_E,/* mnemo - null */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Null Prefix in 64-bit Mode */ },
	{ .opcode1=0x3F, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .prefix=0x40,  .m=MODOP_E,.mnemonic="REX", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Access to new 8-bit registers */ },
	{ .prefix=0x41,  .m=MODOP_E,.mnemonic="REX.B", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Extension of r/m field, base field, or opcode reg field */ },
	{ .prefix=0x42,  .m=MODOP_E,.mnemonic="REX.X", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Extension of SIB index field */ },
	{ .prefix=0x43,  .m=MODOP_E,.mnemonic="REX.XB", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.X and REX.B combination */ },
	{ .prefix=0x44,  .m=MODOP_E,.mnemonic="REX.R", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Extension of ModR/M reg field */ },
	{ .prefix=0x45,  .m=MODOP_E,.mnemonic="REX.RB", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.R and REX.B combination */ },
	{ .prefix=0x46,  .m=MODOP_E,.mnemonic="REX.RX", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.R and REX.X combination */ },
	{ .prefix=0x47,  .m=MODOP_E,.mnemonic="REX.RXB", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.R, REX.X and REX.B combination */ },
	{ .prefix=0x48,  .m=MODOP_E,.mnemonic="REX.W", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=64 Bit Operand Size */ },
	{ .prefix=0x49,  .m=MODOP_E,.mnemonic="REX.WB", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.W and REX.B combination */ },
	{ .prefix=0x4A,  .m=MODOP_E,.mnemonic="REX.WX", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.W and REX.X combination */ },
	{ .prefix=0x4B,  .m=MODOP_E,.mnemonic="REX.WXB", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.W, REX.X and REX.B combination */ },
	{ .prefix=0x4C,  .m=MODOP_E,.mnemonic="REX.WR", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.W and REX.R combination */ },
	{ .prefix=0x4D,  .m=MODOP_E,.mnemonic="REX.WRB", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.W, REX.R and REX.B combination */ },
	{ .prefix=0x4E,  .m=MODOP_E,.mnemonic="REX.WRX", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.W, REX.R and REX.X combination */ },
	{ .prefix=0x4F,  .m=MODOP_E,.mnemonic="REX.WRXB", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=REX.W, REX.R, REX.X and REX.B combination */ },
	{ .opcode1=0x50, .m=MODOP_E, .flds="+r", .mnemonic="PUSH", .op={ {.f=F_ADDR_Z | F_OPERAND_VQ, }, 0, 0, 0, }, /* DESCRIPTION=Push Word, Doubleword or Quadword Onto the Stack */ },
	{ .opcode1=0x58, .m=MODOP_E, .flds="+r", .mnemonic="POP", .op={ {.f=F_ADDR_Z | F_OPERAND_VQ, }, 0, 0, 0, }, /* DESCRIPTION=Pop a Value from the Stack */ },
	{ .opcode1=0x60, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x61, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x62, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x63, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="MOVSXD", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_E | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Move with Sign-Extension */ },
	{ .prefix=0x64, .mnemonic="FS", .op={ {.reg="FS", }, 0, 0, 0, }, /* DESCRIPTION=FS segment override prefix */ },
	{ .prefix=0x65, .mnemonic="GS", .op={ {.reg="GS", }, 0, 0, 0, }, /* DESCRIPTION=GS segment override prefix */ },
	{ .prefix=0x66, /* mnemo - no mnemonic */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Operand-size override prefix */ },
	{ .prefix=0x66, /* mnemo - no mnemonic */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Precision-size override prefix */ },
	{ .prefix=0x67, /* mnemo - no mnemonic */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Address-size override prefix */ },
	{ .opcode1=0x68, .mnemonic="PUSH", .op={ {.f=F_ADDR_I | F_OPERAND_VS, }, 0, 0, 0, }, /* DESCRIPTION=Push Word, Doubleword or Quadword Onto the Stack */ },
	{ .opcode1=0x69, .reg_op=F_MODRM, .mnemonic="IMUL", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, }, /* DESCRIPTION=Signed Multiply */ },
	{ .opcode1=0x6A, .mnemonic="PUSH", .op={ {.f=F_ADDR_I | F_OPERAND_BSS, }, 0, 0, 0, }, /* DESCRIPTION=Push Word, Doubleword or Quadword Onto the Stack */ },
	{ .opcode1=0x6B, .reg_op=F_MODRM, .mnemonic="IMUL", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_BS, }, 0, }, /* DESCRIPTION=Signed Multiply */ },
	{ .opcode1=0x6C, .ops=(struct instr_ops[2]){ { .mnemonic="INS", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.reg="DX", }, 0, 0, },  }, { .mnemonic="INSB", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.reg="DX", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Input from Port to String */ },
	{ .opcode1=0x6D, .ops=(struct instr_ops[2]){ { .mnemonic="INS", .op={ {.f=F_ADDR_Y | F_OPERAND_WO, }, {.reg="DX", }, 0, 0, },  }, { .mnemonic="INSW", .op={ {.f=F_ADDR_Y | F_OPERAND_WO, }, {.reg="DX", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Input from Port to String */ },
	{ .opcode1=0x6D, .ops=(struct instr_ops[2]){ { .mnemonic="INS", .op={ {.f=F_ADDR_Y | F_OPERAND_V, }, {.reg="DX", }, 0, 0, },  }, { .mnemonic="INSD", .op={ {.f=F_ADDR_Y | F_OPERAND_DO, }, {.reg="DX", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Input from Port to String */ },
	{ .opcode1=0x6E, .ops=(struct instr_ops[2]){ { .mnemonic="OUTS", .op={ {.reg="DX", }, {.f=F_ADDR_X | F_OPERAND_B, }, 0, 0, },  }, { .mnemonic="OUTSB", .op={ {.reg="DX", }, {.f=F_ADDR_X | F_OPERAND_B, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Output String to Port */ },
	{ .opcode1=0x6F, .ops=(struct instr_ops[2]){ { .mnemonic="OUTS", .op={ {.reg="DX", }, {.f=F_ADDR_X | F_OPERAND_WO, }, 0, 0, },  }, { .mnemonic="OUTSW", .op={ {.reg="DX", }, {.f=F_ADDR_X | F_OPERAND_WO, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Output String to Port */ },
	{ .opcode1=0x6F, .ops=(struct instr_ops[2]){ { .mnemonic="OUTS", .op={ {.reg="DX", }, {.f=F_ADDR_X | F_OPERAND_V, }, 0, 0, },  }, { .mnemonic="OUTSD", .op={ {.reg="DX", }, {.f=F_ADDR_X | F_OPERAND_DO, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Output String to Port */ },
	{ .opcode1=0x70, .mnemonic="JO", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, }, /* DESCRIPTION=Jump short if overflow (OF=1) */ },
	{ .opcode1=0x71, .mnemonic="JNO", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, }, /* DESCRIPTION=Jump short if not overflow (OF=0) */ },
	{ .opcode1=0x72, .ops=(struct instr_ops[3]){ { .mnemonic="JB", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JNAE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JC", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Jump short if below/not above or equal/carry (CF=1) */ },
	{ .opcode1=0x73, .ops=(struct instr_ops[3]){ { .mnemonic="JNB", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JAE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JNC", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Jump short if not below/above or equal/not carry (CF=0) */ },
	{ .opcode1=0x74, .ops=(struct instr_ops[2]){ { .mnemonic="JZ", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if zero/equal (ZF=1) */ },
	{ .opcode1=0x75, .ops=(struct instr_ops[2]){ { .mnemonic="JNZ", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JNE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if not zero/not equal (ZF=0) */ },
	{ .opcode1=0x76, .ops=(struct instr_ops[2]){ { .mnemonic="JBE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JNA", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if below or equal/not above (CF=1 OR ZF=1) */ },
	{ .opcode1=0x77, .ops=(struct instr_ops[2]){ { .mnemonic="JNBE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JA", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if not below or equal/above (CF=0 AND ZF=0) */ },
	{ .opcode1=0x78, .mnemonic="JS", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, }, /* DESCRIPTION=Jump short if sign (SF=1) */ },
	{ .opcode1=0x79, .mnemonic="JNS", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, }, /* DESCRIPTION=Jump short if not sign (SF=0) */ },
	{ .opcode1=0x7A, .ops=(struct instr_ops[2]){ { .mnemonic="JP", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JPE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if parity/parity even (PF=1) */ },
	{ .opcode1=0x7B, .ops=(struct instr_ops[2]){ { .mnemonic="JNP", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JPO", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if not parity/parity odd (PF=0) */ },
	{ .opcode1=0x7C, .ops=(struct instr_ops[2]){ { .mnemonic="JL", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JNGE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if less/not greater (SF!=OF) */ },
	{ .opcode1=0x7D, .ops=(struct instr_ops[2]){ { .mnemonic="JNL", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JGE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if not less/greater or equal (SF=OF) */ },
	{ .opcode1=0x7E, .ops=(struct instr_ops[2]){ { .mnemonic="JLE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JNG", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if less or equal/not greater ((ZF=1) OR (SF!=OF)) */ },
	{ .opcode1=0x7F, .ops=(struct instr_ops[2]){ { .mnemonic="JNLE", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  }, { .mnemonic="JG", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if not less nor equal/greater ((ZF=0) AND (SF=OF)) */ },
	{ .opcode1=0x80, .reg_op=0xb0, .x=X_LOCK, .mnemonic="ADD", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0x80, .reg_op=1, .x=X_LOCK, .mnemonic="OR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Inclusive OR */ },
	{ .opcode1=0x80, .reg_op=2, .x=X_LOCK, .mnemonic="ADC", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Add with Carry */ },
	{ .opcode1=0x80, .reg_op=3, .x=X_LOCK, .mnemonic="SBB", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Integer Subtraction with Borrow */ },
	{ .opcode1=0x80, .reg_op=4, .x=X_LOCK, .mnemonic="AND", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .opcode1=0x80, .reg_op=5, .x=X_LOCK, .mnemonic="SUB", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0x80, .reg_op=6, .x=X_LOCK, .mnemonic="XOR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .opcode1=0x80, .reg_op=7, .mnemonic="CMP", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Compare Two Operands */ },
	{ .opcode1=0x81, .reg_op=0xb0, .x=X_LOCK, .mnemonic="ADD", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0x81, .reg_op=1, .x=X_LOCK, .mnemonic="OR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Logical Inclusive OR */ },
	{ .opcode1=0x81, .reg_op=2, .x=X_LOCK, .mnemonic="ADC", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Add with Carry */ },
	{ .opcode1=0x81, .reg_op=3, .x=X_LOCK, .mnemonic="SBB", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Integer Subtraction with Borrow */ },
	{ .opcode1=0x81, .reg_op=4, .x=X_LOCK, .mnemonic="AND", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .opcode1=0x81, .reg_op=5, .x=X_LOCK, .mnemonic="SUB", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0x81, .reg_op=6, .x=X_LOCK, .mnemonic="XOR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .opcode1=0x81, .reg_op=7, .mnemonic="CMP", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Compare Two Operands */ },
	{ .opcode1=0x82, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x83, .reg_op=0xb0, .x=X_LOCK, .mnemonic="ADD", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_BS, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0x83, .reg_op=1, .x=X_LOCK, .mnemonic="OR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_BS, }, 0, 0, }, /* DESCRIPTION=Logical Inclusive OR */ },
	{ .opcode1=0x83, .reg_op=2, .x=X_LOCK, .mnemonic="ADC", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_BS, }, 0, 0, }, /* DESCRIPTION=Add with Carry */ },
	{ .opcode1=0x83, .reg_op=3, .x=X_LOCK, .mnemonic="SBB", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_BS, }, 0, 0, }, /* DESCRIPTION=Integer Subtraction with Borrow */ },
	{ .opcode1=0x83, .reg_op=4, .x=X_LOCK, .mnemonic="AND", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_BS, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .opcode1=0x83, .reg_op=5, .x=X_LOCK, .mnemonic="SUB", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_BS, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0x83, .reg_op=6, .x=X_LOCK, .mnemonic="XOR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_BS, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .opcode1=0x83, .reg_op=7, .mnemonic="CMP", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_BS, }, 0, 0, }, /* DESCRIPTION=Compare Two Operands */ },
	{ .opcode1=0x84, .reg_op=F_MODRM, .mnemonic="TEST", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Compare */ },
	{ .opcode1=0x85, .reg_op=F_MODRM, .mnemonic="TEST", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Logical Compare */ },
	{ .opcode1=0x86, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="XCHG", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Exchange Register/Memory with Register */ },
	{ .opcode1=0x87, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="XCHG", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Exchange Register/Memory with Register */ },
	{ .opcode1=0x88, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0x89, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0x8A, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_G | F_OPERAND_B, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0x8B, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0x8C, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="MOV", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, {.f=F_ADDR_S | F_OPERAND_W, }, 0, 0, },  }, { .mnemonic="MOV", .op={ {.f=F_ADDR_R | F_OPERAND_VQP, }, {.f=F_ADDR_S | F_OPERAND_W, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Move */ },
	{ .opcode1=0x8D, .reg_op=F_MODRM, .mnemonic="LEA", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_M | 0x0}, 0, 0, }, /* DESCRIPTION=Load Effective Address */ },
	{ .opcode1=0x8E, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_S | F_OPERAND_W, }, {.f=F_ADDR_E | F_OPERAND_W, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0x8F, .reg_op=0xb0, .mnemonic="POP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Pop a Value from the Stack */ },
	{ .opcode1=0x8F, .m=MODOP_E, .reg_op=0xb0, .mnemonic="POP", .op={ {.f=F_ADDR_E | F_OPERAND_VQ, }, 0, 0, 0, }, /* DESCRIPTION=Pop a Value from the Stack */ },
	{ .opcode1=0x90, .flds="+r", .mnemonic="XCHG", .op={ {.f=F_ADDR_Z | F_OPERAND_VQP, }, {.reg="rAX", }, 0, 0, }, /* DESCRIPTION=Exchange Register/Memory with Register */ },
	{ .opcode1=0x90, .mnemonic="NOP", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=No Operation */ },
	{ .prefix=0xF3, .opcode1=0x90, .mnemonic="PAUSE", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Spin Loop Hint */ },
	{ .opcode1=0x98, .m=MODOP_E, .ops=(struct instr_ops[3]){ { .mnemonic="CBW", .op={ {.reg="AX", }, {.reg="AL", }, 0, 0, },  }, { .mnemonic="CWDE", .op={ {.reg="EAX", }, {.reg="AX", }, 0, 0, },  }, { .mnemonic="CDQE", .op={ {.reg="RAX", }, {.reg="EAX", }, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Convert */ },
	{ .opcode1=0x99, .m=MODOP_E, .ops=(struct instr_ops[3]){ { .mnemonic="CWD", .op={ {.reg="DX", }, {.reg="AX", }, 0, 0, },  }, { .mnemonic="CDQ", .op={ {.reg="EDX", }, {.reg="EAX", }, 0, 0, },  }, { .mnemonic="CQO", .op={ {.reg="RDX", }, {.reg="RAX", }, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Convert */ },
	{ .opcode1=0x9A, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0x9B, .ops=(struct instr_ops[2]){ { .mnemonic="FWAIT", .op={ 0, 0, 0, 0, },  }, { .mnemonic="WAIT", .op={ 0, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Check pending unmasked floating-point exceptions */ },
	{ .prefix=0x9B, /* mnemo - no mnemonic */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Wait Prefix */ },
	{ .opcode1=0x9C, .m=MODOP_E, .ops=(struct instr_ops[2]){ { .mnemonic="PUSHF", .op={ {.f=F_ADDR_F | F_OPERAND_WS, }, 0, 0, 0, },  }, { .mnemonic="PUSHFQ", .op={ {.f=F_ADDR_F | F_OPERAND_QS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Push rFLAGS Register onto the Stack */ },
	{ .opcode1=0x9D, .m=MODOP_E, .ops=(struct instr_ops[2]){ { .mnemonic="POPF", .op={ {.f=F_ADDR_F | F_OPERAND_WS, }, 0, 0, 0, },  }, { .mnemonic="POPFQ", .op={ {.f=F_ADDR_F | F_OPERAND_QS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Pop Stack into rFLAGS Register */ },
	{ .opcode1=0x9E, .mnemonic="SAHF", .op={ {.reg="AH", }, 0, 0, 0, }, /* DESCRIPTION=Store AH into Flags */ },
	{ .opcode1=0x9F, .mnemonic="LAHF", .op={ {.reg="AH", }, 0, 0, 0, }, /* DESCRIPTION=Load Status Flags into AH Register */ },
	{ .opcode1=0xA0, .mnemonic="MOV", .op={ {.reg="AL", }, {.f=F_ADDR_O | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0xA1, .mnemonic="MOV", .op={ {.reg="rAX", }, {.f=F_ADDR_O | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0xA2, .mnemonic="MOV", .op={ {.f=F_ADDR_O | F_OPERAND_B, }, {.reg="AL", }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0xA3, .mnemonic="MOV", .op={ {.f=F_ADDR_O | F_OPERAND_VQP, }, {.reg="rAX", }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0xA4, .ops=(struct instr_ops[2]){ { .mnemonic="MOVS", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.f=F_ADDR_X | F_OPERAND_B, }, 0, 0, },  }, { .mnemonic="MOVSB", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.f=F_ADDR_X | F_OPERAND_B, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Move Data from String to String */ },
	{ .opcode1=0xA5, .m=MODOP_E, .ops=(struct instr_ops[4]){ { .mnemonic="MOVS", .op={ {.f=F_ADDR_Y | F_OPERAND_VQP, }, {.f=F_ADDR_X | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="MOVSW", .op={ {.f=F_ADDR_Y | F_OPERAND_WO, }, {.f=F_ADDR_X | F_OPERAND_WO, }, 0, 0, },  }, { .mnemonic="MOVSD", .op={ {.f=F_ADDR_Y | F_OPERAND_DO, }, {.f=F_ADDR_X | F_OPERAND_DO, }, 0, 0, },  }, { .mnemonic="MOVSQ", .op={ {.f=F_ADDR_Y | F_OPERAND_QP, }, {.f=F_ADDR_X | F_OPERAND_QP, }, 0, 0, },  } }, .ops_count=4, /* DESCRIPTION=Move Data from String to String */ },
	{ .opcode1=0xA6, .ops=(struct instr_ops[2]){ { .mnemonic="CMPS", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.f=F_ADDR_X | F_OPERAND_B, }, 0, 0, },  }, { .mnemonic="CMPSB", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.f=F_ADDR_X | F_OPERAND_B, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Compare String Operands */ },
	{ .opcode1=0xA7, .m=MODOP_E, .ops=(struct instr_ops[4]){ { .mnemonic="CMPS", .op={ {.f=F_ADDR_Y | F_OPERAND_VQP, }, {.f=F_ADDR_X | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMPSW", .op={ {.f=F_ADDR_Y | F_OPERAND_WO, }, {.f=F_ADDR_X | F_OPERAND_WO, }, 0, 0, },  }, { .mnemonic="CMPSD", .op={ {.f=F_ADDR_Y | F_OPERAND_DO, }, {.f=F_ADDR_X | F_OPERAND_DO, }, 0, 0, },  }, { .mnemonic="CMPSQ", .op={ {.f=F_ADDR_Y | F_OPERAND_QP, }, {.f=F_ADDR_X | F_OPERAND_QP, }, 0, 0, },  } }, .ops_count=4, /* DESCRIPTION=Compare String Operands */ },
	{ .opcode1=0xA8, .mnemonic="TEST", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Compare */ },
	{ .opcode1=0xA9, .mnemonic="TEST", .op={ {.reg="rAX", }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Logical Compare */ },
	{ .opcode1=0xAA, .ops=(struct instr_ops[2]){ { .mnemonic="STOS", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.reg="AL", }, 0, 0, },  }, { .mnemonic="STOSB", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.reg="AL", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Store String */ },
	{ .opcode1=0xAB, .m=MODOP_E, .ops=(struct instr_ops[4]){ { .mnemonic="STOS", .op={ {.f=F_ADDR_Y | F_OPERAND_VQP, }, {.reg="rAX", }, 0, 0, },  }, { .mnemonic="STOSW", .op={ {.f=F_ADDR_Y | F_OPERAND_WO, }, {.reg="AX", }, 0, 0, },  }, { .mnemonic="STOSD", .op={ {.f=F_ADDR_Y | F_OPERAND_DO, }, {.reg="EAX", }, 0, 0, },  }, { .mnemonic="STOSQ", .op={ {.f=F_ADDR_Y | F_OPERAND_QP, }, {.reg="RAX", }, 0, 0, },  } }, .ops_count=4, /* DESCRIPTION=Store String */ },
	{ .opcode1=0xAC, .ops=(struct instr_ops[2]){ { .mnemonic="LODS", .op={ {.reg="AL", }, {.f=F_ADDR_X | F_OPERAND_B, }, 0, 0, },  }, { .mnemonic="LODSB", .op={ {.reg="AL", }, {.f=F_ADDR_X | F_OPERAND_B, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Load String */ },
	{ .opcode1=0xAD, .m=MODOP_E, .ops=(struct instr_ops[4]){ { .mnemonic="LODS", .op={ {.reg="rAX", }, {.f=F_ADDR_X | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="LODSW", .op={ {.reg="AX", }, {.f=F_ADDR_X | F_OPERAND_WO, }, 0, 0, },  }, { .mnemonic="LODSD", .op={ {.reg="EAX", }, {.f=F_ADDR_X | F_OPERAND_DO, }, 0, 0, },  }, { .mnemonic="LODSQ", .op={ {.reg="RAX", }, {.f=F_ADDR_X | F_OPERAND_QP, }, 0, 0, },  } }, .ops_count=4, /* DESCRIPTION=Load String */ },
	{ .opcode1=0xAE, .ops=(struct instr_ops[2]){ { .mnemonic="SCAS", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.reg="AL", }, 0, 0, },  }, { .mnemonic="SCASB", .op={ {.f=F_ADDR_Y | F_OPERAND_B, }, {.reg="AL", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Scan String */ },
	{ .opcode1=0xAF, .m=MODOP_E, .ops=(struct instr_ops[4]){ { .mnemonic="SCAS", .op={ {.f=F_ADDR_Y | F_OPERAND_VQP, }, {.reg="rAX", }, 0, 0, },  }, { .mnemonic="SCASW", .op={ {.f=F_ADDR_Y | F_OPERAND_WO, }, {.reg="AX", }, 0, 0, },  }, { .mnemonic="SCASD", .op={ {.f=F_ADDR_Y | F_OPERAND_DO, }, {.reg="EAX", }, 0, 0, },  }, { .mnemonic="SCASQ", .op={ {.f=F_ADDR_Y | F_OPERAND_QP, }, {.reg="RAX", }, 0, 0, },  } }, .ops_count=4, /* DESCRIPTION=Scan String */ },
	{ .opcode1=0xB0, .flds="+r", .mnemonic="MOV", .op={ {.f=F_ADDR_Z | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0xB8, .flds="+r", .mnemonic="MOV", .op={ {.f=F_ADDR_Z | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0xC0, .reg_op=0xb0, .mnemonic="ROL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xC0, .reg_op=1, .mnemonic="ROR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xC0, .reg_op=2, .mnemonic="RCL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xC0, .reg_op=3, .mnemonic="RCR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xC0, .reg_op=4, .ops=(struct instr_ops[2]){ { .mnemonic="SHL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, },  }, { .mnemonic="SAL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xC0, .reg_op=5, .mnemonic="SHR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xC0, .reg_op=6, .ops=(struct instr_ops[2]){ { .mnemonic="SAL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, },  }, { .mnemonic="SHL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xC0, .reg_op=7, .mnemonic="SAR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xC1, .reg_op=0xb0, .mnemonic="ROL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xC1, .reg_op=1, .mnemonic="ROR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xC1, .reg_op=2, .mnemonic="RCL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xC1, .reg_op=3, .mnemonic="RCR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xC1, .reg_op=4, .ops=(struct instr_ops[2]){ { .mnemonic="SHL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, },  }, { .mnemonic="SAL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xC1, .reg_op=5, .mnemonic="SHR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xC1, .reg_op=6, .ops=(struct instr_ops[2]){ { .mnemonic="SAL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, },  }, { .mnemonic="SHL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xC1, .reg_op=7, .mnemonic="SAR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xC2, .mnemonic="RETN", .op={ {.f=F_ADDR_I | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Return from procedure */ },
	{ .opcode1=0xC3, .mnemonic="RETN", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Return from procedure */ },
	{ .opcode1=0xC4, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0xC5, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0xC6, .reg_op=0xb0, .mnemonic="MOV", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0xC7, .reg_op=0xb0, .mnemonic="MOV", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Move */ },
	{ .opcode1=0xC8, .m=MODOP_E, .mnemonic="ENTER", .op={ {.reg="rBP", }, {.f=F_ADDR_I | F_OPERAND_W, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Make Stack Frame for Procedure Parameters */ },
	{ .opcode1=0xC9, .m=MODOP_E, .mnemonic="LEAVE", .op={ {.reg="rBP", }, 0, 0, 0, }, /* DESCRIPTION=High Level Procedure Exit */ },
	{ .opcode1=0xCA, .mnemonic="RETF", .op={ {.f=F_ADDR_I | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Return from procedure */ },
	{ .opcode1=0xCB, .mnemonic="RETF", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Return from procedure */ },
	{ .opcode1=0xCC, .mnemonic="INT", .alias=true, .op={ {.v=3, }, {.f=F_ADDR_F | F_OPERAND_V, }, 0, 0, }, /* DESCRIPTION=Call to Interrupt Procedure */ },
	{ .opcode1=0xCD, .mnemonic="INT", .op={ {.f=F_ADDR_I | F_OPERAND_B, }, {.f=F_ADDR_F | F_OPERAND_V, }, 0, 0, }, /* DESCRIPTION=Call to Interrupt Procedure */ },
	{ .opcode1=0xCE, .mnemonic="INTO", .op={ {.f=F_ADDR_F | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Call to Interrupt Procedure */ },
	{ .opcode1=0xCF, .m=MODOP_E, .ops=(struct instr_ops[3]){ { .mnemonic="IRET", .op={ {.f=F_ADDR_F | F_OPERAND_WO, }, 0, 0, 0, },  }, { .mnemonic="IRETD", .op={ {.f=F_ADDR_F | F_OPERAND_DO, }, 0, 0, 0, },  }, { .mnemonic="IRETQ", .op={ {.f=F_ADDR_F | F_OPERAND_QP, }, 0, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Interrupt Return */ },
	{ .opcode1=0xD0, .reg_op=0xb0, .mnemonic="ROL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD0, .reg_op=1, .mnemonic="ROR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD0, .reg_op=2, .mnemonic="RCL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD0, .reg_op=3, .mnemonic="RCR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD0, .reg_op=4, .ops=(struct instr_ops[2]){ { .mnemonic="SHL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, },  }, { .mnemonic="SAL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD0, .reg_op=5, .mnemonic="SHR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD0, .reg_op=6, .ops=(struct instr_ops[2]){ { .mnemonic="SAL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, },  }, { .mnemonic="SHL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD0, .reg_op=7, .mnemonic="SAR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD1, .reg_op=0xb0, .mnemonic="ROL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD1, .reg_op=1, .mnemonic="ROR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD1, .reg_op=2, .mnemonic="RCL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD1, .reg_op=3, .mnemonic="RCR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD1, .reg_op=4, .ops=(struct instr_ops[2]){ { .mnemonic="SHL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, },  }, { .mnemonic="SAL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD1, .reg_op=5, .mnemonic="SHR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD1, .reg_op=6, .ops=(struct instr_ops[2]){ { .mnemonic="SAL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, },  }, { .mnemonic="SHL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD1, .reg_op=7, .mnemonic="SAR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.v=1, }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD2, .reg_op=0xb0, .mnemonic="ROL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD2, .reg_op=1, .mnemonic="ROR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD2, .reg_op=2, .mnemonic="RCL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD2, .reg_op=3, .mnemonic="RCR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD2, .reg_op=4, .ops=(struct instr_ops[2]){ { .mnemonic="SHL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, },  }, { .mnemonic="SAL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD2, .reg_op=5, .mnemonic="SHR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD2, .reg_op=6, .ops=(struct instr_ops[2]){ { .mnemonic="SAL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, },  }, { .mnemonic="SHL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD2, .reg_op=7, .mnemonic="SAR", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD3, .reg_op=0xb0, .mnemonic="ROL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD3, .reg_op=1, .mnemonic="ROR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD3, .reg_op=2, .mnemonic="RCL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD3, .reg_op=3, .mnemonic="RCR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Rotate */ },
	{ .opcode1=0xD3, .reg_op=4, .ops=(struct instr_ops[2]){ { .mnemonic="SHL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, },  }, { .mnemonic="SAL", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD3, .reg_op=5, .mnemonic="SHR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD3, .reg_op=6, .ops=(struct instr_ops[2]){ { .mnemonic="SAL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, },  }, { .mnemonic="SHL", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD3, .reg_op=7, .mnemonic="SAR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="CL", }, 0, 0, }, /* DESCRIPTION=Shift */ },
	{ .opcode1=0xD4, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0xD5, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0xD6, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0xD7, .ops=(struct instr_ops[2]){ { .mnemonic="XLAT", .op={ {.reg="AL", }, {.f=F_ADDR_BB | F_OPERAND_B, }, 0, 0, },  }, { .mnemonic="XLATB", .op={ {.reg="AL", }, {.f=F_ADDR_BB | F_OPERAND_B, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Table Look-up Translation */ },
	{ .opcode1=0xD8, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="FADD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_SR, }, 0, 0, },  }, { .mnemonic="FADD", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Add */ },
	{ .opcode1=0xD8, .reg_op=1, .ops=(struct instr_ops[2]){ { .mnemonic="FMUL", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_SR, }, 0, 0, },  }, { .mnemonic="FMUL", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Multiply */ },
	{ .opcode1=0xD8, .reg_op=2, .mnemonic="FCOM", .op={ {.reg="ST", }, {.f=F_ADDR_ES | F_OPERAND_SR, }, 0, 0, }, /* DESCRIPTION=Compare Real */ },
	{ .opcode1=0xD8, .opcode2=0xD1, .reg_op=2, .mnemonic="FCOM", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=Compare Real */ },
	{ .opcode1=0xD8, .reg_op=3, .x=X_FPU_POP, .mnemonic="FCOMP", .op={ {.reg="ST", }, {.f=F_ADDR_ES | F_OPERAND_SR, }, 0, 0, }, /* DESCRIPTION=Compare Real and Pop */ },
	{ .opcode1=0xD8, .opcode2=0xD9, .reg_op=3, .x=X_FPU_POP, .mnemonic="FCOMP", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=Compare Real and Pop */ },
	{ .opcode1=0xD8, .reg_op=4, .ops=(struct instr_ops[2]){ { .mnemonic="FSUB", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_SR, }, 0, 0, },  }, { .mnemonic="FSUB", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0xD8, .reg_op=5, .ops=(struct instr_ops[2]){ { .mnemonic="FSUBR", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_SR, }, 0, 0, },  }, { .mnemonic="FSUBR", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Reverse Subtract */ },
	{ .opcode1=0xD8, .reg_op=6, .ops=(struct instr_ops[2]){ { .mnemonic="FDIV", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_SR, }, 0, 0, },  }, { .mnemonic="FDIV", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Divide */ },
	{ .opcode1=0xD8, .reg_op=7, .ops=(struct instr_ops[2]){ { .mnemonic="FDIVR", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_SR, }, 0, 0, },  }, { .mnemonic="FDIVR", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Reverse Divide */ },
	{ .opcode1=0xD9, .reg_op=0xb0, .x=X_FPU_PUSH, .mnemonic="FLD", .op={ {.reg="ST", }, {.f=F_ADDR_ES | F_OPERAND_SR, }, 0, 0, }, /* DESCRIPTION=Load Floating Point Value */ },
	{ .opcode1=0xD9, .reg_op=1, .mnemonic="FXCH", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Exchange Register Contents */ },
	{ .opcode1=0xD9, .opcode2=0xC9, .reg_op=1, .mnemonic="FXCH", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=Exchange Register Contents */ },
	{ .opcode1=0xD9, .reg_op=2, .mnemonic="FST", .op={ {.f=F_ADDR_M | F_OPERAND_SR, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value */ },
	{ .opcode1=0xD9, .opcode2=0xD0, .reg_op=2, .mnemonic="FNOP", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=No Operation */ },
	{ .opcode1=0xD9, .reg_op=3, .x=X_FPU_POP, .mnemonic="FSTP", .op={ {.f=F_ADDR_M | F_OPERAND_SR, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value and Pop */ },
	{ .opcode1=0xD9, .reg_op=3, .x=X_FPU_POP, .mnemonic="FSTP1", .alias=true, .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value and Pop */ },
	{ .opcode1=0xD9, .reg_op=4, .mnemonic="FLDENV", .op={ {.f=F_ADDR_M | F_OPERAND_E, }, 0, 0, 0, }, /* DESCRIPTION=Load x87 FPU Environment */ },
	{ .opcode1=0xD9, .opcode2=0xE0, .reg_op=4, .mnemonic="FCHS", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Change Sign */ },
	{ .opcode1=0xD9, .opcode2=0xE1, .reg_op=4, .mnemonic="FABS", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Absolute Value */ },
	{ .opcode1=0xD9, .opcode2=0xE4, .reg_op=4, .mnemonic="FTST", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Test */ },
	{ .opcode1=0xD9, .opcode2=0xE5, .reg_op=4, .mnemonic="FXAM", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Examine */ },
	{ .opcode1=0xD9, .reg_op=5, .mnemonic="FLDCW", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Load x87 FPU Control Word */ },
	{ .opcode1=0xD9, .opcode2=0xE8, .reg_op=5, .x=X_FPU_PUSH, .mnemonic="FLD1", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Load Constant +1.0 */ },
	{ .opcode1=0xD9, .opcode2=0xE9, .reg_op=5, .x=X_FPU_PUSH, .mnemonic="FLDL2T", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Load Constant log210 */ },
	{ .opcode1=0xD9, .opcode2=0xEA, .reg_op=5, .x=X_FPU_PUSH, .mnemonic="FLDL2E", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Load Constant log2e */ },
	{ .opcode1=0xD9, .opcode2=0xEB, .reg_op=5, .x=X_FPU_PUSH, .mnemonic="FLDPI", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Load Constant π */ },
	{ .opcode1=0xD9, .opcode2=0xEC, .reg_op=5, .x=X_FPU_PUSH, .mnemonic="FLDLG2", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Load Constant log102 */ },
	{ .opcode1=0xD9, .opcode2=0xED, .reg_op=5, .x=X_FPU_PUSH, .mnemonic="FLDLN2", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Load Constant loge2 */ },
	{ .opcode1=0xD9, .opcode2=0xEE, .reg_op=5, .x=X_FPU_PUSH, .mnemonic="FLDZ", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Load Constant +0.0 */ },
	{ .opcode1=0xD9, .reg_op=6, .mnemonic="FNSTENV", .op={ {.f=F_ADDR_M | F_OPERAND_E, }, 0, 0, 0, }, /* DESCRIPTION=Store x87 FPU Environment */ },
	{ .prefix=0x9B, .opcode1=0xD9, .reg_op=6, .mnemonic="FSTENV", .op={ {.f=F_ADDR_M | F_OPERAND_E, }, 0, 0, 0, }, /* DESCRIPTION=Store x87 FPU Environment */ },
	{ .opcode1=0xD9, .opcode2=0xF0, .reg_op=6, .mnemonic="F2XM1", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Compute 2x-1 */ },
	{ .opcode1=0xD9, .opcode2=0xF1, .reg_op=6, .x=X_FPU_POP, .mnemonic="FYL2X", .op={ {.reg="ST1", }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Compute y × log2x and Pop */ },
	{ .opcode1=0xD9, .opcode2=0xF2, .reg_op=6, .x=X_FPU_PUSH, .mnemonic="FPTAN", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Partial Tangent */ },
	{ .opcode1=0xD9, .opcode2=0xF3, .reg_op=6, .x=X_FPU_POP, .mnemonic="FPATAN", .op={ {.reg="ST1", }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Partial Arctangent and Pop */ },
	{ .opcode1=0xD9, .opcode2=0xF4, .reg_op=6, .x=X_FPU_PUSH, .mnemonic="FXTRACT", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Extract Exponent and Significand */ },
	{ .opcode1=0xD9, .opcode2=0xF5, .reg_op=6, .mnemonic="FPREM1", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=IEEE Partial Remainder */ },
	{ .opcode1=0xD9, .opcode2=0xF6, .reg_op=6, .mnemonic="FDECSTP", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Decrement Stack-Top Pointer */ },
	{ .opcode1=0xD9, .opcode2=0xF7, .reg_op=6, .mnemonic="FINCSTP", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Increment Stack-Top Pointer */ },
	{ .opcode1=0xD9, .reg_op=7, .mnemonic="FNSTCW", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Store x87 FPU Control Word */ },
	{ .prefix=0x9B, .opcode1=0xD9, .reg_op=7, .mnemonic="FSTCW", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Store x87 FPU Control Word */ },
	{ .opcode1=0xD9, .opcode2=0xF8, .reg_op=7, .mnemonic="FPREM", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=Partial Remainder (for compatibility with i8087 and i287) */ },
	{ .opcode1=0xD9, .opcode2=0xF9, .reg_op=7, .x=X_FPU_POP, .mnemonic="FYL2XP1", .op={ {.reg="ST1", }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Compute y × log2(x+1) and Pop */ },
	{ .opcode1=0xD9, .opcode2=0xFA, .reg_op=7, .mnemonic="FSQRT", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Square Root */ },
	{ .opcode1=0xD9, .opcode2=0xFB, .reg_op=7, .x=X_FPU_PUSH, .mnemonic="FSINCOS", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Sine and Cosine */ },
	{ .opcode1=0xD9, .opcode2=0xFC, .reg_op=7, .mnemonic="FRNDINT", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Round to Integer */ },
	{ .opcode1=0xD9, .opcode2=0xFD, .reg_op=7, .mnemonic="FSCALE", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=Scale */ },
	{ .opcode1=0xD9, .opcode2=0xFE, .reg_op=7, .mnemonic="FSIN", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Sine */ },
	{ .opcode1=0xD9, .opcode2=0xFF, .reg_op=7, .mnemonic="FCOS", .op={ {.reg="ST", }, 0, 0, 0, }, /* DESCRIPTION=Cosine */ },
	{ .opcode1=0xDA, .reg_op=0xb0, .mnemonic="FIADD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DI, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0xDA, .reg_op=0xb0, .mnemonic="FCMOVB", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=FP Conditional Move - below (CF=1) */ },
	{ .opcode1=0xDA, .reg_op=1, .mnemonic="FIMUL", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DI, }, 0, 0, }, /* DESCRIPTION=Multiply */ },
	{ .opcode1=0xDA, .reg_op=1, .mnemonic="FCMOVE", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=FP Conditional Move - equal (ZF=1) */ },
	{ .opcode1=0xDA, .reg_op=2, .mnemonic="FICOM", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DI, }, 0, 0, }, /* DESCRIPTION=Compare Integer */ },
	{ .opcode1=0xDA, .reg_op=2, .mnemonic="FCMOVBE", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=FP Conditional Move - below or equal (CF=1 or ZF=1) */ },
	{ .opcode1=0xDA, .reg_op=3, .x=X_FPU_POP, .mnemonic="FICOMP", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DI, }, 0, 0, }, /* DESCRIPTION=Compare Integer and Pop */ },
	{ .opcode1=0xDA, .reg_op=3, .mnemonic="FCMOVU", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=FP Conditional Move - unordered (PF=1) */ },
	{ .opcode1=0xDA, .reg_op=4, .mnemonic="FISUB", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DI, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0xDA, .reg_op=5, .mnemonic="FISUBR", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DI, }, 0, 0, }, /* DESCRIPTION=Reverse Subtract */ },
	{ .opcode1=0xDA, .opcode2=0xE9, .reg_op=5, .x=X_FPU_POPOP, .mnemonic="FUCOMPP", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=Unordered Compare Floating Point Values and Pop Twice */ },
	{ .opcode1=0xDA, .reg_op=6, .mnemonic="FIDIV", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DI, }, 0, 0, }, /* DESCRIPTION=Divide */ },
	{ .opcode1=0xDA, .reg_op=7, .mnemonic="FIDIVR", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DI, }, 0, 0, }, /* DESCRIPTION=Reverse Divide */ },
	{ .opcode1=0xDB, .reg_op=0xb0, .x=X_FPU_PUSH, .mnemonic="FILD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DI, }, 0, 0, }, /* DESCRIPTION=Load Integer */ },
	{ .opcode1=0xDB, .reg_op=0xb0, .mnemonic="FCMOVNB", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=FP Conditional Move - not below (CF=0) */ },
	{ .opcode1=0xDB, .reg_op=1, .x=X_FPU_POP, .mnemonic="FISTTP", .op={ {.f=F_ADDR_M | F_OPERAND_DI, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Integer with Truncation and Pop */ },
	{ .opcode1=0xDB, .reg_op=1, .mnemonic="FCMOVNE", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=FP Conditional Move - not equal (ZF=0) */ },
	{ .opcode1=0xDB, .reg_op=2, .mnemonic="FIST", .op={ {.f=F_ADDR_M | F_OPERAND_DI, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Integer */ },
	{ .opcode1=0xDB, .reg_op=2, .mnemonic="FCMOVNBE", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=FP Conditional Move - below or equal (CF=0 and ZF=0) */ },
	{ .opcode1=0xDB, .reg_op=3, .x=X_FPU_POP, .mnemonic="FISTP", .op={ {.f=F_ADDR_M | F_OPERAND_DI, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Integer and Pop */ },
	{ .opcode1=0xDB, .reg_op=3, .mnemonic="FCMOVNU", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=FP Conditional Move - not unordered (PF=0) */ },
	{ .opcode1=0xDB, .opcode2=0xE0, .reg_op=4, .mnemonic="FNENI nop", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Treated as Integer NOP */ },
	{ .opcode1=0xDB, .opcode2=0xE1, .reg_op=4, .mnemonic="FNDISI nop", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Treated as Integer NOP */ },
	{ .opcode1=0xDB, .opcode2=0xE2, .reg_op=4, .mnemonic="FNCLEX", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Clear Exceptions */ },
	{ .prefix=0x9B, .opcode1=0xDB, .opcode2=0xE2, .reg_op=4, .mnemonic="FCLEX", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Clear Exceptions */ },
	{ .opcode1=0xDB, .opcode2=0xE3, .reg_op=4, .mnemonic="FNINIT", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Initialize Floating-Point Unit */ },
	{ .prefix=0x9B, .opcode1=0xDB, .opcode2=0xE3, .reg_op=4, .mnemonic="FINIT", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Initialize Floating-Point Unit */ },
	{ .opcode1=0xDB, .opcode2=0xE4, .reg_op=4, .mnemonic="FNSETPM nop", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Treated as Integer NOP */ },
	{ .opcode1=0xDB, .reg_op=5, .x=X_FPU_PUSH, .mnemonic="FLD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_ER, }, 0, 0, }, /* DESCRIPTION=Load Floating Point Value */ },
	{ .opcode1=0xDB, .reg_op=5, .mnemonic="FUCOMI", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Unordered Compare Floating Point Values and Set EFLAGS */ },
	{ .opcode1=0xDB, .reg_op=6, .mnemonic="FCOMI", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Compare Floating Point Values and Set EFLAGS */ },
	{ .opcode1=0xDB, .reg_op=7, .x=X_FPU_POP, .mnemonic="FSTP", .op={ {.f=F_ADDR_M | F_OPERAND_ER, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value and Pop */ },
	{ .opcode1=0xDC, .reg_op=0xb0, .mnemonic="FADD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DR, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0xDC, .reg_op=0xb0, .mnemonic="FADD", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0xDC, .reg_op=1, .mnemonic="FMUL", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DR, }, 0, 0, }, /* DESCRIPTION=Multiply */ },
	{ .opcode1=0xDC, .reg_op=1, .mnemonic="FMUL", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Multiply */ },
	{ .opcode1=0xDC, .reg_op=2, .mnemonic="FCOM", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DR, }, 0, 0, }, /* DESCRIPTION=Compare Real */ },
	{ .opcode1=0xDC, .reg_op=2, .mnemonic="FCOM2", .alias=true, .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Compare Real */ },
	{ .opcode1=0xDC, .reg_op=3, .x=X_FPU_POP, .mnemonic="FCOMP", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DR, }, 0, 0, }, /* DESCRIPTION=Compare Real and Pop */ },
	{ .opcode1=0xDC, .reg_op=3, .x=X_FPU_POP, .mnemonic="FCOMP3", .alias=true, .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Compare Real and Pop */ },
	{ .opcode1=0xDC, .reg_op=4, .mnemonic="FSUB", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DR, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0xDC, .reg_op=4, .mnemonic="FSUBR", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Reverse Subtract */ },
	{ .opcode1=0xDC, .reg_op=5, .mnemonic="FSUBR", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DR, }, 0, 0, }, /* DESCRIPTION=Reverse Subtract */ },
	{ .opcode1=0xDC, .reg_op=5, .mnemonic="FSUB", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0xDC, .reg_op=6, .mnemonic="FDIV", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DR, }, 0, 0, }, /* DESCRIPTION=Divide */ },
	{ .opcode1=0xDC, .reg_op=6, .mnemonic="FDIVR", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Reverse Divide */ },
	{ .opcode1=0xDC, .reg_op=7, .mnemonic="FDIVR", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DR, }, 0, 0, }, /* DESCRIPTION=Reverse Divide */ },
	{ .opcode1=0xDC, .reg_op=7, .mnemonic="FDIV", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Divide and Pop */ },
	{ .opcode1=0xDD, .reg_op=0xb0, .x=X_FPU_PUSH, .mnemonic="FLD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_DR, }, 0, 0, }, /* DESCRIPTION=Load Floating Point Value */ },
	{ .opcode1=0xDD, .reg_op=0xb0, .mnemonic="FFREE", .op={ {.v=X86_FPU_ANY, }, 0, 0, 0, }, /* DESCRIPTION=Free Floating-Point Register */ },
	{ .opcode1=0xDD, .reg_op=1, .x=X_FPU_POP, .mnemonic="FISTTP", .op={ {.f=F_ADDR_M | F_OPERAND_QI, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Integer with Truncation and Pop */ },
	{ .opcode1=0xDD, .reg_op=1, .mnemonic="FXCH4", .alias=true, .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Exchange Register Contents */ },
	{ .opcode1=0xDD, .reg_op=2, .mnemonic="FST", .op={ {.f=F_ADDR_M | F_OPERAND_DR, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value */ },
	{ .opcode1=0xDD, .reg_op=2, .mnemonic="FST", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value */ },
	{ .opcode1=0xDD, .reg_op=3, .x=X_FPU_POP, .mnemonic="FSTP", .op={ {.f=F_ADDR_M | F_OPERAND_DR, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value and Pop */ },
	{ .opcode1=0xDD, .reg_op=3, .x=X_FPU_POP, .mnemonic="FSTP", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value and Pop */ },
	{ .opcode1=0xDD, .reg_op=4, .mnemonic="FRSTOR", .op={ {.reg="ST", }, {.reg="ST1", }, {.reg="ST2", }, {.v=REG_ANY}, }, /* DESCRIPTION=Restore x87 FPU State */ },
	{ .opcode1=0xDD, .reg_op=4, .mnemonic="FUCOM", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Unordered Compare Floating Point Values */ },
	{ .opcode1=0xDD, .opcode2=0xE1, .reg_op=4, .mnemonic="FUCOM", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=Unordered Compare Floating Point Values */ },
	{ .opcode1=0xDD, .reg_op=5, .x=X_FPU_POP, .mnemonic="FUCOMP", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Unordered Compare Floating Point Values and Pop */ },
	{ .opcode1=0xDD, .opcode2=0xE9, .reg_op=5, .x=X_FPU_POP, .mnemonic="FUCOMP", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=Unordered Compare Floating Point Values and Pop */ },
	{ .opcode1=0xDD, .reg_op=6, .mnemonic="FNSAVE", .op={ {.f=F_ADDR_M | F_OPERAND_ST, }, {.reg="ST", }, {.reg="ST1", }, {.v=REG_ANY}, }, /* DESCRIPTION=Store x87 FPU State */ },
	{ .prefix=0x9B, .opcode1=0xDD, .reg_op=6, .mnemonic="FSAVE", .op={ {.f=F_ADDR_M | F_OPERAND_ST, }, {.reg="ST", }, {.reg="ST1", }, {.v=REG_ANY}, }, /* DESCRIPTION=Store x87 FPU State */ },
	{ .opcode1=0xDD, .reg_op=7, .mnemonic="FNSTSW", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Store x87 FPU Status Word */ },
	{ .prefix=0x9B, .opcode1=0xDD, .reg_op=7, .mnemonic="FSTSW", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Store x87 FPU Status Word */ },
	{ .opcode1=0xDE, .reg_op=0xb0, .mnemonic="FIADD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_WI, }, 0, 0, }, /* DESCRIPTION=Add */ },
	{ .opcode1=0xDE, .reg_op=0xb0, .x=X_FPU_POP, .mnemonic="FADDP", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Add and Pop */ },
	{ .opcode1=0xDE, .opcode2=0xC1, .reg_op=0xb0, .x=X_FPU_POP, .mnemonic="FADDP", .op={ {.reg="ST1", }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Add and Pop */ },
	{ .opcode1=0xDE, .reg_op=1, .mnemonic="FIMUL", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_WI, }, 0, 0, }, /* DESCRIPTION=Multiply */ },
	{ .opcode1=0xDE, .reg_op=1, .x=X_FPU_POP, .mnemonic="FMULP", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Multiply and Pop */ },
	{ .opcode1=0xDE, .opcode2=0xC9, .reg_op=1, .x=X_FPU_POP, .mnemonic="FMULP", .op={ {.reg="ST1", }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Multiply and Pop */ },
	{ .opcode1=0xDE, .reg_op=2, .mnemonic="FICOM", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_WI, }, 0, 0, }, /* DESCRIPTION=Compare Integer */ },
	{ .opcode1=0xDE, .reg_op=2, .x=X_FPU_POP, .mnemonic="FCOMP5", .alias=true, .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Compare Real and Pop */ },
	{ .opcode1=0xDE, .reg_op=3, .x=X_FPU_POP, .mnemonic="FICOMP", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_WI, }, 0, 0, }, /* DESCRIPTION=Compare Integer and Pop */ },
	{ .opcode1=0xDE, .opcode2=0xD9, .reg_op=3, .x=X_FPU_POPOP, .mnemonic="FCOMPP", .op={ {.reg="ST", }, {.reg="ST1", }, 0, 0, }, /* DESCRIPTION=Compare Real and Pop Twice */ },
	{ .opcode1=0xDE, .reg_op=4, .mnemonic="FISUB", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_WI, }, 0, 0, }, /* DESCRIPTION=Subtract */ },
	{ .opcode1=0xDE, .reg_op=4, .x=X_FPU_POP, .mnemonic="FSUBRP", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Reverse Subtract and Pop */ },
	{ .opcode1=0xDE, .opcode2=0xE1, .reg_op=4, .x=X_FPU_POP, .mnemonic="FSUBRP", .op={ {.reg="ST1", }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Reverse Subtract and Pop */ },
	{ .opcode1=0xDE, .reg_op=5, .mnemonic="FISUBR", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_WI, }, 0, 0, }, /* DESCRIPTION=Reverse Subtract */ },
	{ .opcode1=0xDE, .reg_op=5, .x=X_FPU_POP, .mnemonic="FSUBP", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Subtract and Pop */ },
	{ .opcode1=0xDE, .opcode2=0xE9, .reg_op=5, .x=X_FPU_POP, .mnemonic="FSUBP", .op={ {.reg="ST1", }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Subtract and Pop */ },
	{ .opcode1=0xDE, .reg_op=6, .mnemonic="FIDIV", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_WI, }, 0, 0, }, /* DESCRIPTION=Divide */ },
	{ .opcode1=0xDE, .reg_op=6, .x=X_FPU_POP, .mnemonic="FDIVRP", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Reverse Divide and Pop */ },
	{ .opcode1=0xDE, .opcode2=0xF1, .reg_op=6, .x=X_FPU_POP, .mnemonic="FDIVRP", .op={ {.reg="ST1", }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Reverse Divide and Pop */ },
	{ .opcode1=0xDE, .reg_op=7, .mnemonic="FIDIVR", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_WI, }, 0, 0, }, /* DESCRIPTION=Reverse Divide */ },
	{ .opcode1=0xDE, .reg_op=7, .x=X_FPU_POP, .mnemonic="FDIVP", .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Divide and Pop */ },
	{ .opcode1=0xDE, .opcode2=0xF9, .reg_op=7, .x=X_FPU_POP, .mnemonic="FDIVP", .op={ {.reg="ST1", }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Divide and Pop */ },
	{ .opcode1=0xDF, .reg_op=0xb0, .x=X_FPU_PUSH, .mnemonic="FILD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_WI, }, 0, 0, }, /* DESCRIPTION=Load Integer */ },
	{ .opcode1=0xDF, .reg_op=0xb0, .x=X_FPU_POP, .mnemonic="FFREEP", .op={ {.v=X86_FPU_ANY, }, 0, 0, 0, }, /* DESCRIPTION=Free Floating-Point Register and Pop */ },
	{ .opcode1=0xDF, .reg_op=1, .x=X_FPU_POP, .mnemonic="FISTTP", .op={ {.f=F_ADDR_M | F_OPERAND_WI, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Integer with Truncation and Pop */ },
	{ .opcode1=0xDF, .reg_op=1, .mnemonic="FXCH7", .alias=true, .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Exchange Register Contents */ },
	{ .opcode1=0xDF, .reg_op=2, .mnemonic="FIST", .op={ {.f=F_ADDR_M | F_OPERAND_WI, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Integer */ },
	{ .opcode1=0xDF, .reg_op=2, .x=X_FPU_POP, .mnemonic="FSTP8", .alias=true, .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value and Pop */ },
	{ .opcode1=0xDF, .reg_op=3, .x=X_FPU_POP, .mnemonic="FISTP", .op={ {.f=F_ADDR_M | F_OPERAND_WI, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Integer and Pop */ },
	{ .opcode1=0xDF, .reg_op=3, .x=X_FPU_POP, .mnemonic="FSTP9", .alias=true, .op={ {.v=X86_FPU_ANY, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Floating Point Value and Pop */ },
	{ .opcode1=0xDF, .reg_op=4, .x=X_FPU_PUSH, .mnemonic="FBLD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_BCD, }, 0, 0, }, /* DESCRIPTION=Load Binary Coded Decimal */ },
	{ .opcode1=0xDF, .opcode2=0xE0, .reg_op=4, .mnemonic="FNSTSW", .op={ {.reg="AX", }, 0, 0, 0, }, /* DESCRIPTION=Store x87 FPU Status Word */ },
	{ .prefix=0x9B, .opcode1=0xDF, .opcode2=0xE0, .reg_op=4, .mnemonic="FSTSW", .op={ {.reg="AX", }, 0, 0, 0, }, /* DESCRIPTION=Store x87 FPU Status Word */ },
	{ .opcode1=0xDF, .reg_op=5, .x=X_FPU_PUSH, .mnemonic="FILD", .op={ {.reg="ST", }, {.f=F_ADDR_M | F_OPERAND_QI, }, 0, 0, }, /* DESCRIPTION=Load Integer */ },
	{ .opcode1=0xDF, .reg_op=5, .x=X_FPU_POP, .mnemonic="FUCOMIP", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Unordered Compare Floating Point Values and Set EFLAGS and Pop */ },
	{ .opcode1=0xDF, .reg_op=6, .x=X_FPU_POP, .mnemonic="FBSTP", .op={ {.f=F_ADDR_M | F_OPERAND_BCD, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store BCD Integer and Pop */ },
	{ .opcode1=0xDF, .reg_op=6, .x=X_FPU_POP, .mnemonic="FCOMIP", .op={ {.reg="ST", }, {.v=X86_FPU_ANY, }, 0, 0, }, /* DESCRIPTION=Compare Floating Point Values and Set EFLAGS and Pop */ },
	{ .opcode1=0xDF, .reg_op=7, .x=X_FPU_POP, .mnemonic="FISTP", .op={ {.f=F_ADDR_M | F_OPERAND_QI, }, {.reg="ST", }, 0, 0, }, /* DESCRIPTION=Store Integer and Pop */ },
	{ .opcode1=0xE0, .m=MODOP_E, .ops=(struct instr_ops[2]){ { .mnemonic="LOOPNZ", .op={ {.reg="rCX", }, {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, },  }, { .mnemonic="LOOPNE", .op={ {.reg="rCX", }, {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Decrement count; Jump short if count!=0 and ZF=0 */ },
	{ .opcode1=0xE1, .m=MODOP_E, .ops=(struct instr_ops[2]){ { .mnemonic="LOOPZ", .op={ {.reg="rCX", }, {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, },  }, { .mnemonic="LOOPE", .op={ {.reg="rCX", }, {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Decrement count; Jump short if count!=0 and ZF=1 */ },
	{ .opcode1=0xE2, .m=MODOP_E, .mnemonic="LOOP", .op={ {.reg="rCX", }, {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, }, /* DESCRIPTION=Decrement count; Jump short if count!=0 */ },
	{ .opcode1=0xE3, .m=MODOP_E, .ops=(struct instr_ops[2]){ { .mnemonic="JECXZ", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, {.reg="ECX", }, 0, 0, },  }, { .mnemonic="JRCXZ", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, {.reg="RCX", }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump short if rCX register is 0 */ },
	{ .opcode1=0xE4, .mnemonic="IN", .op={ {.reg="AL", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Input from Port */ },
	{ .opcode1=0xE5, .mnemonic="IN", .op={ {.reg="eAX", }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Input from Port */ },
	{ .opcode1=0xE6, .mnemonic="OUT", .op={ {.f=F_ADDR_I | F_OPERAND_B, }, {.reg="AL", }, 0, 0, }, /* DESCRIPTION=Output to Port */ },
	{ .opcode1=0xE7, .mnemonic="OUT", .op={ {.f=F_ADDR_I | F_OPERAND_B, }, {.reg="eAX", }, 0, 0, }, /* DESCRIPTION=Output to Port */ },
	{ .opcode1=0xE8, .mnemonic="CALL", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, }, /* DESCRIPTION=Call Procedure */ },
	{ .opcode1=0xE9, .mnemonic="JMP", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, }, /* DESCRIPTION=Jump */ },
	{ .opcode1=0xEA, .m=MODOP_E, /* mnemo - invalid */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalid Instruction in 64-Bit Mode */ },
	{ .opcode1=0xEB, .mnemonic="JMP", .op={ {.f=F_ADDR_J | F_OPERAND_BS, }, 0, 0, 0, }, /* DESCRIPTION=Jump */ },
	{ .opcode1=0xEC, .mnemonic="IN", .op={ {.reg="AL", }, {.reg="DX", }, 0, 0, }, /* DESCRIPTION=Input from Port */ },
	{ .opcode1=0xED, .mnemonic="IN", .op={ {.reg="eAX", }, {.reg="DX", }, 0, 0, }, /* DESCRIPTION=Input from Port */ },
	{ .opcode1=0xEE, .mnemonic="OUT", .op={ {.reg="DX", }, {.reg="AL", }, 0, 0, }, /* DESCRIPTION=Output to Port */ },
	{ .opcode1=0xEF, .mnemonic="OUT", .op={ {.reg="DX", }, {.reg="eAX", }, 0, 0, }, /* DESCRIPTION=Output to Port */ },
	{ .prefix=0xF0, .mnemonic="LOCK", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Assert LOCK# Signal Prefix */ },
	{ .opcode1=0xF1, /* mnemo - undefined */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Undefined and Reserved; Does not Generate #UD */ },
	{ .opcode1=0xF1, .ops=(struct instr_ops[2]){ { .mnemonic="INT1", .alias=true, .op={ {.f=F_ADDR_F | F_OPERAND_V, }, 0, 0, 0, },  }, { .mnemonic="ICEBP", .alias=true, .op={ {.f=F_ADDR_F | F_OPERAND_V, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Call to Interrupt Procedure */ },
	{ .prefix=0xF2,  .m=MODOP_E,.ops=(struct instr_ops[2]){ { .mnemonic="REPNZ", .op={ {.reg="rCX", }, 0, 0, 0, },  }, { .mnemonic="REPNE", .op={ {.reg="rCX", }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Repeat String Operation Prefix */ },
	{ .prefix=0xF2,  .m=MODOP_E,.mnemonic="REP", .op={ {.reg="rCX", }, 0, 0, 0, }, /* DESCRIPTION=Repeat String Operation Prefix */ },
	{ .prefix=0xF2, /* mnemo - no mnemonic */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Scalar Double-precision Prefix */ },
	{ .prefix=0xF3,  .m=MODOP_E,.ops=(struct instr_ops[2]){ { .mnemonic="REPZ", .op={ {.reg="rCX", }, 0, 0, 0, },  }, { .mnemonic="REPE", .op={ {.reg="rCX", }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Repeat String Operation Prefix */ },
	{ .prefix=0xF3,  .m=MODOP_E,.mnemonic="REP", .op={ {.reg="rCX", }, 0, 0, 0, }, /* DESCRIPTION=Repeat String Operation Prefix */ },
	{ .prefix=0xF3, /* mnemo - no mnemonic */.op={ 0, 0, 0, 0, }, /* DESCRIPTION=Scalar Single-precision Prefix */ },
	{ .opcode1=0xF4, .mnemonic="HLT", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Halt */ },
	{ .opcode1=0xF5, .mnemonic="CMC", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Complement Carry Flag */ },
	{ .opcode1=0xF6, .reg_op=0xb0, .mnemonic="TEST", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Compare */ },
	{ .opcode1=0xF6, .reg_op=1, .mnemonic="TEST", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Logical Compare */ },
	{ .opcode1=0xF6, .reg_op=2, .x=X_LOCK, .mnemonic="NOT", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=One's Complement Negation */ },
	{ .opcode1=0xF6, .reg_op=3, .x=X_LOCK, .mnemonic="NEG", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Two's Complement Negation */ },
	{ .opcode1=0xF6, .reg_op=4, .mnemonic="MUL", .op={ {.reg="AX", }, {.reg="AL", }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Unsigned Multiply */ },
	{ .opcode1=0xF6, .reg_op=5, .mnemonic="IMUL", .op={ {.reg="AX", }, {.reg="AL", }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Signed Multiply */ },
	{ .opcode1=0xF6, .reg_op=6, .mnemonic="DIV", .op={ {.reg="AL", }, {.reg="AH", }, {.reg="AX", }, {.f=F_ADDR_E | F_OPERAND_B, }, }, /* DESCRIPTION=Unsigned Divide */ },
	{ .opcode1=0xF6, .reg_op=7, .mnemonic="IDIV", .op={ {.reg="AL", }, {.reg="AH", }, {.reg="AX", }, {.f=F_ADDR_E | F_OPERAND_B, }, }, /* DESCRIPTION=Signed Divide */ },
	{ .opcode1=0xF7, .reg_op=0xb0, .mnemonic="TEST", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Logical Compare */ },
	{ .opcode1=0xF7, .reg_op=1, .mnemonic="TEST", .alias=true, .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_VDS, }, 0, 0, }, /* DESCRIPTION=Logical Compare */ },
	{ .opcode1=0xF7, .reg_op=2, .x=X_LOCK, .mnemonic="NOT", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, 0, }, /* DESCRIPTION=One's Complement Negation */ },
	{ .opcode1=0xF7, .reg_op=3, .x=X_LOCK, .mnemonic="NEG", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, 0, }, /* DESCRIPTION=Two's Complement Negation */ },
	{ .opcode1=0xF7, .reg_op=4, .mnemonic="MUL", .op={ {.reg="rDX", }, {.reg="rAX", }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, }, /* DESCRIPTION=Unsigned Multiply */ },
	{ .opcode1=0xF7, .reg_op=5, .mnemonic="IMUL", .op={ {.reg="rDX", }, {.reg="rAX", }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, }, /* DESCRIPTION=Signed Multiply */ },
	{ .opcode1=0xF7, .reg_op=6, .mnemonic="DIV", .op={ {.reg="rDX", }, {.reg="rAX", }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, }, /* DESCRIPTION=Unsigned Divide */ },
	{ .opcode1=0xF7, .reg_op=7, .mnemonic="IDIV", .op={ {.reg="rDX", }, {.reg="rAX", }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, }, /* DESCRIPTION=Signed Divide */ },
	{ .opcode1=0xF8, .mnemonic="CLC", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Clear Carry Flag */ },
	{ .opcode1=0xF9, .mnemonic="STC", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Set Carry Flag */ },
	{ .opcode1=0xFA, .mnemonic="CLI", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Clear Interrupt Flag */ },
	{ .opcode1=0xFB, .mnemonic="STI", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Set Interrupt Flag */ },
	{ .opcode1=0xFC, .mnemonic="CLD", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Clear Direction Flag */ },
	{ .opcode1=0xFD, .mnemonic="STD", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Set Direction Flag */ },
	{ .opcode1=0xFE, .reg_op=0xb0, .x=X_LOCK, .mnemonic="INC", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Increment by 1 */ },
	{ .opcode1=0xFE, .reg_op=1, .x=X_LOCK, .mnemonic="DEC", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Decrement by 1 */ },
	{ .opcode1=0xFF, .reg_op=0xb0, .x=X_LOCK, .mnemonic="INC", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, 0, }, /* DESCRIPTION=Increment by 1 */ },
	{ .opcode1=0xFF, .reg_op=1, .x=X_LOCK, .mnemonic="DEC", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, 0, }, /* DESCRIPTION=Decrement by 1 */ },
	{ .opcode1=0xFF, .reg_op=2, .mnemonic="CALL", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Call Procedure */ },
	{ .opcode1=0xFF, .m=MODOP_E, .reg_op=2, .mnemonic="CALL", .op={ {.f=F_ADDR_E | F_OPERAND_Q, }, 0, 0, 0, }, /* DESCRIPTION=Call Procedure */ },
	{ .opcode1=0xFF, .reg_op=3, .mnemonic="CALLF", .op={ {.f=F_ADDR_M | F_OPERAND_PTP, }, 0, 0, 0, }, /* DESCRIPTION=Call Procedure */ },
	{ .opcode1=0xFF, .reg_op=4, .mnemonic="JMP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Jump */ },
	{ .opcode1=0xFF, .m=MODOP_E, .reg_op=4, .mnemonic="JMP", .op={ {.f=F_ADDR_E | F_OPERAND_Q, }, 0, 0, 0, }, /* DESCRIPTION=Jump */ },
	{ .opcode1=0xFF, .reg_op=5, .mnemonic="JMPF", .op={ {.f=F_ADDR_M | F_OPERAND_PTP, }, 0, 0, 0, }, /* DESCRIPTION=Jump */ },
	{ .opcode1=0xFF, .reg_op=6, .mnemonic="PUSH", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Push Word, Doubleword or Quadword Onto the Stack */ },
	{ .opcode1=0xFF, .m=MODOP_E, .reg_op=6, .mnemonic="PUSH", .op={ {.f=F_ADDR_E | F_OPERAND_VQ, }, 0, 0, 0, }, /* DESCRIPTION=Push Word, Doubleword or Quadword Onto the Stack */ },
	
	/*
	 * Two byte instructions
	 */

	{ .two_byte=true, .opcode1=0x00, .m=MODOP_P, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SLDT", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, {.v=NO}, 0, 0, },  }, { .mnemonic="SLDT", .op={ {.f=F_ADDR_R | F_OPERAND_VQP, }, {.v=NO}, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Store Local Descriptor Table Register */ },
	{ .two_byte=true, .opcode1=0x00, .m=MODOP_P, .reg_op=1, .ops=(struct instr_ops[2]){ { .mnemonic="STR", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, {.v=NO}, 0, 0, },  }, { .mnemonic="STR", .op={ {.f=F_ADDR_R | F_OPERAND_VQP, }, {.v=NO}, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Store Task Register */ },
	{ .two_byte=true, .opcode1=0x00, .m=MODOP_P, .reg_op=2, .mnemonic="LLDT", .op={ {.v=NO}, {.f=F_ADDR_E | F_OPERAND_W, }, 0, 0, }, /* DESCRIPTION=Load Local Descriptor Table Register */ },
	{ .two_byte=true, .opcode1=0x00, .m=MODOP_P, .reg_op=3, .mnemonic="LTR", .op={ {.v=NO}, {.f=F_ADDR_E | F_OPERAND_W, }, 0, 0, }, /* DESCRIPTION=Load Task Register */ },
	{ .two_byte=true, .opcode1=0x00, .m=MODOP_P, .reg_op=4, .mnemonic="VERR", .op={ {.f=F_ADDR_E | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Verify a Segment for Reading */ },
	{ .two_byte=true, .opcode1=0x00, .m=MODOP_P, .reg_op=5, .mnemonic="VERW", .op={ {.f=F_ADDR_E | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Verify a Segment for Writing */ },
	{ .two_byte=true, .opcode1=0x00, .reg_op=6, .mnemonic="JMPE", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Jump to IA-64 Instruction Set */ },
	{ .two_byte=true, .opcode1=0x01, .reg_op=0xb0, .mnemonic="SGDT", .op={ {.f=F_ADDR_M | F_OPERAND_S, }, {.v=NO}, 0, 0, }, /* DESCRIPTION=Store Global Descriptor Table Register */ },
	{ .two_byte=true, .opcode1=0x01, .m=MODOP_P, .opcode2=0xC1, .reg_op=0xb0, .mnemonic="VMCALL", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Call to VM Monitor */ },
	{ .two_byte=true, .opcode1=0x01, .m=MODOP_P, .opcode2=0xC2, .reg_op=0xb0, .mnemonic="VMLAUNCH", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Launch Virtual Machine */ },
	{ .two_byte=true, .opcode1=0x01, .m=MODOP_P, .opcode2=0xC3, .reg_op=0xb0, .mnemonic="VMRESUME", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Resume Virtual Machine */ },
	{ .two_byte=true, .opcode1=0x01, .m=MODOP_P, .opcode2=0xC4, .reg_op=0xb0, .mnemonic="VMXOFF", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Leave VMX Operation */ },
	{ .two_byte=true, .opcode1=0x01, .reg_op=1, .mnemonic="SIDT", .op={ {.f=F_ADDR_M | F_OPERAND_S, }, {.v=NO}, 0, 0, }, /* DESCRIPTION=Store Interrupt Descriptor Table Register */ },
	{ .two_byte=true, .opcode1=0x01, .opcode2=0xC8, .reg_op=1, .mnemonic="MONITOR", .op={ {.f=F_ADDR_BA | F_OPERAND_B, }, {.reg="ECX", }, {.reg="EDX", }, 0, }, /* DESCRIPTION=Set Up Monitor Address */ },
	{ .two_byte=true, .opcode1=0x01, .opcode2=0xC9, .reg_op=1, .mnemonic="MWAIT", .op={ {.reg="EAX", }, {.reg="ECX", }, 0, 0, }, /* DESCRIPTION=Monitor Wait */ },
	{ .two_byte=true, .opcode1=0x01, .reg_op=2, .mnemonic="LGDT", .op={ {.v=NO}, {.f=F_ADDR_M | F_OPERAND_S, }, 0, 0, }, /* DESCRIPTION=Load Global Descriptor Table Register */ },
	{ .two_byte=true, .opcode1=0x01, .opcode2=0xD0, .reg_op=2, .mnemonic="XGETBV", .op={ {.reg="EDX", }, {.reg="EAX", }, {.reg="ECX", }, {.v=NO}, }, /* DESCRIPTION=Get Value of Extended Control Register */ },
	{ .two_byte=true, .opcode1=0x01, .opcode2=0xD1, .reg_op=2, .mnemonic="XSETBV", .op={ {.v=NO}, {.reg="ECX", }, {.reg="EDX", }, {.reg="EAX", }, }, /* DESCRIPTION=Set Extended Control Register */ },
	{ .two_byte=true, .opcode1=0x01, .reg_op=3, .mnemonic="LIDT", .op={ {.v=NO}, {.f=F_ADDR_M | F_OPERAND_S, }, 0, 0, }, /* DESCRIPTION=Load Interrupt Descriptor Table Register */ },
	{ .two_byte=true, .opcode1=0x01, .reg_op=4, .ops=(struct instr_ops[2]){ { .mnemonic="SMSW", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, {.v=NO}, 0, 0, },  }, { .mnemonic="SMSW", .op={ {.f=F_ADDR_R | F_OPERAND_VQP, }, {.v=NO}, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Store Machine Status Word */ },
	{ .two_byte=true, .opcode1=0x01, .reg_op=6, .mnemonic="LMSW", .op={ {.v=NO}, {.f=F_ADDR_E | F_OPERAND_W, }, 0, 0, }, /* DESCRIPTION=Load Machine Status Word */ },
	{ .two_byte=true, .opcode1=0x01, .reg_op=7, .mnemonic="INVLPG", .op={ {.f=F_ADDR_M | 0x0}, 0, 0, 0, }, /* DESCRIPTION=Invalidate TLB Entry */ },
	{ .two_byte=true, .opcode1=0x01, .m=MODOP_E, .opcode2=0xF8, .reg_op=7, .mnemonic="SWAPGS", .op={ {.reg="GS", }, {.v=REG_I_ANY}, 0, 0, }, /* DESCRIPTION=Swap GS Base Register */ },
	{ .two_byte=true, .opcode1=0x01, .opcode2=0xF9, .reg_op=7, .mnemonic="RDTSCP", .op={ {.reg="EAX", }, {.reg="EDX", }, {.reg="ECX", }, {.v=REG_ANY}, }, /* DESCRIPTION=Read Time-Stamp Counter and Processor ID */ },
	{ .two_byte=true, .opcode1=0x02, .m=MODOP_P, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="LAR", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_M | F_OPERAND_W, }, 0, 0, },  }, { .mnemonic="LAR", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_R | F_OPERAND_V, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Load Access Rights Byte */ },
	{ .two_byte=true, .opcode1=0x03, .m=MODOP_P, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="LSL", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_M | F_OPERAND_W, }, 0, 0, },  }, { .mnemonic="LSL", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_R | F_OPERAND_V, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Load Segment Limit */ },
	{ .two_byte=true, .opcode1=0x05, .m=MODOP_E, .mnemonic="SYSCALL", .op={ {.reg="RCX", }, {.reg="R11", }, {.reg="SS", }, {.v=REG_ANY}, }, /* DESCRIPTION=Fast System Call */ },
	{ .two_byte=true, .opcode1=0x06, .mnemonic="CLTS", .op={ {.reg="CR0", }, 0, 0, 0, }, /* DESCRIPTION=Clear Task-Switched Flag in CR0 */ },
	{ .two_byte=true, .opcode1=0x07, .m=MODOP_E, .mnemonic="SYSRET", .op={ {.reg="SS", }, {.f=F_ADDR_F | F_OPERAND_D, }, {.reg="R11", }, {.v=REG_ANY}, }, /* DESCRIPTION=Return From Fast System Call */ },
	{ .two_byte=true, .opcode1=0x08, .mnemonic="INVD", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Invalidate Internal Caches */ },
	{ .two_byte=true, .opcode1=0x09, .mnemonic="WBINVD", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Write Back and Invalidate Cache */ },
	{ .two_byte=true, .opcode1=0x0B, .mnemonic="UD2", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Undefined Instruction */ },
	{ .two_byte=true, .opcode1=0x0D, .mnemonic="NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=No Operation */ },
	{ .two_byte=true, .opcode1=0x10, .reg_op=F_MODRM, .mnemonic="MOVUPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Move Unaligned Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x10, .reg_op=F_MODRM, .mnemonic="MOVSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Move Scalar Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x10, .reg_op=F_MODRM, .mnemonic="MOVUPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Move Unaligned Packed Double-FP Value */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x10, .reg_op=F_MODRM, .mnemonic="MOVSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Move Scalar Double-FP Value */ },
	{ .two_byte=true, .opcode1=0x11, .reg_op=F_MODRM, .mnemonic="MOVUPS", .op={ {.f=F_ADDR_W | F_OPERAND_PS, }, {.f=F_ADDR_V | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Move Unaligned Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x11, .reg_op=F_MODRM, .mnemonic="MOVSS", .op={ {.f=F_ADDR_W | F_OPERAND_SS, }, {.f=F_ADDR_V | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Move Scalar Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x11, .reg_op=F_MODRM, .mnemonic="MOVUPD", .op={ {.f=F_ADDR_W | F_OPERAND_PD, }, {.f=F_ADDR_V | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Move Unaligned Packed Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x11, .reg_op=F_MODRM, .mnemonic="MOVSD", .op={ {.f=F_ADDR_W | F_OPERAND_SD, }, {.f=F_ADDR_V | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Move Scalar Double-FP Value */ },
	{ .two_byte=true, .opcode1=0x12, .reg_op=F_MODRM, .mnemonic="MOVHLPS", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_U | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Packed Single-FP Values High to Low */ },
	{ .two_byte=true, .opcode1=0x12, .reg_op=F_MODRM, .mnemonic="MOVLPS", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_M | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Low Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x12, .reg_op=F_MODRM, .mnemonic="MOVLPD", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_M | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Low Packed Double-FP Value */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x12, .reg_op=F_MODRM, .mnemonic="MOVDDUP", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_W | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move One Double-FP and Duplicate */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x12, .reg_op=F_MODRM, .mnemonic="MOVSLDUP", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_W | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Packed Single-FP Low and Duplicate */ },
	{ .two_byte=true, .opcode1=0x13, .reg_op=F_MODRM, .mnemonic="MOVLPS", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, {.f=F_ADDR_V | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Low Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x13, .reg_op=F_MODRM, .mnemonic="MOVLPD", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, {.f=F_ADDR_V | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Low Packed Double-FP Value */ },
	{ .two_byte=true, .opcode1=0x14, .reg_op=F_MODRM, .mnemonic="UNPCKLPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Unpack and Interleave Low Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x14, .reg_op=F_MODRM, .mnemonic="UNPCKLPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Unpack and Interleave Low Packed Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x15, .reg_op=F_MODRM, .mnemonic="UNPCKHPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Unpack and Interleave High Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x15, .reg_op=F_MODRM, .mnemonic="UNPCKHPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Unpack and Interleave High Packed Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x16, .reg_op=F_MODRM, .mnemonic="MOVLHPS", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_U | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Packed Single-FP Values Low to High */ },
	{ .two_byte=true, .opcode1=0x16, .reg_op=F_MODRM, .mnemonic="MOVHPS", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_M | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move High Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x16, .reg_op=F_MODRM, .mnemonic="MOVHPD", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_M | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move High Packed Double-FP Value */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x16, .reg_op=F_MODRM, .mnemonic="MOVSHDUP", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_W | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Packed Single-FP High and Duplicate */ },
	{ .two_byte=true, .opcode1=0x17, .reg_op=F_MODRM, .mnemonic="MOVHPS", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, {.f=F_ADDR_V | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move High Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x17, .reg_op=F_MODRM, .mnemonic="MOVHPD", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, {.f=F_ADDR_V | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move High Packed Double-FP Value */ },
	{ .two_byte=true, .opcode1=0x18, .reg_op=0xb0, .mnemonic="PREFETCHNTA", .op={ {.f=F_ADDR_M | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Prefetch Data Into Caches */ },
	{ .two_byte=true, .opcode1=0x18, .reg_op=1, .mnemonic="PREFETCHT0", .op={ {.f=F_ADDR_M | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Prefetch Data Into Caches */ },
	{ .two_byte=true, .opcode1=0x18, .reg_op=2, .mnemonic="PREFETCHT1", .op={ {.f=F_ADDR_M | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Prefetch Data Into Caches */ },
	{ .two_byte=true, .opcode1=0x18, .reg_op=3, .mnemonic="PREFETCHT2", .op={ {.f=F_ADDR_M | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Prefetch Data Into Caches */ },
	{ .two_byte=true, .opcode1=0x18, .reg_op=4, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x18, .reg_op=5, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x18, .reg_op=6, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x18, .reg_op=7, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x19, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1A, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1B, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1C, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1D, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1E, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1F, .reg_op=0xb0, .mnemonic="NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=No Operation */ },
	{ .two_byte=true, .opcode1=0x1F, .reg_op=1, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1F, .reg_op=2, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1F, .reg_op=3, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1F, .reg_op=4, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1F, .reg_op=5, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1F, .reg_op=6, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x1F, .reg_op=7, .mnemonic="HINT_NOP", .op={ {.f=F_ADDR_E | F_OPERAND_V, }, 0, 0, 0, }, /* DESCRIPTION=Hintable NOP */ },
	{ .two_byte=true, .opcode1=0x20, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_R | F_OPERAND_Q, }, {.f=F_ADDR_C | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move to/from Control Registers */ },
	{ .two_byte=true, .opcode1=0x20, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_H | F_OPERAND_Q, }, {.f=F_ADDR_C | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move to/from Control Registers */ },
	{ .two_byte=true, .opcode1=0x21, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_R | F_OPERAND_Q, }, {.f=F_ADDR_D | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move to/from Debug Registers */ },
	{ .two_byte=true, .opcode1=0x21, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_H | F_OPERAND_Q, }, {.f=F_ADDR_D | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move to/from Debug Registers */ },
	{ .two_byte=true, .opcode1=0x22, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_C | F_OPERAND_Q, }, {.f=F_ADDR_R | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move to/from Control Registers */ },
	{ .two_byte=true, .opcode1=0x22, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_C | F_OPERAND_Q, }, {.f=F_ADDR_H | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move to/from Control Registers */ },
	{ .two_byte=true, .opcode1=0x23, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_D | F_OPERAND_Q, }, {.f=F_ADDR_R | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move to/from Debug Registers */ },
	{ .two_byte=true, .opcode1=0x23, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="MOV", .op={ {.f=F_ADDR_D | F_OPERAND_Q, }, {.f=F_ADDR_H | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move to/from Debug Registers */ },
	{ .two_byte=true, .opcode1=0x28, .reg_op=F_MODRM, .mnemonic="MOVAPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Move Aligned Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x28, .reg_op=F_MODRM, .mnemonic="MOVAPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Move Aligned Packed Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x29, .reg_op=F_MODRM, .mnemonic="MOVAPS", .op={ {.f=F_ADDR_W | F_OPERAND_PS, }, {.f=F_ADDR_V | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Move Aligned Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x29, .reg_op=F_MODRM, .mnemonic="MOVAPD", .op={ {.f=F_ADDR_W | F_OPERAND_PD, }, {.f=F_ADDR_V | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Move Aligned Packed Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x2A, .reg_op=F_MODRM, .mnemonic="CVTPI2PS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_Q | F_OPERAND_PI, }, 0, 0, }, /* DESCRIPTION=Convert Packed DW Integers to Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x2A, .reg_op=F_MODRM, .mnemonic="CVTSI2SS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_E | F_OPERAND_DQP, }, 0, 0, }, /* DESCRIPTION=Convert DW Integer to Scalar Single-FP Value */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x2A, .reg_op=F_MODRM, .mnemonic="CVTPI2PD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_Q | F_OPERAND_PI, }, 0, 0, }, /* DESCRIPTION=Convert Packed DW Integers to Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x2A, .reg_op=F_MODRM, .mnemonic="CVTSI2SD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_E | F_OPERAND_DQP, }, 0, 0, }, /* DESCRIPTION=Convert DW Integer to Scalar Double-FP Value */ },
	{ .two_byte=true, .opcode1=0x2B, .reg_op=F_MODRM, .mnemonic="MOVNTPS", .op={ {.f=F_ADDR_M | F_OPERAND_PS, }, {.f=F_ADDR_V | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Store Packed Single-FP Values Using Non-Temporal Hint */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x2B, .reg_op=F_MODRM, .mnemonic="MOVNTPD", .op={ {.f=F_ADDR_M | F_OPERAND_PD, }, {.f=F_ADDR_V | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Store Packed Double-FP Values Using Non-Temporal Hint */ },
	{ .two_byte=true, .opcode1=0x2C, .reg_op=F_MODRM, .mnemonic="CVTTPS2PI", .op={ {.f=F_ADDR_P | F_OPERAND_PI, }, {.f=F_ADDR_W | F_OPERAND_PSQ, }, 0, 0, }, /* DESCRIPTION=Convert with Trunc. Packed Single-FP Values to DW Integers */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x2C, .reg_op=F_MODRM, .mnemonic="CVTTSS2SI", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Convert with Trunc. Scalar Single-FP Value to DW Integer */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x2C, .reg_op=F_MODRM, .mnemonic="CVTTPD2PI", .op={ {.f=F_ADDR_P | F_OPERAND_PI, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Convert with Trunc. Packed Double-FP Values to DW Integers */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x2C, .reg_op=F_MODRM, .mnemonic="CVTTSD2SI", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Conv. with Trunc. Scalar Double-FP Value to Signed DW Int */ },
	{ .two_byte=true, .opcode1=0x2D, .reg_op=F_MODRM, .mnemonic="CVTPS2PI", .op={ {.f=F_ADDR_P | F_OPERAND_PI, }, {.f=F_ADDR_W | F_OPERAND_PSQ, }, 0, 0, }, /* DESCRIPTION=Convert Packed Single-FP Values to DW Integers */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x2D, .reg_op=F_MODRM, .mnemonic="CVTSS2SI", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Convert Scalar Single-FP Value to DW Integer */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x2D, .reg_op=F_MODRM, .mnemonic="CVTPD2PI", .op={ {.f=F_ADDR_P | F_OPERAND_PI, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Convert Packed Double-FP Values to DW Integers */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x2D, .reg_op=F_MODRM, .mnemonic="CVTSD2SI", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Convert Scalar Double-FP Value to DW Integer */ },
	{ .two_byte=true, .opcode1=0x2E, .reg_op=F_MODRM, .mnemonic="UCOMISS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Unordered Compare Scalar Single-FP Values and Set EFLAGS */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x2E, .reg_op=F_MODRM, .mnemonic="UCOMISD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Unordered Compare Scalar Double-FP Values and Set EFLAGS */ },
	{ .two_byte=true, .opcode1=0x2F, .reg_op=F_MODRM, .mnemonic="COMISS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Compare Scalar Ordered Single-FP Values and Set EFLAGS */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x2F, .reg_op=F_MODRM, .mnemonic="COMISD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Compare Scalar Ordered Double-FP Values and Set EFLAGS */ },
	{ .two_byte=true, .opcode1=0x30, .mnemonic="WRMSR", .op={ {.v=NO}, {.reg="rCX", }, {.reg="rAX", }, {.reg="rDX", }, }, /* DESCRIPTION=Write to Model Specific Register */ },
	{ .two_byte=true, .opcode1=0x31, .mnemonic="RDTSC", .op={ {.reg="EAX", }, {.reg="EDX", }, {.v=REG_I_ANY}, 0, }, /* DESCRIPTION=Read Time-Stamp Counter */ },
	{ .two_byte=true, .opcode1=0x32, .mnemonic="RDMSR", .op={ {.reg="rAX", }, {.reg="rDX", }, {.reg="rCX", }, {.v=NO}, }, /* DESCRIPTION=Read from Model Specific Register */ },
	{ .two_byte=true, .opcode1=0x33, .mnemonic="RDPMC", .op={ {.reg="EAX", }, {.reg="EDX", }, {.v=NO}, 0, }, /* DESCRIPTION=Read Performance-Monitoring Counters */ },
	{ .two_byte=true, .opcode1=0x34, .m=MODOP_E, .mnemonic="SYSENTER", .op={ {.reg="SS", }, {.reg="RSP", }, {.v=REG_I_ANY}, {.v=REG_ANY}, }, /* DESCRIPTION=Fast System Call */ },
	{ .two_byte=true, .opcode1=0x35, .m=MODOP_P, .mnemonic="SYSEXIT", .op={ {.reg="SS", }, {.reg="eSP", }, {.v=REG_I_ANY}, {.v=REG_ANY}, }, /* DESCRIPTION=Fast Return from Fast System Call */ },
	{ .two_byte=true, .opcode1=0x37, .mnemonic="GETSEC", .op={ {.reg="EAX", }, 0, 0, 0, }, /* DESCRIPTION=GETSEC Leaf Functions */ },
	{ .prefix=0x66, .two_byte=true,  .m=MODOP_E,.opcode1=0x38, .opcode2=0x80, .reg_op=F_MODRM, .mnemonic="INVEPT", .op={ {.f=F_ADDR_G | F_OPERAND_Q, }, {.f=F_ADDR_M | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Invalidate Translations Derived from EPT */ },
	{ .prefix=0x66, .two_byte=true,  .m=MODOP_E,.opcode1=0x38, .opcode2=0x81, .reg_op=F_MODRM, .mnemonic="INVVPID", .op={ {.f=F_ADDR_G | F_OPERAND_Q, }, {.f=F_ADDR_M | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Invalidate Translations Based on VPID */ },
	{ .two_byte=true, .opcode1=0x38, .opcode2=0xF0, .reg_op=F_MODRM, .mnemonic="MOVBE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_M | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Move Data After Swapping Bytes */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x38, .opcode2=0xF0, .reg_op=F_MODRM, .mnemonic="CRC32", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Accumulate CRC32 Value */ },
	{ .two_byte=true, .opcode1=0x38, .opcode2=0xF1, .reg_op=F_MODRM, .mnemonic="MOVBE", .op={ {.f=F_ADDR_M | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Move Data After Swapping Bytes */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x38, .opcode2=0xF1, .reg_op=F_MODRM, .mnemonic="CRC32", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Accumulate CRC32 Value */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x08, .reg_op=F_MODRM, .mnemonic="ROUNDPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Round Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x09, .reg_op=F_MODRM, .mnemonic="ROUNDPD", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PD, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Round Packed Double-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x0A, .reg_op=F_MODRM, .mnemonic="ROUNDSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Round Scalar Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x0B, .reg_op=F_MODRM, .mnemonic="ROUNDSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Round Scalar Double-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x0C, .reg_op=F_MODRM, .mnemonic="BLENDPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Blend Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x0D, .reg_op=F_MODRM, .mnemonic="BLENDPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Blend Packed Double-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x0E, .reg_op=F_MODRM, .mnemonic="PBLENDW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Blend Packed Words */ },
	{ .two_byte=true, .opcode1=0x3A, .opcode2=0x0F, .reg_op=F_MODRM, .mnemonic="PALIGNR", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Packed Align Right */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x0F, .reg_op=F_MODRM, .mnemonic="PALIGNR", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Packed Align Right */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x14, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="PEXTRB", .op={ {.f=F_ADDR_M | F_OPERAND_B, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  }, { .mnemonic="PEXTRB", .op={ {.f=F_ADDR_R | F_OPERAND_DQP, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  } }, .ops_count=2, /* DESCRIPTION=Extract Byte */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x15, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="PEXTRW", .op={ {.f=F_ADDR_M | F_OPERAND_W, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  }, { .mnemonic="PEXTRW", .op={ {.f=F_ADDR_R | F_OPERAND_DQP, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  } }, .ops_count=2, /* DESCRIPTION=Extract Word */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x16, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="PEXTRD", .op={ {.f=F_ADDR_E | F_OPERAND_D, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  }, { .mnemonic="PEXTRQ", .op={ {.f=F_ADDR_E | F_OPERAND_QP, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  } }, .ops_count=2, /* DESCRIPTION=Extract Dword/Qword */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x17, .reg_op=F_MODRM, .mnemonic="EXTRACTPS", .op={ {.f=F_ADDR_E | F_OPERAND_D, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Extract Packed Single-FP Value */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x20, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="PINSRB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_M | F_OPERAND_B, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  }, { .mnemonic="PINSRB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_R | F_OPERAND_DQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  } }, .ops_count=2, /* DESCRIPTION=Insert Byte */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x21, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="INSERTPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_M | F_OPERAND_D, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  }, { .mnemonic="INSERTPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_U | F_OPERAND_PS, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  } }, .ops_count=2, /* DESCRIPTION=Insert Packed Single-FP Value */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x22, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="PINSRD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_E | F_OPERAND_D, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  }, { .mnemonic="PINSRQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_E | F_OPERAND_QP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  } }, .ops_count=2, /* DESCRIPTION=Insert Dword/Qword */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x40, .reg_op=F_MODRM, .mnemonic="DPPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Dot Product of Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x41, .reg_op=F_MODRM, .mnemonic="DPPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Dot Product of Packed Double-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x42, .reg_op=F_MODRM, .mnemonic="MPSADBW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Compute Multiple Packed Sums of Absolute Difference */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x60, .reg_op=F_MODRM, .mnemonic="PCMPESTRM", .op={ {.reg="XMM0", }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, {.v=REG_ANY}, }, /* DESCRIPTION=Packed Compare Explicit Length Strings, Return Mask */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x61, .reg_op=F_MODRM, .mnemonic="PCMPESTRI", .op={ {.reg="rCX", }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, {.v=REG_ANY}, }, /* DESCRIPTION=Packed Compare Explicit Length Strings, Return Index */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x62, .reg_op=F_MODRM, .mnemonic="PCMPISTRM", .op={ {.reg="XMM0", }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, }, /* DESCRIPTION=Packed Compare Implicit Length Strings, Return Mask */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x3A, .opcode2=0x63, .reg_op=F_MODRM, .mnemonic="PCMPISTRI", .op={ {.reg="rCX", }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, }, /* DESCRIPTION=Packed Compare Implicit Length Strings, Return Index */ },
	{ .two_byte=true, .opcode1=0x40, .reg_op=F_MODRM, .mnemonic="CMOVO", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Conditional Move - overflow (OF=1) */ },
	{ .two_byte=true, .opcode1=0x41, .reg_op=F_MODRM, .mnemonic="CMOVNO", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Conditional Move - not overflow (OF=0) */ },
	{ .two_byte=true, .opcode1=0x42, .reg_op=F_MODRM, .ops=(struct instr_ops[3]){ { .mnemonic="CMOVB", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVNAE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVC", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Conditional Move - below/not above or equal/carry (CF=1) */ },
	{ .two_byte=true, .opcode1=0x43, .reg_op=F_MODRM, .ops=(struct instr_ops[3]){ { .mnemonic="CMOVNB", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVAE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVNC", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Conditional Move - not below/above or equal/not carry (CF=0) */ },
	{ .two_byte=true, .opcode1=0x44, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVZ", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - zero/equal (ZF=1) */ },
	{ .two_byte=true, .opcode1=0x45, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVNZ", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVNE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - not zero/not equal (ZF=0) */ },
	{ .two_byte=true, .opcode1=0x46, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVBE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVNA", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - below or equal/not above (CF=1 OR ZF=1) */ },
	{ .two_byte=true, .opcode1=0x47, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVNBE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVA", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - not below or equal/above (CF=0 AND ZF=0) */ },
	{ .two_byte=true, .opcode1=0x48, .reg_op=F_MODRM, .mnemonic="CMOVS", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Conditional Move - sign (SF=1) */ },
	{ .two_byte=true, .opcode1=0x49, .reg_op=F_MODRM, .mnemonic="CMOVNS", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Conditional Move - not sign (SF=0) */ },
	{ .two_byte=true, .opcode1=0x4A, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVP", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVPE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - parity/parity even (PF=1) */ },
	{ .two_byte=true, .opcode1=0x4B, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVNP", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVPO", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - not parity/parity odd (PF=0) */ },
	{ .two_byte=true, .opcode1=0x4C, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVL", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVNGE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - less/not greater (SF!=OF) */ },
	{ .two_byte=true, .opcode1=0x4D, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVNL", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVGE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - not less/greater or equal (SF=OF) */ },
	{ .two_byte=true, .opcode1=0x4E, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVLE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVNG", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - less or equal/not greater ((ZF=1) OR (SF!=OF)) */ },
	{ .two_byte=true, .opcode1=0x4F, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="CMOVNLE", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  }, { .mnemonic="CMOVG", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Conditional Move - not less nor equal/greater ((ZF=0) AND (SF=OF)) */ },
	{ .two_byte=true, .opcode1=0x50, .reg_op=F_MODRM, .mnemonic="MOVMSKPS", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_U | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Extract Packed Single-FP Sign Mask */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x50, .reg_op=F_MODRM, .mnemonic="MOVMSKPD", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_U | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Extract Packed Double-FP Sign Mask */ },
	{ .two_byte=true, .opcode1=0x51, .reg_op=F_MODRM, .mnemonic="SQRTPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Compute Square Roots of Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x51, .reg_op=F_MODRM, .mnemonic="SQRTSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Compute Square Root of Scalar Single-FP Value */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x51, .reg_op=F_MODRM, .mnemonic="SQRTPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Compute Square Roots of Packed Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x51, .reg_op=F_MODRM, .mnemonic="SQRTSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Compute Square Root of Scalar Double-FP Value */ },
	{ .two_byte=true, .opcode1=0x52, .reg_op=F_MODRM, .mnemonic="RSQRTPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Compute Recipr. of Square Roots of Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x52, .reg_op=F_MODRM, .mnemonic="RSQRTSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Compute Recipr. of Square Root of Scalar Single-FP Value */ },
	{ .two_byte=true, .opcode1=0x53, .reg_op=F_MODRM, .mnemonic="RCPPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Compute Reciprocals of Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x53, .reg_op=F_MODRM, .mnemonic="RCPSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Compute Reciprocal of Scalar Single-FP Values */ },
	{ .two_byte=true, .opcode1=0x54, .reg_op=F_MODRM, .mnemonic="ANDPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical AND of Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x54, .reg_op=F_MODRM, .mnemonic="ANDPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical AND of Packed Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x55, .reg_op=F_MODRM, .mnemonic="ANDNPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical AND NOT of Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x55, .reg_op=F_MODRM, .mnemonic="ANDNPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical AND NOT of Packed Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x56, .reg_op=F_MODRM, .mnemonic="ORPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical OR of Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x56, .reg_op=F_MODRM, .mnemonic="ORPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical OR of Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x57, .reg_op=F_MODRM, .mnemonic="XORPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical XOR for Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x57, .reg_op=F_MODRM, .mnemonic="XORPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical XOR for Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x58, .reg_op=F_MODRM, .mnemonic="ADDPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Add Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x58, .reg_op=F_MODRM, .mnemonic="ADDSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Add Scalar Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x58, .reg_op=F_MODRM, .mnemonic="ADDPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Add Packed Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x58, .reg_op=F_MODRM, .mnemonic="ADDSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Add Scalar Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x59, .reg_op=F_MODRM, .mnemonic="MULPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x59, .reg_op=F_MODRM, .mnemonic="MULSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Multiply Scalar Single-FP Value */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x59, .reg_op=F_MODRM, .mnemonic="MULPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x59, .reg_op=F_MODRM, .mnemonic="MULSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Multiply Scalar Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x5A, .reg_op=F_MODRM, .mnemonic="CVTPS2PD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Convert Packed Single-FP Values to Double-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x5A, .reg_op=F_MODRM, .mnemonic="CVTPD2PS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Convert Packed Double-FP Values to Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x5A, .reg_op=F_MODRM, .mnemonic="CVTSS2SD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Convert Scalar Single-FP Value to Scalar Double-FP Value */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x5A, .reg_op=F_MODRM, .mnemonic="CVTSD2SS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Convert Scalar Double-FP Value to Scalar Single-FP Value */ },
	{ .two_byte=true, .opcode1=0x5B, .reg_op=F_MODRM, .mnemonic="CVTDQ2PS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Convert Packed DW Integers to Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x5B, .reg_op=F_MODRM, .mnemonic="CVTPS2DQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Convert Packed Single-FP Values to DW Integers */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x5B, .reg_op=F_MODRM, .mnemonic="CVTTPS2DQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Convert with Trunc. Packed Single-FP Values to DW Integers */ },
	{ .two_byte=true, .opcode1=0x5C, .reg_op=F_MODRM, .mnemonic="SUBPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x5C, .reg_op=F_MODRM, .mnemonic="SUBSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Subtract Scalar Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x5C, .reg_op=F_MODRM, .mnemonic="SUBPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x5C, .reg_op=F_MODRM, .mnemonic="SUBSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Subtract Scalar Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x5D, .reg_op=F_MODRM, .mnemonic="MINPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Return Minimum Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x5D, .reg_op=F_MODRM, .mnemonic="MINSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Return Minimum Scalar Single-FP Value */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x5D, .reg_op=F_MODRM, .mnemonic="MINPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Return Minimum Packed Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x5D, .reg_op=F_MODRM, .mnemonic="MINSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Return Minimum Scalar Double-FP Value */ },
	{ .two_byte=true, .opcode1=0x5E, .reg_op=F_MODRM, .mnemonic="DIVPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Divide Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x5E, .reg_op=F_MODRM, .mnemonic="DIVSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Divide Scalar Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x5E, .reg_op=F_MODRM, .mnemonic="DIVPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Divide Packed Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x5E, .reg_op=F_MODRM, .mnemonic="DIVSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Divide Scalar Double-FP Values */ },
	{ .two_byte=true, .opcode1=0x5F, .reg_op=F_MODRM, .mnemonic="MAXPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Return Maximum Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x5F, .reg_op=F_MODRM, .mnemonic="MAXSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, 0, 0, }, /* DESCRIPTION=Return Maximum Scalar Single-FP Value */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x5F, .reg_op=F_MODRM, .mnemonic="MAXPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Return Maximum Packed Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x5F, .reg_op=F_MODRM, .mnemonic="MAXSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, 0, 0, }, /* DESCRIPTION=Return Maximum Scalar Double-FP Value */ },
	{ .two_byte=true, .opcode1=0x60, .reg_op=F_MODRM, .mnemonic="PUNPCKLBW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Unpack Low Data */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x60, .reg_op=F_MODRM, .mnemonic="PUNPCKLBW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Unpack Low Data */ },
	{ .two_byte=true, .opcode1=0x61, .reg_op=F_MODRM, .mnemonic="PUNPCKLWD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Unpack Low Data */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x61, .reg_op=F_MODRM, .mnemonic="PUNPCKLWD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Unpack Low Data */ },
	{ .two_byte=true, .opcode1=0x62, .reg_op=F_MODRM, .mnemonic="PUNPCKLDQ", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Unpack Low Data */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x62, .reg_op=F_MODRM, .mnemonic="PUNPCKLDQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Unpack Low Data */ },
	{ .two_byte=true, .opcode1=0x63, .reg_op=F_MODRM, .mnemonic="PACKSSWB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Pack with Signed Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x63, .reg_op=F_MODRM, .mnemonic="PACKSSWB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Pack with Signed Saturation */ },
	{ .two_byte=true, .opcode1=0x64, .reg_op=F_MODRM, .mnemonic="PCMPGTB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Compare Packed Signed Integers for Greater Than */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x64, .reg_op=F_MODRM, .mnemonic="PCMPGTB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Compare Packed Signed Integers for Greater Than */ },
	{ .two_byte=true, .opcode1=0x65, .reg_op=F_MODRM, .mnemonic="PCMPGTW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Compare Packed Signed Integers for Greater Than */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x65, .reg_op=F_MODRM, .mnemonic="PCMPGTW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Compare Packed Signed Integers for Greater Than */ },
	{ .two_byte=true, .opcode1=0x66, .reg_op=F_MODRM, .mnemonic="PCMPGTD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Compare Packed Signed Integers for Greater Than */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x66, .reg_op=F_MODRM, .mnemonic="PCMPGTD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Compare Packed Signed Integers for Greater Than */ },
	{ .two_byte=true, .opcode1=0x67, .reg_op=F_MODRM, .mnemonic="PACKUSWB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Pack with Unsigned Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x67, .reg_op=F_MODRM, .mnemonic="PACKUSWB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Pack with Unsigned Saturation */ },
	{ .two_byte=true, .opcode1=0x68, .reg_op=F_MODRM, .mnemonic="PUNPCKHBW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Unpack High Data */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x68, .reg_op=F_MODRM, .mnemonic="PUNPCKHBW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Unpack High Data */ },
	{ .two_byte=true, .opcode1=0x69, .reg_op=F_MODRM, .mnemonic="PUNPCKHWD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Unpack High Data */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x69, .reg_op=F_MODRM, .mnemonic="PUNPCKHWD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Unpack High Data */ },
	{ .two_byte=true, .opcode1=0x6A, .reg_op=F_MODRM, .mnemonic="PUNPCKHDQ", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Unpack High Data */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x6A, .reg_op=F_MODRM, .mnemonic="PUNPCKHDQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Unpack High Data */ },
	{ .two_byte=true, .opcode1=0x6B, .reg_op=F_MODRM, .mnemonic="PACKSSDW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Pack with Signed Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x6B, .reg_op=F_MODRM, .mnemonic="PACKSSDW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Pack with Signed Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x6C, .reg_op=F_MODRM, .mnemonic="PUNPCKLQDQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Unpack Low Data */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x6D, .reg_op=F_MODRM, .mnemonic="PUNPCKHQDQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Unpack High Data */ },
	{ .two_byte=true, .opcode1=0x6E, .m=MODOP_E, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="MOVD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_E | F_OPERAND_D, }, 0, 0, },  }, { .mnemonic="MOVQ", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_E | F_OPERAND_QP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Move Doubleword/Quadword */ },
	{ .prefix=0x66, .two_byte=true,  .m=MODOP_E,.opcode1=0x6E, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="MOVD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_E | F_OPERAND_D, }, 0, 0, },  }, { .mnemonic="MOVQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_E | F_OPERAND_QP, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Move Doubleword/Quadword */ },
	{ .two_byte=true, .opcode1=0x6F, .reg_op=F_MODRM, .mnemonic="MOVQ", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Quadword */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x6F, .reg_op=F_MODRM, .mnemonic="MOVDQA", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Move Aligned Double Quadword */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x6F, .reg_op=F_MODRM, .mnemonic="MOVDQU", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Move Unaligned Double Quadword */ },
	{ .two_byte=true, .opcode1=0x70, .reg_op=F_MODRM, .mnemonic="PSHUFW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Shuffle Packed Words */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x70, .reg_op=F_MODRM, .mnemonic="PSHUFLW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Shuffle Packed Low Words */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x70, .reg_op=F_MODRM, .mnemonic="PSHUFHW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Shuffle Packed High Words */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x70, .reg_op=F_MODRM, .mnemonic="PSHUFD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Shuffle Packed Doublewords */ },
	{ .two_byte=true, .opcode1=0x71, .reg_op=2, .mnemonic="PSRLW", .op={ {.f=F_ADDR_N | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x71, .reg_op=2, .mnemonic="PSRLW", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .two_byte=true, .opcode1=0x71, .reg_op=4, .mnemonic="PSRAW", .op={ {.f=F_ADDR_N | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Arithmetic */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x71, .reg_op=4, .mnemonic="PSRAW", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Arithmetic */ },
	{ .two_byte=true, .opcode1=0x71, .reg_op=6, .mnemonic="PSLLW", .op={ {.f=F_ADDR_N | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x71, .reg_op=6, .mnemonic="PSLLW", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .two_byte=true, .opcode1=0x72, .reg_op=2, .mnemonic="PSRLD", .op={ {.f=F_ADDR_N | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Double Quadword Right Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x72, .reg_op=2, .mnemonic="PSRLD", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Double Quadword Right Logical */ },
	{ .two_byte=true, .opcode1=0x72, .reg_op=4, .mnemonic="PSRAD", .op={ {.f=F_ADDR_N | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Arithmetic */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x72, .reg_op=4, .mnemonic="PSRAD", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Arithmetic */ },
	{ .two_byte=true, .opcode1=0x72, .reg_op=6, .mnemonic="PSLLD", .op={ {.f=F_ADDR_N | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x72, .reg_op=6, .mnemonic="PSLLD", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .two_byte=true, .opcode1=0x73, .reg_op=2, .mnemonic="PSRLQ", .op={ {.f=F_ADDR_N | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x73, .reg_op=2, .mnemonic="PSRLQ", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x73, .reg_op=3, .mnemonic="PSRLDQ", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Double Quadword Right Logical */ },
	{ .two_byte=true, .opcode1=0x73, .reg_op=6, .mnemonic="PSLLQ", .op={ {.f=F_ADDR_N | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x73, .reg_op=6, .mnemonic="PSLLQ", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x73, .reg_op=7, .mnemonic="PSLLDQ", .op={ {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Shift Double Quadword Left Logical */ },
	{ .two_byte=true, .opcode1=0x74, .reg_op=F_MODRM, .mnemonic="PCMPEQB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Compare Packed Data for Equal */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x74, .reg_op=F_MODRM, .mnemonic="PCMPEQB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Compare Packed Data for Equal */ },
	{ .two_byte=true, .opcode1=0x75, .reg_op=F_MODRM, .mnemonic="PCMPEQW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Compare Packed Data for Equal */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x75, .reg_op=F_MODRM, .mnemonic="PCMPEQW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Compare Packed Data for Equal */ },
	{ .two_byte=true, .opcode1=0x76, .reg_op=F_MODRM, .mnemonic="PCMPEQD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Compare Packed Data for Equal */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x76, .reg_op=F_MODRM, .mnemonic="PCMPEQD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Compare Packed Data for Equal */ },
	{ .two_byte=true, .opcode1=0x77, .mnemonic="EMMS", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Empty MMX Technology State */ },
	{ .two_byte=true, .opcode1=0x78, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="VMREAD", .op={ {.f=F_ADDR_E | F_OPERAND_Q, }, {.f=F_ADDR_G | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Read Field from Virtual-Machine Control Structure */ },
	{ .two_byte=true, .opcode1=0x79, .m=MODOP_E, .reg_op=F_MODRM, .mnemonic="VMWRITE", .op={ {.f=F_ADDR_G | F_OPERAND_Q, }, {.f=F_ADDR_E | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Write Field to Virtual-Machine Control Structure */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x7C, .reg_op=F_MODRM, .mnemonic="HADDPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Packed Double-FP Horizontal Add */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x7C, .reg_op=F_MODRM, .mnemonic="HADDPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Packed Single-FP Horizontal Add */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x7D, .reg_op=F_MODRM, .mnemonic="HSUBPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Packed Double-FP Horizontal Subtract */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0x7D, .reg_op=F_MODRM, .mnemonic="HSUBPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Packed Single-FP Horizontal Subtract */ },
	{ .two_byte=true, .opcode1=0x7E, .m=MODOP_E, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="MOVD", .op={ {.f=F_ADDR_E | F_OPERAND_D, }, {.f=F_ADDR_P | F_OPERAND_Q, }, 0, 0, },  }, { .mnemonic="MOVQ", .op={ {.f=F_ADDR_E | F_OPERAND_QP, }, {.f=F_ADDR_P | F_OPERAND_Q, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Move Doubleword/Quadword */ },
	{ .prefix=0x66, .two_byte=true,  .m=MODOP_E,.opcode1=0x7E, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="MOVD", .op={ {.f=F_ADDR_E | F_OPERAND_D, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, 0, 0, },  }, { .mnemonic="MOVQ", .op={ {.f=F_ADDR_E | F_OPERAND_QP, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Move Doubleword/Quadword */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x7E, .reg_op=F_MODRM, .mnemonic="MOVQ", .op={ {.f=F_ADDR_V | F_OPERAND_Q, }, {.f=F_ADDR_W | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Quadword */ },
	{ .two_byte=true, .opcode1=0x7F, .reg_op=F_MODRM, .mnemonic="MOVQ", .op={ {.f=F_ADDR_Q | F_OPERAND_Q, }, {.f=F_ADDR_P | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Quadword */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0x7F, .reg_op=F_MODRM, .mnemonic="MOVDQA", .op={ {.f=F_ADDR_W | F_OPERAND_DQ, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Move Aligned Double Quadword */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0x7F, .reg_op=F_MODRM, .mnemonic="MOVDQU", .op={ {.f=F_ADDR_W | F_OPERAND_DQ, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Move Unaligned Double Quadword */ },
	{ .two_byte=true, .opcode1=0x80, .mnemonic="JO", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, }, /* DESCRIPTION=Jump near if overflow (OF=1) */ },
	{ .two_byte=true, .opcode1=0x81, .mnemonic="JNO", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, }, /* DESCRIPTION=Jump near if not overflow (OF=0) */ },
	{ .two_byte=true, .opcode1=0x82, .ops=(struct instr_ops[3]){ { .mnemonic="JB", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JNAE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JC", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Jump near if below/not above or equal/carry (CF=1) */ },
	{ .two_byte=true, .opcode1=0x83, .ops=(struct instr_ops[3]){ { .mnemonic="JNB", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JAE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JNC", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Jump near if not below/above or equal/not carry (CF=0) */ },
	{ .two_byte=true, .opcode1=0x84, .ops=(struct instr_ops[2]){ { .mnemonic="JZ", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if zero/equal (ZF=1) */ },
	{ .two_byte=true, .opcode1=0x85, .ops=(struct instr_ops[2]){ { .mnemonic="JNZ", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JNE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if not zero/not equal (ZF=0) */ },
	{ .two_byte=true, .opcode1=0x86, .ops=(struct instr_ops[2]){ { .mnemonic="JBE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JNA", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if below or equal/not above (CF=1 OR ZF=1) */ },
	{ .two_byte=true, .opcode1=0x87, .ops=(struct instr_ops[2]){ { .mnemonic="JNBE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JA", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if not below or equal/above (CF=0 AND ZF=0) */ },
	{ .two_byte=true, .opcode1=0x88, .mnemonic="JS", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, }, /* DESCRIPTION=Jump near if sign (SF=1) */ },
	{ .two_byte=true, .opcode1=0x89, .mnemonic="JNS", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, }, /* DESCRIPTION=Jump near if not sign (SF=0) */ },
	{ .two_byte=true, .opcode1=0x8A, .ops=(struct instr_ops[2]){ { .mnemonic="JP", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JPE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if parity/parity even (PF=1) */ },
	{ .two_byte=true, .opcode1=0x8B, .ops=(struct instr_ops[2]){ { .mnemonic="JNP", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JPO", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if not parity/parity odd (PF=0) */ },
	{ .two_byte=true, .opcode1=0x8C, .ops=(struct instr_ops[2]){ { .mnemonic="JL", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JNGE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if less/not greater (SF!=OF) */ },
	{ .two_byte=true, .opcode1=0x8D, .ops=(struct instr_ops[2]){ { .mnemonic="JNL", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JGE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if not less/greater or equal (SF=OF) */ },
	{ .two_byte=true, .opcode1=0x8E, .ops=(struct instr_ops[2]){ { .mnemonic="JLE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JNG", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if less or equal/not greater ((ZF=1) OR (SF!=OF)) */ },
	{ .two_byte=true, .opcode1=0x8F, .ops=(struct instr_ops[2]){ { .mnemonic="JNLE", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  }, { .mnemonic="JG", .op={ {.f=F_ADDR_J | F_OPERAND_VDS, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Jump near if not less nor equal/greater ((ZF=0) AND (SF=OF)) */ },
	{ .two_byte=true, .opcode1=0x90, .reg_op=0xb0, .mnemonic="SETO", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Set Byte on Condition - overflow (OF=1) */ },
	{ .two_byte=true, .opcode1=0x91, .reg_op=0xb0, .mnemonic="SETNO", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Set Byte on Condition - not overflow (OF=0) */ },
	{ .two_byte=true, .opcode1=0x92, .reg_op=0xb0, .ops=(struct instr_ops[3]){ { .mnemonic="SETB", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETNAE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETC", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Set Byte on Condition - below/not above or equal/carry (CF=1) */ },
	{ .two_byte=true, .opcode1=0x93, .reg_op=0xb0, .ops=(struct instr_ops[3]){ { .mnemonic="SETNB", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETAE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETNC", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=3, /* DESCRIPTION=Set Byte on Condition - not below/above or equal/not carry (CF=0) */ },
	{ .two_byte=true, .opcode1=0x94, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETZ", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - zero/equal (ZF=1) */ },
	{ .two_byte=true, .opcode1=0x95, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETNZ", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETNE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - not zero/not equal (ZF=0) */ },
	{ .two_byte=true, .opcode1=0x96, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETBE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETNA", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - below or equal/not above (CF=1 OR ZF=1) */ },
	{ .two_byte=true, .opcode1=0x97, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETNBE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETA", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - not below or equal/above (CF=0 AND ZF=0) */ },
	{ .two_byte=true, .opcode1=0x98, .reg_op=0xb0, .mnemonic="SETS", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Set Byte on Condition - sign (SF=1) */ },
	{ .two_byte=true, .opcode1=0x99, .reg_op=0xb0, .mnemonic="SETNS", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Set Byte on Condition - not sign (SF=0) */ },
	{ .two_byte=true, .opcode1=0x9A, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETP", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETPE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - parity/parity even (PF=1) */ },
	{ .two_byte=true, .opcode1=0x9B, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETNP", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETPO", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - not parity/parity odd (PF=0) */ },
	{ .two_byte=true, .opcode1=0x9C, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETNGE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - less/not greater (SF!=OF) */ },
	{ .two_byte=true, .opcode1=0x9D, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETNL", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETGE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - not less/greater or equal (SF=OF) */ },
	{ .two_byte=true, .opcode1=0x9E, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETLE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETNG", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - less or equal/not greater ((ZF=1) OR (SF!=OF)) */ },
	{ .two_byte=true, .opcode1=0x9F, .reg_op=0xb0, .ops=(struct instr_ops[2]){ { .mnemonic="SETNLE", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  }, { .mnemonic="SETG", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, 0, },  } }, .ops_count=2, /* DESCRIPTION=Set Byte on Condition - not less nor equal/greater ((ZF=0) AND (SF=OF)) */ },
	{ .two_byte=true, .opcode1=0xA0, .mnemonic="PUSH", .op={ {.reg="FS", }, 0, 0, 0, }, /* DESCRIPTION=Push Word, Doubleword or Quadword Onto the Stack */ },
	{ .two_byte=true, .opcode1=0xA1, .mnemonic="POP", .op={ {.reg="FS", }, 0, 0, 0, }, /* DESCRIPTION=Pop a Value from the Stack */ },
	{ .two_byte=true, .opcode1=0xA2, .mnemonic="CPUID", .op={ {.v=REG_I_ANY}, {.reg="EAX", }, {.reg="ECX", }, {.v=REG_ANY}, }, /* DESCRIPTION=CPU Identification */ },
	{ .two_byte=true, .opcode1=0xA3, .reg_op=F_MODRM, .mnemonic="BT", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Bit Test */ },
	{ .two_byte=true, .opcode1=0xA4, .reg_op=F_MODRM, .mnemonic="SHLD", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Double Precision Shift Left */ },
	{ .two_byte=true, .opcode1=0xA5, .reg_op=F_MODRM, .mnemonic="SHLD", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, {.reg="CL", }, 0, }, /* DESCRIPTION=Double Precision Shift Left */ },
	{ .two_byte=true, .opcode1=0xA8, .mnemonic="PUSH", .op={ {.reg="GS", }, 0, 0, 0, }, /* DESCRIPTION=Push Word, Doubleword or Quadword Onto the Stack */ },
	{ .two_byte=true, .opcode1=0xA9, .mnemonic="POP", .op={ {.reg="GS", }, 0, 0, 0, }, /* DESCRIPTION=Pop a Value from the Stack */ },
	{ .two_byte=true, .opcode1=0xAA, .m=MODOP_S, .mnemonic="RSM", .op={ {.f=F_ADDR_F | F_OPERAND_W, }, 0, 0, 0, }, /* DESCRIPTION=Resume from System Management Mode */ },
	{ .two_byte=true, .opcode1=0xAB, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="BTS", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Bit Test and Set */ },
	{ .two_byte=true, .opcode1=0xAC, .reg_op=F_MODRM, .mnemonic="SHRD", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Double Precision Shift Right */ },
	{ .two_byte=true, .opcode1=0xAD, .reg_op=F_MODRM, .mnemonic="SHRD", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, {.reg="CL", }, 0, }, /* DESCRIPTION=Double Precision Shift Right */ },
	{ .two_byte=true, .opcode1=0xAE, .reg_op=0xb0, .mnemonic="FXSAVE", .op={ {.f=F_ADDR_M | F_OPERAND_STX, }, {.reg="ST", }, {.reg="ST1", }, {.v=REG_ANY}, }, /* DESCRIPTION=Save x87 FPU, MMX, XMM, and MXCSR State */ },
	{ .two_byte=true, .opcode1=0xAE, .m=MODOP_E, .reg_op=0xb0, .mnemonic="FXSAVE", .op={ {.f=F_ADDR_M | F_OPERAND_STX, }, {.reg="ST", }, {.reg="ST1", }, {.v=REG_ANY}, }, /* DESCRIPTION=Save x87 FPU, MMX, XMM, and MXCSR State */ },
	{ .two_byte=true, .opcode1=0xAE, .reg_op=1, .mnemonic="FXRSTOR", .op={ {.reg="ST", }, {.reg="ST1", }, {.reg="ST2", }, {.v=REG_ANY}, }, /* DESCRIPTION=Restore x87 FPU, MMX, XMM, and MXCSR State */ },
	{ .two_byte=true, .opcode1=0xAE, .m=MODOP_E, .reg_op=1, .mnemonic="FXRSTOR", .op={ {.reg="ST", }, {.reg="ST1", }, {.reg="ST2", }, {.v=REG_ANY}, }, /* DESCRIPTION=Restore x87 FPU, MMX, XMM, and MXCSR State */ },
	{ .two_byte=true, .opcode1=0xAE, .reg_op=2, .mnemonic="LDMXCSR", .op={ {.f=F_ADDR_M | F_OPERAND_D, }, 0, 0, 0, }, /* DESCRIPTION=Load MXCSR Register */ },
	{ .two_byte=true, .opcode1=0xAE, .reg_op=3, .mnemonic="STMXCSR", .op={ {.f=F_ADDR_M | F_OPERAND_D, }, 0, 0, 0, }, /* DESCRIPTION=Store MXCSR Register State */ },
	{ .two_byte=true, .opcode1=0xAE, .reg_op=4, .mnemonic="XSAVE", .op={ {.f=F_ADDR_M | 0x0}, {.reg="EDX", }, {.reg="EAX", }, {.v=REG_ANY}, }, /* DESCRIPTION=Save Processor Extended States */ },
	{ .two_byte=true, .opcode1=0xAE, .m=MODOP_E, .reg_op=4, .mnemonic="XSAVE", .op={ {.f=F_ADDR_M | 0x0}, {.reg="EDX", }, {.reg="EAX", }, {.v=REG_ANY}, }, /* DESCRIPTION=Save Processor Extended States */ },
	{ .two_byte=true, .opcode1=0xAE, .reg_op=5, .mnemonic="LFENCE", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Load Fence */ },
	{ .two_byte=true, .opcode1=0xAE, .m=MODOP_E, .reg_op=5, .mnemonic="XRSTOR", .op={ {.reg="ST", }, {.reg="ST1", }, {.reg="ST2", }, {.v=REG_ANY}, }, /* DESCRIPTION=Restore Processor Extended States */ },
	{ .two_byte=true, .opcode1=0xAE, .reg_op=6, .mnemonic="MFENCE", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Memory Fence */ },
	{ .two_byte=true, .opcode1=0xAE, .reg_op=7, .mnemonic="SFENCE", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Store Fence */ },
	{ .two_byte=true, .opcode1=0xAE, .reg_op=7, .mnemonic="CLFLUSH", .op={ {.f=F_ADDR_M | F_OPERAND_B, }, 0, 0, 0, }, /* DESCRIPTION=Flush Cache Line */ },
	{ .two_byte=true, .opcode1=0xAF, .reg_op=F_MODRM, .mnemonic="IMUL", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Signed Multiply */ },
	{ .two_byte=true, .opcode1=0xB0, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="CMPXCHG", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.reg="AL", }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Compare and Exchange */ },
	{ .two_byte=true, .opcode1=0xB1, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="CMPXCHG", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.reg="rAX", }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, }, /* DESCRIPTION=Compare and Exchange */ },
	{ .two_byte=true, .opcode1=0xB2, .reg_op=F_MODRM, .mnemonic="LSS", .op={ {.reg="SS", }, {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_M | F_OPERAND_PTP, }, 0, }, /* DESCRIPTION=Load Far Pointer */ },
	{ .two_byte=true, .opcode1=0xB3, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="BTR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Bit Test and Reset */ },
	{ .two_byte=true, .opcode1=0xB4, .reg_op=F_MODRM, .mnemonic="LFS", .op={ {.reg="FS", }, {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_M | F_OPERAND_PTP, }, 0, }, /* DESCRIPTION=Load Far Pointer */ },
	{ .two_byte=true, .opcode1=0xB5, .reg_op=F_MODRM, .mnemonic="LGS", .op={ {.reg="GS", }, {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_M | F_OPERAND_PTP, }, 0, }, /* DESCRIPTION=Load Far Pointer */ },
	{ .two_byte=true, .opcode1=0xB6, .reg_op=F_MODRM, .mnemonic="MOVZX", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Move with Zero-Extend */ },
	{ .two_byte=true, .opcode1=0xB7, .reg_op=F_MODRM, .mnemonic="MOVZX", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_W, }, 0, 0, }, /* DESCRIPTION=Move with Zero-Extend */ },
	{ .two_byte=true, .opcode1=0xB8, .mnemonic="JMPE", .op={ 0, 0, 0, 0, }, /* DESCRIPTION=Jump to IA-64 Instruction Set */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0xB8, .reg_op=F_MODRM, .mnemonic="POPCNT", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Bit Population Count */ },
	{ .two_byte=true, .opcode1=0xB9, .reg_op=F_MODRM, .mnemonic="UD", .op={ {.f=F_ADDR_G|0x0}, {.f=F_ADDR_E|0x0}, 0, 0, }, /* DESCRIPTION=Undefined Instruction */ },
	{ .two_byte=true, .opcode1=0xBA, .reg_op=4, .mnemonic="BT", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Bit Test */ },
	{ .two_byte=true, .opcode1=0xBA, .reg_op=5, .x=X_LOCK, .mnemonic="BTS", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Bit Test and Set */ },
	{ .two_byte=true, .opcode1=0xBA, .reg_op=6, .x=X_LOCK, .mnemonic="BTR", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Bit Test and Reset */ },
	{ .two_byte=true, .opcode1=0xBA, .reg_op=7, .x=X_LOCK, .mnemonic="BTC", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Bit Test and Complement */ },
	{ .two_byte=true, .opcode1=0xBB, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="BTC", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Bit Test and Complement */ },
	{ .two_byte=true, .opcode1=0xBC, .reg_op=F_MODRM, .mnemonic="BSF", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Bit Scan Forward */ },
	{ .two_byte=true, .opcode1=0xBD, .reg_op=F_MODRM, .mnemonic="BSR", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Bit Scan Reverse */ },
	{ .two_byte=true, .opcode1=0xBE, .reg_op=F_MODRM, .mnemonic="MOVSX", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Move with Sign-Extension */ },
	{ .two_byte=true, .opcode1=0xBF, .reg_op=F_MODRM, .mnemonic="MOVSX", .op={ {.f=F_ADDR_G | F_OPERAND_VQP, }, {.f=F_ADDR_E | F_OPERAND_W, }, 0, 0, }, /* DESCRIPTION=Move with Sign-Extension */ },
	{ .two_byte=true, .opcode1=0xC0, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="XADD", .op={ {.f=F_ADDR_E | F_OPERAND_B, }, {.f=F_ADDR_G | F_OPERAND_B, }, 0, 0, }, /* DESCRIPTION=Exchange and Add */ },
	{ .two_byte=true, .opcode1=0xC1, .reg_op=F_MODRM, .x=X_LOCK, .mnemonic="XADD", .op={ {.f=F_ADDR_E | F_OPERAND_VQP, }, {.f=F_ADDR_G | F_OPERAND_VQP, }, 0, 0, }, /* DESCRIPTION=Exchange and Add */ },
	{ .two_byte=true, .opcode1=0xC2, .reg_op=F_MODRM, .mnemonic="CMPPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Compare Packed Single-FP Values */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0xC2, .reg_op=F_MODRM, .mnemonic="CMPSS", .op={ {.f=F_ADDR_V | F_OPERAND_SS, }, {.f=F_ADDR_W | F_OPERAND_SS, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Compare Scalar Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xC2, .reg_op=F_MODRM, .mnemonic="CMPPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Compare Packed Double-FP Values */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0xC2, .reg_op=F_MODRM, .mnemonic="CMPSD", .op={ {.f=F_ADDR_V | F_OPERAND_SD, }, {.f=F_ADDR_W | F_OPERAND_SD, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Compare Scalar Double-FP Values */ },
	{ .two_byte=true, .opcode1=0xC3, .reg_op=F_MODRM, .mnemonic="MOVNTI", .op={ {.f=F_ADDR_M | F_OPERAND_DQP, }, {.f=F_ADDR_G | F_OPERAND_DQP, }, 0, 0, }, /* DESCRIPTION=Store Doubleword Using Non-Temporal Hint */ },
	{ .two_byte=true, .opcode1=0xC4, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="PINSRW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_R | F_OPERAND_DQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  }, { .mnemonic="PINSRW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_M | F_OPERAND_W, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  } }, .ops_count=2, /* DESCRIPTION=Insert Word */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xC4, .reg_op=F_MODRM, .ops=(struct instr_ops[2]){ { .mnemonic="PINSRW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_R | F_OPERAND_DQP, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  }, { .mnemonic="PINSRW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_M | F_OPERAND_W, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, },  } }, .ops_count=2, /* DESCRIPTION=Insert Word */ },
	{ .two_byte=true, .opcode1=0xC5, .reg_op=F_MODRM, .mnemonic="PEXTRW", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_N | F_OPERAND_Q, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Extract Word */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xC5, .reg_op=F_MODRM, .mnemonic="PEXTRW", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_U | F_OPERAND_DQ, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Extract Word */ },
	{ .two_byte=true, .opcode1=0xC6, .reg_op=F_MODRM, .mnemonic="SHUFPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Shuffle Packed Single-FP Values */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xC6, .reg_op=F_MODRM, .mnemonic="SHUFPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, {.f=F_ADDR_I | F_OPERAND_B, }, 0, }, /* DESCRIPTION=Shuffle Packed Double-FP Values */ },
	{ .two_byte=true, .opcode1=0xC7, .reg_op=1, .x=X_LOCK, .mnemonic="CMPXCHG8B", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, {.reg="EAX", }, {.reg="EDX", }, {.v=REG_ANY}, }, /* DESCRIPTION=Compare and Exchange Bytes */ },
	{ .two_byte=true, .opcode1=0xC7, .m=MODOP_E, .reg_op=1, .x=X_LOCK, .ops=(struct instr_ops[2]){ { .mnemonic="CMPXCHG8B", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, {.reg="EAX", }, {.reg="EDX", }, {.v=REG_ANY}, },  }, { .mnemonic="CMPXCHG16B", .op={ {.f=F_ADDR_M | F_OPERAND_DQ, }, {.reg="RAX", }, {.reg="RDX", }, {.v=REG_ANY}, },  } }, .ops_count=2, /* DESCRIPTION=Compare and Exchange Bytes */ },
	{ .two_byte=true, .opcode1=0xC7, .m=MODOP_P, .reg_op=6, .mnemonic="VMPTRLD", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, 0, 0, 0, }, /* DESCRIPTION=Load Pointer to Virtual-Machine Control Structure */ },
	{ .prefix=0x66, .two_byte=true,  .m=MODOP_P,.opcode1=0xC7, .reg_op=6, .mnemonic="VMCLEAR", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, 0, 0, 0, }, /* DESCRIPTION=Clear Virtual-Machine Control Structure */ },
	{ .prefix=0xF3, .two_byte=true,  .m=MODOP_P,.opcode1=0xC7, .reg_op=6, .mnemonic="VMXON", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, 0, 0, 0, }, /* DESCRIPTION=Enter VMX Operation */ },
	{ .two_byte=true, .opcode1=0xC7, .m=MODOP_P, .reg_op=7, .mnemonic="VMPTRST", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, 0, 0, 0, }, /* DESCRIPTION=Store Pointer to Virtual-Machine Control Structure */ },
	{ .two_byte=true, .opcode1=0xC8, .flds="+r", .mnemonic="BSWAP", .op={ {.f=F_ADDR_Z | F_OPERAND_VQP, }, 0, 0, 0, }, /* DESCRIPTION=Byte Swap */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD0, .reg_op=F_MODRM, .mnemonic="ADDSUBPD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Packed Double-FP Add/Subtract */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0xD0, .reg_op=F_MODRM, .mnemonic="ADDSUBPS", .op={ {.f=F_ADDR_V | F_OPERAND_PS, }, {.f=F_ADDR_W | F_OPERAND_PS, }, 0, 0, }, /* DESCRIPTION=Packed Single-FP Add/Subtract */ },
	{ .two_byte=true, .opcode1=0xD1, .reg_op=F_MODRM, .mnemonic="PSRLW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD1, .reg_op=F_MODRM, .mnemonic="PSRLW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .two_byte=true, .opcode1=0xD2, .reg_op=F_MODRM, .mnemonic="PSRLD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD2, .reg_op=F_MODRM, .mnemonic="PSRLD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .two_byte=true, .opcode1=0xD3, .reg_op=F_MODRM, .mnemonic="PSRLQ", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD3, .reg_op=F_MODRM, .mnemonic="PSRLQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Logical */ },
	{ .two_byte=true, .opcode1=0xD4, .reg_op=F_MODRM, .mnemonic="PADDQ", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Add Packed Quadword Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD4, .reg_op=F_MODRM, .mnemonic="PADDQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Add Packed Quadword Integers */ },
	{ .two_byte=true, .opcode1=0xD5, .reg_op=F_MODRM, .mnemonic="PMULLW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Signed Integers and Store Low Result */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD5, .reg_op=F_MODRM, .mnemonic="PMULLW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Signed Integers and Store Low Result */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD6, .reg_op=F_MODRM, .mnemonic="MOVQ", .op={ {.f=F_ADDR_W | F_OPERAND_Q, }, {.f=F_ADDR_V | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Quadword */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0xD6, .reg_op=F_MODRM, .mnemonic="MOVQ2DQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_N | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Quadword from MMX Technology to XMM Register */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0xD6, .reg_op=F_MODRM, .mnemonic="MOVDQ2Q", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_U | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Quadword from XMM to MMX Technology Register */ },
	{ .two_byte=true, .opcode1=0xD7, .reg_op=F_MODRM, .mnemonic="PMOVMSKB", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_N | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Move Byte Mask */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD7, .reg_op=F_MODRM, .mnemonic="PMOVMSKB", .op={ {.f=F_ADDR_G | F_OPERAND_DQP, }, {.f=F_ADDR_U | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Move Byte Mask */ },
	{ .two_byte=true, .opcode1=0xD8, .reg_op=F_MODRM, .mnemonic="PSUBUSB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Unsigned Integers with Unsigned Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD8, .reg_op=F_MODRM, .mnemonic="PSUBUSB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Unsigned Integers with Unsigned Saturation */ },
	{ .two_byte=true, .opcode1=0xD9, .reg_op=F_MODRM, .mnemonic="PSUBUSW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Unsigned Integers with Unsigned Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xD9, .reg_op=F_MODRM, .mnemonic="PSUBUSW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Unsigned Integers with Unsigned Saturation */ },
	{ .two_byte=true, .opcode1=0xDA, .reg_op=F_MODRM, .mnemonic="PMINUB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Minimum of Packed Unsigned Byte Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xDA, .reg_op=F_MODRM, .mnemonic="PMINUB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Minimum of Packed Unsigned Byte Integers */ },
	{ .two_byte=true, .opcode1=0xDB, .reg_op=F_MODRM, .mnemonic="PAND", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xDB, .reg_op=F_MODRM, .mnemonic="PAND", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Logical AND */ },
	{ .two_byte=true, .opcode1=0xDC, .reg_op=F_MODRM, .mnemonic="PADDUSB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Add Packed Unsigned Integers with Unsigned Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xDC, .reg_op=F_MODRM, .mnemonic="PADDUSB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Add Packed Unsigned Integers with Unsigned Saturation */ },
	{ .two_byte=true, .opcode1=0xDD, .reg_op=F_MODRM, .mnemonic="PADDUSW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Add Packed Unsigned Integers with Unsigned Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xDD, .reg_op=F_MODRM, .mnemonic="PADDUSW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Add Packed Unsigned Integers with Unsigned Saturation */ },
	{ .two_byte=true, .opcode1=0xDE, .reg_op=F_MODRM, .mnemonic="PMAXUB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Maximum of Packed Unsigned Byte Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xDE, .reg_op=F_MODRM, .mnemonic="PMAXUB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Maximum of Packed Unsigned Byte Integers */ },
	{ .two_byte=true, .opcode1=0xDF, .reg_op=F_MODRM, .mnemonic="PANDN", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Logical AND NOT */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xDF, .reg_op=F_MODRM, .mnemonic="PANDN", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Logical AND NOT */ },
	{ .two_byte=true, .opcode1=0xE0, .reg_op=F_MODRM, .mnemonic="PAVGB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Average Packed Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE0, .reg_op=F_MODRM, .mnemonic="PAVGB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Average Packed Integers */ },
	{ .two_byte=true, .opcode1=0xE1, .reg_op=F_MODRM, .mnemonic="PSRAW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Arithmetic */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE1, .reg_op=F_MODRM, .mnemonic="PSRAW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Arithmetic */ },
	{ .two_byte=true, .opcode1=0xE2, .reg_op=F_MODRM, .mnemonic="PSRAD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Arithmetic */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE2, .reg_op=F_MODRM, .mnemonic="PSRAD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Right Arithmetic */ },
	{ .two_byte=true, .opcode1=0xE3, .reg_op=F_MODRM, .mnemonic="PAVGW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Average Packed Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE3, .reg_op=F_MODRM, .mnemonic="PAVGW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Average Packed Integers */ },
	{ .two_byte=true, .opcode1=0xE4, .reg_op=F_MODRM, .mnemonic="PMULHUW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Unsigned Integers and Store High Result */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE4, .reg_op=F_MODRM, .mnemonic="PMULHUW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Unsigned Integers and Store High Result */ },
	{ .two_byte=true, .opcode1=0xE5, .reg_op=F_MODRM, .mnemonic="PMULHW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Signed Integers and Store High Result */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE5, .reg_op=F_MODRM, .mnemonic="PMULHW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Signed Integers and Store High Result */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0xE6, .reg_op=F_MODRM, .mnemonic="CVTPD2DQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Convert Packed Double-FP Values to DW Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE6, .reg_op=F_MODRM, .mnemonic="CVTTPD2DQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_PD, }, 0, 0, }, /* DESCRIPTION=Convert with Trunc. Packed Double-FP Values to DW Integers */ },
	{ .prefix=0xF3, .two_byte=true, .opcode1=0xE6, .reg_op=F_MODRM, .mnemonic="CVTDQ2PD", .op={ {.f=F_ADDR_V | F_OPERAND_PD, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Convert Packed DW Integers to Double-FP Values */ },
	{ .two_byte=true, .opcode1=0xE7, .reg_op=F_MODRM, .mnemonic="MOVNTQ", .op={ {.f=F_ADDR_M | F_OPERAND_Q, }, {.f=F_ADDR_P | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Store of Quadword Using Non-Temporal Hint */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE7, .reg_op=F_MODRM, .mnemonic="MOVNTDQ", .op={ {.f=F_ADDR_M | F_OPERAND_DQ, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Store Double Quadword Using Non-Temporal Hint */ },
	{ .two_byte=true, .opcode1=0xE8, .reg_op=F_MODRM, .mnemonic="PSUBSB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Signed Integers with Signed Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE8, .reg_op=F_MODRM, .mnemonic="PSUBSB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Signed Integers with Signed Saturation */ },
	{ .two_byte=true, .opcode1=0xE9, .reg_op=F_MODRM, .mnemonic="PSUBSW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Signed Integers with Signed Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xE9, .reg_op=F_MODRM, .mnemonic="PSUBSW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Signed Integers with Signed Saturation */ },
	{ .two_byte=true, .opcode1=0xEA, .reg_op=F_MODRM, .mnemonic="PMINSW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Minimum of Packed Signed Word Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xEA, .reg_op=F_MODRM, .mnemonic="PMINSW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Minimum of Packed Signed Word Integers */ },
	{ .two_byte=true, .opcode1=0xEB, .reg_op=F_MODRM, .mnemonic="POR", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical OR */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xEB, .reg_op=F_MODRM, .mnemonic="POR", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Bitwise Logical OR */ },
	{ .two_byte=true, .opcode1=0xEC, .reg_op=F_MODRM, .mnemonic="PADDSB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Add Packed Signed Integers with Signed Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xEC, .reg_op=F_MODRM, .mnemonic="PADDSB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Add Packed Signed Integers with Signed Saturation */ },
	{ .two_byte=true, .opcode1=0xED, .reg_op=F_MODRM, .mnemonic="PADDSW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Add Packed Signed Integers with Signed Saturation */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xED, .reg_op=F_MODRM, .mnemonic="PADDSW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Add Packed Signed Integers with Signed Saturation */ },
	{ .two_byte=true, .opcode1=0xEE, .reg_op=F_MODRM, .mnemonic="PMAXSW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Maximum of Packed Signed Word Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xEE, .reg_op=F_MODRM, .mnemonic="PMAXSW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Maximum of Packed Signed Word Integers */ },
	{ .two_byte=true, .opcode1=0xEF, .reg_op=F_MODRM, .mnemonic="PXOR", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xEF, .reg_op=F_MODRM, .mnemonic="PXOR", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Logical Exclusive OR */ },
	{ .prefix=0xF2, .two_byte=true, .opcode1=0xF0, .reg_op=F_MODRM, .mnemonic="LDDQU", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_M | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Load Unaligned Integer 128 Bits */ },
	{ .two_byte=true, .opcode1=0xF1, .reg_op=F_MODRM, .mnemonic="PSLLW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xF1, .reg_op=F_MODRM, .mnemonic="PSLLW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .two_byte=true, .opcode1=0xF2, .reg_op=F_MODRM, .mnemonic="PSLLD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xF2, .reg_op=F_MODRM, .mnemonic="PSLLD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .two_byte=true, .opcode1=0xF3, .reg_op=F_MODRM, .mnemonic="PSLLQ", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xF3, .reg_op=F_MODRM, .mnemonic="PSLLQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Shift Packed Data Left Logical */ },
	{ .two_byte=true, .opcode1=0xF4, .reg_op=F_MODRM, .mnemonic="PMULUDQ", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Unsigned DW Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xF4, .reg_op=F_MODRM, .mnemonic="PMULUDQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Multiply Packed Unsigned DW Integers */ },
	{ .two_byte=true, .opcode1=0xF5, .reg_op=F_MODRM, .mnemonic="PMADDWD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_D, }, 0, 0, }, /* DESCRIPTION=Multiply and Add Packed Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xF5, .reg_op=F_MODRM, .mnemonic="PMADDWD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Multiply and Add Packed Integers */ },
	{ .two_byte=true, .opcode1=0xF6, .reg_op=F_MODRM, .mnemonic="PSADBW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Compute Sum of Absolute Differences */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xF6, .reg_op=F_MODRM, .mnemonic="PSADBW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Compute Sum of Absolute Differences */ },
	{ .two_byte=true, .opcode1=0xF7, .reg_op=F_MODRM, .mnemonic="MASKMOVQ", .op={ {.f=F_ADDR_BD | F_OPERAND_Q, }, {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_N | F_OPERAND_Q, }, 0, }, /* DESCRIPTION=Store Selected Bytes of Quadword */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xF7, .reg_op=F_MODRM, .mnemonic="MASKMOVDQU", .op={ {.f=F_ADDR_BD | F_OPERAND_DQ, }, {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_U | F_OPERAND_DQ, }, 0, }, /* DESCRIPTION=Store Selected Bytes of Double Quadword */ },
	{ .two_byte=true, .opcode1=0xF8, .reg_op=F_MODRM, .mnemonic="PSUBB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xF8, .reg_op=F_MODRM, .mnemonic="PSUBB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Integers */ },
	{ .two_byte=true, .opcode1=0xF9, .reg_op=F_MODRM, .mnemonic="PSUBW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xF9, .reg_op=F_MODRM, .mnemonic="PSUBW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Integers */ },
	{ .two_byte=true, .opcode1=0xFA, .reg_op=F_MODRM, .mnemonic="PSUBD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xFA, .reg_op=F_MODRM, .mnemonic="PSUBD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Integers */ },
	{ .two_byte=true, .opcode1=0xFB, .reg_op=F_MODRM, .mnemonic="PSUBQ", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Quadword Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xFB, .reg_op=F_MODRM, .mnemonic="PSUBQ", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Subtract Packed Quadword Integers */ },
	{ .two_byte=true, .opcode1=0xFC, .reg_op=F_MODRM, .mnemonic="PADDB", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Add Packed Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xFC, .reg_op=F_MODRM, .mnemonic="PADDB", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Add Packed Integers */ },
	{ .two_byte=true, .opcode1=0xFD, .reg_op=F_MODRM, .mnemonic="PADDW", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Add Packed Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xFD, .reg_op=F_MODRM, .mnemonic="PADDW", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Add Packed Integers */ },
	{ .two_byte=true, .opcode1=0xFE, .reg_op=F_MODRM, .mnemonic="PADDD", .op={ {.f=F_ADDR_P | F_OPERAND_Q, }, {.f=F_ADDR_Q | F_OPERAND_Q, }, 0, 0, }, /* DESCRIPTION=Add Packed Integers */ },
	{ .prefix=0x66, .two_byte=true, .opcode1=0xFE, .reg_op=F_MODRM, .mnemonic="PADDD", .op={ {.f=F_ADDR_V | F_OPERAND_DQ, }, {.f=F_ADDR_W | F_OPERAND_DQ, }, 0, 0, }, /* DESCRIPTION=Add Packed Integers */ },
};