// Seed: 1739065546
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  initial id_1 = 1;
  wire id_3, id_4;
  tri1 id_5, id_6, id_7 = id_5 || 1;
endmodule : SymbolIdentifier
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4,
    input uwire id_5,
    id_15,
    input tri1 id_6,
    input wire id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input wor id_11,
    output wor id_12,
    output uwire id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15
  );
endmodule
