--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39729 paths analyzed, 3066 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.764ns.
--------------------------------------------------------------------------------
Slack:                  10.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd22 (FF)
  Destination:          game_FSM/M_user_input_2_1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.714ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.740 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd22 to game_FSM/M_user_input_2_1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.476   game_FSM/M_state_q_FSM_FFd22
                                                       game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A5      net (fanout=10)       1.178   game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2_SW0
    SLICE_X13Y42.B5      net (fanout=1)        0.440   game_FSM/N14
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X13Y9.B4       net (fanout=41)       4.808   game_FSM/M_state_q[3]
    SLICE_X13Y9.CLK      Tas                   0.373   M_game_FSM_user_input_112[39]
                                                       game_FSM/M_user_input_2_1_q_1_rstpot
                                                       game_FSM/M_user_input_2_1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.714ns (1.861ns logic, 7.853ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  10.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd22 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.617ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.739 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd22 to game_FSM/M_user_input_2_3_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.476   game_FSM/M_state_q_FSM_FFd22
                                                       game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A5      net (fanout=10)       1.178   game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2_SW0
    SLICE_X13Y42.B5      net (fanout=1)        0.440   game_FSM/N14
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X14Y8.BX       net (fanout=41)       4.970   game_FSM/M_state_q[3]
    SLICE_X14Y8.CLK      Tdick                 0.114   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.617ns (1.602ns logic, 8.015ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  10.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_bull_count_q_0 (FF)
  Destination:          game_FSM/M_bull_cow_2_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.688 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_bull_count_q_0 to game_FSM/M_bull_cow_2_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AMUX    Tshcko                0.576   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_bull_count_q_0
    SLICE_X13Y21.B3      net (fanout=17)       2.842   M_game_FSM_led_out_2[0]
    SLICE_X13Y21.B       Tilo                  0.259   game_FSM/M_user_input_1_3_q[3]
                                                       game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o<2>1
    SLICE_X11Y41.B4      net (fanout=5)        2.506   game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o
    SLICE_X11Y41.B       Tilo                  0.259   M_game_FSM_led_out_4[2]
                                                       game_FSM/M_bull_cow_0_d<11>2
    SLICE_X13Y17.AX      net (fanout=7)        2.996   game_FSM/M_bull_cow_0_d[11]
    SLICE_X13Y17.CLK     Tdick                 0.114   game_FSM/M_bull_cow_2_q[15]
                                                       game_FSM/M_bull_cow_2_q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.552ns (1.208ns logic, 8.344ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  10.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd21 (FF)
  Destination:          game_FSM/M_user_input_2_1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.558ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.740 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd21 to game_FSM/M_user_input_2_1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B1      net (fanout=12)       1.767   game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X13Y9.B4       net (fanout=41)       4.808   game_FSM/M_state_q[3]
    SLICE_X13Y9.CLK      Tas                   0.373   M_game_FSM_user_input_112[39]
                                                       game_FSM/M_user_input_2_1_q_1_rstpot
                                                       game_FSM/M_user_input_2_1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.558ns (1.556ns logic, 8.002ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  10.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd22 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.551ns (Levels of Logic = 5)
  Clock Path Skew:      0.013ns (0.768 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd22 to game_FSM/M_user_input_2_0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.476   game_FSM/M_state_q_FSM_FFd22
                                                       game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A5      net (fanout=10)       1.178   game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2_SW0
    SLICE_X13Y42.B5      net (fanout=1)        0.440   game_FSM/N14
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X10Y6.B5       net (fanout=41)       4.669   game_FSM/M_state_q[3]
    SLICE_X10Y6.CLK      Tas                   0.349   M_game_FSM_user_input_112[35]
                                                       game_FSM/M_user_input_2_0_q_1_rstpot
                                                       game_FSM/M_user_input_2_0_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.551ns (1.837ns logic, 7.714ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  10.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd22 (FF)
  Destination:          game_FSM/M_user_input_3_0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.528ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.751 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd22 to game_FSM/M_user_input_3_0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.476   game_FSM/M_state_q_FSM_FFd22
                                                       game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A5      net (fanout=10)       1.178   game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2_SW0
    SLICE_X13Y42.B5      net (fanout=1)        0.440   game_FSM/N14
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X17Y14.C4      net (fanout=41)       4.622   game_FSM/M_state_q[3]
    SLICE_X17Y14.CLK     Tas                   0.373   game_FSM/M_user_input_3_0_q[2]
                                                       game_FSM/M_user_input_3_0_q_1_rstpot
                                                       game_FSM/M_user_input_3_0_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.528ns (1.861ns logic, 7.667ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd22 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.534ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.771 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd22 to game_FSM/M_user_input_2_2_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.476   game_FSM/M_state_q_FSM_FFd22
                                                       game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A5      net (fanout=10)       1.178   game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2_SW0
    SLICE_X13Y42.B5      net (fanout=1)        0.440   game_FSM/N14
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X10Y5.BX       net (fanout=41)       4.887   game_FSM/M_state_q[3]
    SLICE_X10Y5.CLK      Tdick                 0.114   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.534ns (1.602ns logic, 7.932ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  10.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd21 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.461ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.739 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd21 to game_FSM/M_user_input_2_3_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B1      net (fanout=12)       1.767   game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X14Y8.BX       net (fanout=41)       4.970   game_FSM/M_state_q[3]
    SLICE_X14Y8.CLK      Tdick                 0.114   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.461ns (1.297ns logic, 8.164ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  10.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd21 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.395ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.768 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd21 to game_FSM/M_user_input_2_0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B1      net (fanout=12)       1.767   game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X10Y6.B5       net (fanout=41)       4.669   game_FSM/M_state_q[3]
    SLICE_X10Y6.CLK      Tas                   0.349   M_game_FSM_user_input_112[35]
                                                       game_FSM/M_user_input_2_0_q_1_rstpot
                                                       game_FSM/M_user_input_2_0_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.395ns (1.532ns logic, 7.863ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  10.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd21 (FF)
  Destination:          game_FSM/M_user_input_3_0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.372ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.751 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd21 to game_FSM/M_user_input_3_0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B1      net (fanout=12)       1.767   game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X17Y14.C4      net (fanout=41)       4.622   game_FSM/M_state_q[3]
    SLICE_X17Y14.CLK     Tas                   0.373   game_FSM/M_user_input_3_0_q[2]
                                                       game_FSM/M_user_input_3_0_q_1_rstpot
                                                       game_FSM/M_user_input_3_0_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.372ns (1.556ns logic, 7.816ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  10.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd21 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.378ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.771 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd21 to game_FSM/M_user_input_2_2_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   game_FSM/M_state_q_FSM_FFd21
                                                       game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B1      net (fanout=12)       1.767   game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X10Y5.BX       net (fanout=41)       4.887   game_FSM/M_state_q[3]
    SLICE_X10Y5.CLK      Tdick                 0.114   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.378ns (1.297ns logic, 8.081ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  10.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_bull_count_q_1 (FF)
  Destination:          game_FSM/M_bull_cow_2_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.688 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_bull_count_q_1 to game_FSM/M_bull_cow_2_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.525   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_bull_count_q_1
    SLICE_X13Y21.B5      net (fanout=17)       2.654   M_game_FSM_led_out_2[1]
    SLICE_X13Y21.B       Tilo                  0.259   game_FSM/M_user_input_1_3_q[3]
                                                       game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o<2>1
    SLICE_X11Y41.B4      net (fanout=5)        2.506   game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o
    SLICE_X11Y41.B       Tilo                  0.259   M_game_FSM_led_out_4[2]
                                                       game_FSM/M_bull_cow_0_d<11>2
    SLICE_X13Y17.AX      net (fanout=7)        2.996   game_FSM/M_bull_cow_0_d[11]
    SLICE_X13Y17.CLK     Tdick                 0.114   game_FSM/M_bull_cow_2_q[15]
                                                       game_FSM/M_bull_cow_2_q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.313ns (1.157ns logic, 8.156ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  10.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_bull_count_q_0 (FF)
  Destination:          game_FSM/M_bull_cow_3_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.239ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_bull_count_q_0 to game_FSM/M_bull_cow_3_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AMUX    Tshcko                0.576   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_bull_count_q_0
    SLICE_X13Y21.B3      net (fanout=17)       2.842   M_game_FSM_led_out_2[0]
    SLICE_X13Y21.B       Tilo                  0.259   game_FSM/M_user_input_1_3_q[3]
                                                       game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o<2>1
    SLICE_X11Y41.B4      net (fanout=5)        2.506   game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o
    SLICE_X11Y41.B       Tilo                  0.259   M_game_FSM_led_out_4[2]
                                                       game_FSM/M_bull_cow_0_d<11>2
    SLICE_X17Y19.AX      net (fanout=7)        2.683   game_FSM/M_bull_cow_0_d[11]
    SLICE_X17Y19.CLK     Tdick                 0.114   game_FSM/M_bull_cow_3_q[15]
                                                       game_FSM/M_bull_cow_3_q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.239ns (1.208ns logic, 8.031ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  10.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_bull_count_q_2 (FF)
  Destination:          game_FSM/M_bull_cow_2_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.688 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_bull_count_q_2 to game_FSM/M_bull_cow_2_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.525   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_bull_count_q_2
    SLICE_X13Y21.B4      net (fanout=14)       2.515   M_game_FSM_led_out_2[2]
    SLICE_X13Y21.B       Tilo                  0.259   game_FSM/M_user_input_1_3_q[3]
                                                       game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o<2>1
    SLICE_X11Y41.B4      net (fanout=5)        2.506   game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o
    SLICE_X11Y41.B       Tilo                  0.259   M_game_FSM_led_out_4[2]
                                                       game_FSM/M_bull_cow_0_d<11>2
    SLICE_X13Y17.AX      net (fanout=7)        2.996   game_FSM/M_bull_cow_0_d[11]
    SLICE_X13Y17.CLK     Tdick                 0.114   game_FSM/M_bull_cow_2_q[15]
                                                       game_FSM/M_bull_cow_2_q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.174ns (1.157ns logic, 8.017ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  10.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_bull_count_q_0 (FF)
  Destination:          game_FSM/M_bull_cow_1_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.146ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.717 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_bull_count_q_0 to game_FSM/M_bull_cow_1_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AMUX    Tshcko                0.576   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_bull_count_q_0
    SLICE_X13Y21.B3      net (fanout=17)       2.842   M_game_FSM_led_out_2[0]
    SLICE_X13Y21.B       Tilo                  0.259   game_FSM/M_user_input_1_3_q[3]
                                                       game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o<2>1
    SLICE_X11Y41.B4      net (fanout=5)        2.506   game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o
    SLICE_X11Y41.B       Tilo                  0.259   M_game_FSM_led_out_4[2]
                                                       game_FSM/M_bull_cow_0_d<11>2
    SLICE_X10Y17.AX      net (fanout=7)        2.590   game_FSM/M_bull_cow_0_d[11]
    SLICE_X10Y17.CLK     Tdick                 0.114   game_FSM/M_bull_cow_1_q[15]
                                                       game_FSM/M_bull_cow_1_q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.146ns (1.208ns logic, 7.938ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  10.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd35_1 (FF)
  Destination:          game_FSM/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.106ns (Levels of Logic = 6)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd35_1 to game_FSM/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd35_1
                                                       game_FSM/M_state_q_FSM_FFd35_1
    SLICE_X19Y44.B4      net (fanout=1)        0.810   game_FSM/M_state_q_FSM_FFd35_0
    SLICE_X19Y44.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd35_1
                                                       game_FSM/_n7966<0>1
    SLICE_X19Y40.C2      net (fanout=12)       1.722   game_FSM/_n7966[7]
    SLICE_X19Y40.C       Tilo                  0.259   M_game_FSM_led_out_1[1]
                                                       game_FSM/beta/inputAlu_a<15>1
    SLICE_X22Y41.BX      net (fanout=2)        1.112   game_FSM/beta/inputAlu_a[1]
    SLICE_X22Y41.COUT    Tbxcy                 0.197   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y42.CMUX    Tcinc                 0.289   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X19Y42.C1      net (fanout=2)        1.129   game_FSM/beta/mastermind_alu/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X19Y42.C       Tilo                  0.259   game_FSM/M_beta_fsmregisterbull[7]
                                                       game_FSM/beta/mastermind_alu/Mmux_alu131
    SLICE_X19Y43.B1      net (fanout=3)        1.190   game_FSM/M_mastermind_alu_alu[6]
    SLICE_X19Y43.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd1_1
                                                       game_FSM/M_state_q_FSM_FFd1-In1
    SLICE_X11Y45.AX      net (fanout=2)        1.074   game_FSM/M_state_q_FSM_FFd1-In
    SLICE_X11Y45.CLK     Tdick                 0.114   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.106ns (2.066ns logic, 7.040ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  10.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd29 (FF)
  Destination:          game_FSM/M_user_input_2_1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.114ns (Levels of Logic = 5)
  Clock Path Skew:      0.022ns (0.740 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd29 to game_FSM/M_user_input_2_1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.AQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd33
                                                       game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y42.A6      net (fanout=11)       0.624   game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y42.A       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2_SW0
    SLICE_X13Y42.B5      net (fanout=1)        0.440   game_FSM/N14
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X13Y9.B4       net (fanout=41)       4.808   game_FSM/M_state_q[3]
    SLICE_X13Y9.CLK      Tas                   0.373   M_game_FSM_user_input_112[39]
                                                       game_FSM/M_user_input_2_1_q_1_rstpot
                                                       game_FSM/M_user_input_2_1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.114ns (1.815ns logic, 7.299ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  10.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_bull_count_q_0 (FF)
  Destination:          game_FSM/M_bull_cow_0_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.030ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.677 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_bull_count_q_0 to game_FSM/M_bull_cow_0_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AMUX    Tshcko                0.576   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_bull_count_q_0
    SLICE_X13Y21.B3      net (fanout=17)       2.842   M_game_FSM_led_out_2[0]
    SLICE_X13Y21.B       Tilo                  0.259   game_FSM/M_user_input_1_3_q[3]
                                                       game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o<2>1
    SLICE_X11Y41.B4      net (fanout=5)        2.506   game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o
    SLICE_X11Y41.B       Tilo                  0.259   M_game_FSM_led_out_4[2]
                                                       game_FSM/M_bull_cow_0_d<11>2
    SLICE_X17Y24.AX      net (fanout=7)        2.474   game_FSM/M_bull_cow_0_d[11]
    SLICE_X17Y24.CLK     Tdick                 0.114   game_FSM/M_bull_cow_0_q[15]
                                                       game_FSM/M_bull_cow_0_q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.030ns (1.208ns logic, 7.822ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  10.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_cow_count_q_0 (FF)
  Destination:          game_FSM/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.026ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.323 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_cow_count_q_0 to game_FSM/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.525   game_FSM/M_cow_count_q[1]
                                                       game_FSM/M_cow_count_q_0
    SLICE_X18Y40.B1      net (fanout=17)       2.076   game_FSM/M_cow_count_q[0]
    SLICE_X18Y40.B       Tilo                  0.235   M_game_FSM_led_out_1[3]
                                                       game_FSM/Madd_n3542[3:0]_xor<2>11
    SLICE_X18Y40.A3      net (fanout=3)        0.476   game_FSM/n3542[3:0][2]
    SLICE_X18Y40.A       Tilo                  0.235   M_game_FSM_led_out_1[3]
                                                       game_FSM/beta/inputAlu_a<14>1
    SLICE_X22Y41.CX      net (fanout=2)        1.028   game_FSM/beta/inputAlu_a[2]
    SLICE_X22Y41.COUT    Tcxcy                 0.134   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y42.CMUX    Tcinc                 0.289   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X19Y42.C1      net (fanout=2)        1.129   game_FSM/beta/mastermind_alu/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X19Y42.C       Tilo                  0.259   game_FSM/M_beta_fsmregisterbull[7]
                                                       game_FSM/beta/mastermind_alu/Mmux_alu131
    SLICE_X19Y43.B1      net (fanout=3)        1.190   game_FSM/M_mastermind_alu_alu[6]
    SLICE_X19Y43.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd1_1
                                                       game_FSM/M_state_q_FSM_FFd1-In1
    SLICE_X11Y45.AX      net (fanout=2)        1.074   game_FSM/M_state_q_FSM_FFd1-In
    SLICE_X11Y45.CLK     Tdick                 0.114   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.026ns (2.050ns logic, 6.976ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  10.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_bull_count_q_1 (FF)
  Destination:          game_FSM/M_bull_cow_3_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.000ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_bull_count_q_1 to game_FSM/M_bull_cow_3_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.525   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_bull_count_q_1
    SLICE_X13Y21.B5      net (fanout=17)       2.654   M_game_FSM_led_out_2[1]
    SLICE_X13Y21.B       Tilo                  0.259   game_FSM/M_user_input_1_3_q[3]
                                                       game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o<2>1
    SLICE_X11Y41.B4      net (fanout=5)        2.506   game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o
    SLICE_X11Y41.B       Tilo                  0.259   M_game_FSM_led_out_4[2]
                                                       game_FSM/M_bull_cow_0_d<11>2
    SLICE_X17Y19.AX      net (fanout=7)        2.683   game_FSM/M_bull_cow_0_d[11]
    SLICE_X17Y19.CLK     Tdick                 0.114   game_FSM/M_bull_cow_3_q[15]
                                                       game_FSM/M_bull_cow_3_q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.000ns (1.157ns logic, 7.843ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  10.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd34_1 (FF)
  Destination:          game_FSM/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.020ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.628 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd34_1 to game_FSM/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.BQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd34_0
                                                       game_FSM/M_state_q_FSM_FFd34_1
    SLICE_X19Y44.B5      net (fanout=1)        0.678   game_FSM/M_state_q_FSM_FFd34_0
    SLICE_X19Y44.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd35_1
                                                       game_FSM/_n7966<0>1
    SLICE_X19Y40.C2      net (fanout=12)       1.722   game_FSM/_n7966[7]
    SLICE_X19Y40.C       Tilo                  0.259   M_game_FSM_led_out_1[1]
                                                       game_FSM/beta/inputAlu_a<15>1
    SLICE_X22Y41.BX      net (fanout=2)        1.112   game_FSM/beta/inputAlu_a[1]
    SLICE_X22Y41.COUT    Tbxcy                 0.197   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y42.CMUX    Tcinc                 0.289   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X19Y42.C1      net (fanout=2)        1.129   game_FSM/beta/mastermind_alu/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X19Y42.C       Tilo                  0.259   game_FSM/M_beta_fsmregisterbull[7]
                                                       game_FSM/beta/mastermind_alu/Mmux_alu131
    SLICE_X19Y43.B1      net (fanout=3)        1.190   game_FSM/M_mastermind_alu_alu[6]
    SLICE_X19Y43.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd1_1
                                                       game_FSM/M_state_q_FSM_FFd1-In1
    SLICE_X11Y45.AX      net (fanout=2)        1.074   game_FSM/M_state_q_FSM_FFd1-In
    SLICE_X11Y45.CLK     Tdick                 0.114   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.020ns (2.112ns logic, 6.908ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  10.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd1_1 (FF)
  Destination:          game_FSM/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.011ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.628 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd1_1 to game_FSM/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.BQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd1_1
                                                       game_FSM/M_state_q_FSM_FFd1_1
    SLICE_X19Y44.B1      net (fanout=2)        0.715   game_FSM/M_state_q_FSM_FFd1_1
    SLICE_X19Y44.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd35_1
                                                       game_FSM/_n7966<0>1
    SLICE_X19Y40.C2      net (fanout=12)       1.722   game_FSM/_n7966[7]
    SLICE_X19Y40.C       Tilo                  0.259   M_game_FSM_led_out_1[1]
                                                       game_FSM/beta/inputAlu_a<15>1
    SLICE_X22Y41.BX      net (fanout=2)        1.112   game_FSM/beta/inputAlu_a[1]
    SLICE_X22Y41.COUT    Tbxcy                 0.197   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y42.CMUX    Tcinc                 0.289   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X19Y42.C1      net (fanout=2)        1.129   game_FSM/beta/mastermind_alu/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X19Y42.C       Tilo                  0.259   game_FSM/M_beta_fsmregisterbull[7]
                                                       game_FSM/beta/mastermind_alu/Mmux_alu131
    SLICE_X19Y43.B1      net (fanout=3)        1.190   game_FSM/M_mastermind_alu_alu[6]
    SLICE_X19Y43.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd1_1
                                                       game_FSM/M_state_q_FSM_FFd1-In1
    SLICE_X11Y45.AX      net (fanout=2)        1.074   game_FSM/M_state_q_FSM_FFd1-In
    SLICE_X11Y45.CLK     Tdick                 0.114   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.011ns (2.066ns logic, 6.945ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  10.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd29 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.017ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.739 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd29 to game_FSM/M_user_input_2_3_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.AQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd33
                                                       game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y42.A6      net (fanout=11)       0.624   game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y42.A       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2_SW0
    SLICE_X13Y42.B5      net (fanout=1)        0.440   game_FSM/N14
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X14Y8.BX       net (fanout=41)       4.970   game_FSM/M_state_q[3]
    SLICE_X14Y8.CLK      Tdick                 0.114   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.017ns (1.556ns logic, 7.461ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  10.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd35_1 (FF)
  Destination:          game_FSM/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.000ns (Levels of Logic = 6)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd35_1 to game_FSM/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd35_1
                                                       game_FSM/M_state_q_FSM_FFd35_1
    SLICE_X19Y44.B4      net (fanout=1)        0.810   game_FSM/M_state_q_FSM_FFd35_0
    SLICE_X19Y44.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd35_1
                                                       game_FSM/_n7966<0>1
    SLICE_X18Y40.C1      net (fanout=12)       1.730   game_FSM/_n7966[7]
    SLICE_X18Y40.C       Tilo                  0.235   M_game_FSM_led_out_1[3]
                                                       game_FSM/beta/inputAlu_a<13>1
    SLICE_X22Y41.DX      net (fanout=2)        1.098   game_FSM/beta/inputAlu_a[3]
    SLICE_X22Y41.COUT    Tdxcy                 0.121   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y42.CMUX    Tcinc                 0.289   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X19Y42.C1      net (fanout=2)        1.129   game_FSM/beta/mastermind_alu/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X19Y42.C       Tilo                  0.259   game_FSM/M_beta_fsmregisterbull[7]
                                                       game_FSM/beta/mastermind_alu/Mmux_alu131
    SLICE_X19Y43.B1      net (fanout=3)        1.190   game_FSM/M_mastermind_alu_alu[6]
    SLICE_X19Y43.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd1_1
                                                       game_FSM/M_state_q_FSM_FFd1-In1
    SLICE_X11Y45.AX      net (fanout=2)        1.074   game_FSM/M_state_q_FSM_FFd1-In
    SLICE_X11Y45.CLK     Tdick                 0.114   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.000ns (1.966ns logic, 7.034ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  11.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd22 (FF)
  Destination:          game_FSM/M_user_input_1_1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.922ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.750 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd22 to game_FSM/M_user_input_1_1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.BQ       Tcko                  0.476   game_FSM/M_state_q_FSM_FFd22
                                                       game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A5      net (fanout=10)       1.178   game_FSM/M_state_q_FSM_FFd22
    SLICE_X13Y42.A       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2_SW0
    SLICE_X13Y42.B5      net (fanout=1)        0.440   game_FSM/N14
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X13Y14.BX      net (fanout=41)       4.275   game_FSM/M_state_q[3]
    SLICE_X13Y14.CLK     Tdick                 0.114   game_FSM/M_user_input_1_1_q[3]
                                                       game_FSM/M_user_input_1_1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.922ns (1.602ns logic, 7.320ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  11.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd4 (FF)
  Destination:          game_FSM/M_user_input_2_1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.937ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.740 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd4 to game_FSM/M_user_input_2_1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.CQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_FSM_FFd4
    SLICE_X13Y42.B2      net (fanout=13)       1.146   game_FSM/M_state_q_FSM_FFd24-In
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X13Y9.B4       net (fanout=41)       4.808   game_FSM/M_state_q[3]
    SLICE_X13Y9.CLK      Tas                   0.373   M_game_FSM_user_input_112[39]
                                                       game_FSM/M_user_input_2_1_q_1_rstpot
                                                       game_FSM/M_user_input_2_1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (1.556ns logic, 7.381ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  11.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd34_1 (FF)
  Destination:          game_FSM/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.914ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.628 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd34_1 to game_FSM/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.BQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd34_0
                                                       game_FSM/M_state_q_FSM_FFd34_1
    SLICE_X19Y44.B5      net (fanout=1)        0.678   game_FSM/M_state_q_FSM_FFd34_0
    SLICE_X19Y44.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd35_1
                                                       game_FSM/_n7966<0>1
    SLICE_X18Y40.C1      net (fanout=12)       1.730   game_FSM/_n7966[7]
    SLICE_X18Y40.C       Tilo                  0.235   M_game_FSM_led_out_1[3]
                                                       game_FSM/beta/inputAlu_a<13>1
    SLICE_X22Y41.DX      net (fanout=2)        1.098   game_FSM/beta/inputAlu_a[3]
    SLICE_X22Y41.COUT    Tdxcy                 0.121   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y42.CMUX    Tcinc                 0.289   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X19Y42.C1      net (fanout=2)        1.129   game_FSM/beta/mastermind_alu/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X19Y42.C       Tilo                  0.259   game_FSM/M_beta_fsmregisterbull[7]
                                                       game_FSM/beta/mastermind_alu/Mmux_alu131
    SLICE_X19Y43.B1      net (fanout=3)        1.190   game_FSM/M_mastermind_alu_alu[6]
    SLICE_X19Y43.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd1_1
                                                       game_FSM/M_state_q_FSM_FFd1-In1
    SLICE_X11Y45.AX      net (fanout=2)        1.074   game_FSM/M_state_q_FSM_FFd1-In
    SLICE_X11Y45.CLK     Tdick                 0.114   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.914ns (2.012ns logic, 6.902ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  11.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_bull_count_q_1 (FF)
  Destination:          game_FSM/M_bull_cow_1_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.907ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.717 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_bull_count_q_1 to game_FSM/M_bull_cow_1_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.525   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_bull_count_q_1
    SLICE_X13Y21.B5      net (fanout=17)       2.654   M_game_FSM_led_out_2[1]
    SLICE_X13Y21.B       Tilo                  0.259   game_FSM/M_user_input_1_3_q[3]
                                                       game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o<2>1
    SLICE_X11Y41.B4      net (fanout=5)        2.506   game_FSM/M_bull_count_q[2]_GND_6_o_equal_1515_o
    SLICE_X11Y41.B       Tilo                  0.259   M_game_FSM_led_out_4[2]
                                                       game_FSM/M_bull_cow_0_d<11>2
    SLICE_X10Y17.AX      net (fanout=7)        2.590   game_FSM/M_bull_cow_0_d[11]
    SLICE_X10Y17.CLK     Tdick                 0.114   game_FSM/M_bull_cow_1_q[15]
                                                       game_FSM/M_bull_cow_1_q_11
    -------------------------------------------------  ---------------------------
    Total                                      8.907ns (1.157ns logic, 7.750ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  11.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd29 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 5)
  Clock Path Skew:      0.050ns (0.768 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd29 to game_FSM/M_user_input_2_0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.AQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd33
                                                       game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y42.A6      net (fanout=11)       0.624   game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y42.A       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2_SW0
    SLICE_X13Y42.B5      net (fanout=1)        0.440   game_FSM/N14
    SLICE_X13Y42.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D2      net (fanout=2)        0.535   game_FSM/M_state_q_M_state_q<3>2
    SLICE_X13Y42.D       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd24-In
                                                       game_FSM/M_state_q_M_state_q<3>_SW0
    SLICE_X10Y44.A5      net (fanout=1)        0.892   game_FSM/N30
    SLICE_X10Y44.A       Tilo                  0.235   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_state_q_M_state_q<3>
    SLICE_X10Y6.B5       net (fanout=41)       4.669   game_FSM/M_state_q[3]
    SLICE_X10Y6.CLK      Tas                   0.349   M_game_FSM_user_input_112[35]
                                                       game_FSM/M_user_input_2_0_q_1_rstpot
                                                       game_FSM/M_user_input_2_0_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.951ns (1.791ns logic, 7.160ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  11.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd1_1 (FF)
  Destination:          game_FSM/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.905ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.628 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd1_1 to game_FSM/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.BQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd1_1
                                                       game_FSM/M_state_q_FSM_FFd1_1
    SLICE_X19Y44.B1      net (fanout=2)        0.715   game_FSM/M_state_q_FSM_FFd1_1
    SLICE_X19Y44.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd35_1
                                                       game_FSM/_n7966<0>1
    SLICE_X18Y40.C1      net (fanout=12)       1.730   game_FSM/_n7966[7]
    SLICE_X18Y40.C       Tilo                  0.235   M_game_FSM_led_out_1[3]
                                                       game_FSM/beta/inputAlu_a<13>1
    SLICE_X22Y41.DX      net (fanout=2)        1.098   game_FSM/beta/inputAlu_a[3]
    SLICE_X22Y41.COUT    Tdxcy                 0.121   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y42.CMUX    Tcinc                 0.289   game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       game_FSM/beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X19Y42.C1      net (fanout=2)        1.129   game_FSM/beta/mastermind_alu/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X19Y42.C       Tilo                  0.259   game_FSM/M_beta_fsmregisterbull[7]
                                                       game_FSM/beta/mastermind_alu/Mmux_alu131
    SLICE_X19Y43.B1      net (fanout=3)        1.190   game_FSM/M_mastermind_alu_alu[6]
    SLICE_X19Y43.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd1_1
                                                       game_FSM/M_state_q_FSM_FFd1-In1
    SLICE_X11Y45.AX      net (fanout=2)        1.074   game_FSM/M_state_q_FSM_FFd1-In
    SLICE_X11Y45.CLK     Tdick                 0.114   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.905ns (1.966ns logic, 6.939ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_game_FSM_led_out[0]/CLK0
  Logical resource: game_FSM/M_led_reg_q_0/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_game_FSM_led_out[1]/CLK0
  Logical resource: game_FSM/M_led_reg_q_1/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_game_FSM_led_out[2]/CLK0
  Logical resource: game_FSM/M_led_reg_q_2/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_game_FSM_led_out[3]/CLK0
  Logical resource: game_FSM/M_led_reg_q_3/CK0
  Location pin: OLOGIC_X12Y35.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: io_btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: io_btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: io_btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_0/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_1/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_2/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_3/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_4/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_5/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_6/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_7/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_8/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_9/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_10/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[11]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_11/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_12/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_13/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_14/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[15]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_15/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_16/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_17/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_ctr_q[19]/CLK
  Logical resource: io_btn_cond_1/M_ctr_q_18/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.764|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39729 paths, 0 nets, and 3626 connections

Design statistics:
   Minimum period:   9.764ns{1}   (Maximum frequency: 102.417MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 01:51:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4564 MB



