
EV26_BMS_SM_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d90  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08004f24  08004f24  00005f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f54  08004f54  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004f54  08004f54  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004f54  08004f54  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f54  08004f54  00005f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f58  08004f58  00005f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004f5c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  2000000c  08004f68  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  08004f68  00006260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c0f7  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002614  00000000  00000000  00012133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  00014748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007ff  00000000  00000000  000151f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020143  00000000  00000000  000159ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fb8b  00000000  00000000  00035b32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bd110  00000000  00000000  000456bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001027cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002928  00000000  00000000  00102810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00105138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004f0c 	.word	0x08004f0c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08004f0c 	.word	0x08004f0c

080001d4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b08a      	sub	sp, #40	@ 0x28
 80001d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80001da:	f107 031c 	add.w	r3, r7, #28
 80001de:	2200      	movs	r2, #0
 80001e0:	601a      	str	r2, [r3, #0]
 80001e2:	605a      	str	r2, [r3, #4]
 80001e4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]
 80001f0:	60da      	str	r2, [r3, #12]
 80001f2:	611a      	str	r2, [r3, #16]
 80001f4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f6:	4b34      	ldr	r3, [pc, #208]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 80001f8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80001fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80001fe:	4b32      	ldr	r3, [pc, #200]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000200:	2200      	movs	r2, #0
 8000202:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000204:	4b30      	ldr	r3, [pc, #192]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000206:	2200      	movs	r2, #0
 8000208:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800020a:	4b2f      	ldr	r3, [pc, #188]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 800020c:	2201      	movs	r2, #1
 800020e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000210:	4b2d      	ldr	r3, [pc, #180]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000212:	2201      	movs	r2, #1
 8000214:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000216:	4b2c      	ldr	r3, [pc, #176]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000218:	2200      	movs	r2, #0
 800021a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800021e:	4b2a      	ldr	r3, [pc, #168]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000220:	2200      	movs	r2, #0
 8000222:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000224:	4b28      	ldr	r3, [pc, #160]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000226:	2201      	movs	r2, #1
 8000228:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800022a:	4b27      	ldr	r3, [pc, #156]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 800022c:	2200      	movs	r2, #0
 800022e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000230:	4b25      	ldr	r3, [pc, #148]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000232:	2202      	movs	r2, #2
 8000234:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000236:	4b24      	ldr	r3, [pc, #144]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000238:	2201      	movs	r2, #1
 800023a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800023e:	4b22      	ldr	r3, [pc, #136]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000240:	2204      	movs	r2, #4
 8000242:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000244:	4b20      	ldr	r3, [pc, #128]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000246:	2200      	movs	r2, #0
 8000248:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800024a:	4b1f      	ldr	r3, [pc, #124]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 800024c:	2200      	movs	r2, #0
 800024e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000250:	481d      	ldr	r0, [pc, #116]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000252:	f001 fb09 	bl	8001868 <HAL_ADC_Init>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d001      	beq.n	8000260 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800025c:	f001 f870 	bl	8001340 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000260:	2300      	movs	r3, #0
 8000262:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000264:	f107 031c 	add.w	r3, r7, #28
 8000268:	4619      	mov	r1, r3
 800026a:	4817      	ldr	r0, [pc, #92]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 800026c:	f001 ff4c 	bl	8002108 <HAL_ADCEx_MultiModeConfigChannel>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000276:	f001 f863 	bl	8001340 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800027a:	2301      	movs	r3, #1
 800027c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800027e:	2301      	movs	r3, #1
 8000280:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000282:	2300      	movs	r3, #0
 8000284:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000286:	2300      	movs	r3, #0
 8000288:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800028a:	2300      	movs	r3, #0
 800028c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800028e:	2300      	movs	r3, #0
 8000290:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000292:	1d3b      	adds	r3, r7, #4
 8000294:	4619      	mov	r1, r3
 8000296:	480c      	ldr	r0, [pc, #48]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 8000298:	f001 fc78 	bl	8001b8c <HAL_ADC_ConfigChannel>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80002a2:	f001 f84d 	bl	8001340 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80002a6:	2302      	movs	r3, #2
 80002a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002aa:	1d3b      	adds	r3, r7, #4
 80002ac:	4619      	mov	r1, r3
 80002ae:	4806      	ldr	r0, [pc, #24]	@ (80002c8 <MX_ADC1_Init+0xf4>)
 80002b0:	f001 fc6c 	bl	8001b8c <HAL_ADC_ConfigChannel>
 80002b4:	4603      	mov	r3, r0
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d001      	beq.n	80002be <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 80002ba:	f001 f841 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002be:	bf00      	nop
 80002c0:	3728      	adds	r7, #40	@ 0x28
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	20000028 	.word	0x20000028

080002cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b08a      	sub	sp, #40	@ 0x28
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002d4:	f107 0314 	add.w	r3, r7, #20
 80002d8:	2200      	movs	r2, #0
 80002da:	601a      	str	r2, [r3, #0]
 80002dc:	605a      	str	r2, [r3, #4]
 80002de:	609a      	str	r2, [r3, #8]
 80002e0:	60da      	str	r2, [r3, #12]
 80002e2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80002ec:	d14c      	bne.n	8000388 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80002ee:	4b28      	ldr	r3, [pc, #160]	@ (8000390 <HAL_ADC_MspInit+0xc4>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	4a27      	ldr	r2, [pc, #156]	@ (8000390 <HAL_ADC_MspInit+0xc4>)
 80002f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002f8:	6153      	str	r3, [r2, #20]
 80002fa:	4b25      	ldr	r3, [pc, #148]	@ (8000390 <HAL_ADC_MspInit+0xc4>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000302:	613b      	str	r3, [r7, #16]
 8000304:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000306:	4b22      	ldr	r3, [pc, #136]	@ (8000390 <HAL_ADC_MspInit+0xc4>)
 8000308:	695b      	ldr	r3, [r3, #20]
 800030a:	4a21      	ldr	r2, [pc, #132]	@ (8000390 <HAL_ADC_MspInit+0xc4>)
 800030c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000310:	6153      	str	r3, [r2, #20]
 8000312:	4b1f      	ldr	r3, [pc, #124]	@ (8000390 <HAL_ADC_MspInit+0xc4>)
 8000314:	695b      	ldr	r3, [r3, #20]
 8000316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800031a:	60fb      	str	r3, [r7, #12]
 800031c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = UoutLC_Buff_Pin|UoutHC_Buff_Pin;
 800031e:	2305      	movs	r3, #5
 8000320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000322:	2303      	movs	r3, #3
 8000324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000326:	2300      	movs	r3, #0
 8000328:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800032a:	f107 0314 	add.w	r3, r7, #20
 800032e:	4619      	mov	r1, r3
 8000330:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000334:	f002 ff9e 	bl	8003274 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000338:	4b16      	ldr	r3, [pc, #88]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 800033a:	4a17      	ldr	r2, [pc, #92]	@ (8000398 <HAL_ADC_MspInit+0xcc>)
 800033c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800033e:	4b15      	ldr	r3, [pc, #84]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 8000340:	2200      	movs	r2, #0
 8000342:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000344:	4b13      	ldr	r3, [pc, #76]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 8000346:	2200      	movs	r2, #0
 8000348:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800034a:	4b12      	ldr	r3, [pc, #72]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 800034c:	2280      	movs	r2, #128	@ 0x80
 800034e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000350:	4b10      	ldr	r3, [pc, #64]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 8000352:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000356:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000358:	4b0e      	ldr	r3, [pc, #56]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 800035a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800035e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000360:	4b0c      	ldr	r3, [pc, #48]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 8000362:	2220      	movs	r2, #32
 8000364:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000366:	4b0b      	ldr	r3, [pc, #44]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 8000368:	2200      	movs	r2, #0
 800036a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800036c:	4809      	ldr	r0, [pc, #36]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 800036e:	f002 fe5a 	bl	8003026 <HAL_DMA_Init>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000378:	f000 ffe2 	bl	8001340 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	4a05      	ldr	r2, [pc, #20]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 8000380:	639a      	str	r2, [r3, #56]	@ 0x38
 8000382:	4a04      	ldr	r2, [pc, #16]	@ (8000394 <HAL_ADC_MspInit+0xc8>)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000388:	bf00      	nop
 800038a:	3728      	adds	r7, #40	@ 0x28
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	40021000 	.word	0x40021000
 8000394:	20000078 	.word	0x20000078
 8000398:	40020008 	.word	0x40020008

0800039c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80003a0:	4b17      	ldr	r3, [pc, #92]	@ (8000400 <MX_CAN_Init+0x64>)
 80003a2:	4a18      	ldr	r2, [pc, #96]	@ (8000404 <MX_CAN_Init+0x68>)
 80003a4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 6;
 80003a6:	4b16      	ldr	r3, [pc, #88]	@ (8000400 <MX_CAN_Init+0x64>)
 80003a8:	2206      	movs	r2, #6
 80003aa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80003ac:	4b14      	ldr	r3, [pc, #80]	@ (8000400 <MX_CAN_Init+0x64>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80003b2:	4b13      	ldr	r3, [pc, #76]	@ (8000400 <MX_CAN_Init+0x64>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_5TQ;
 80003b8:	4b11      	ldr	r3, [pc, #68]	@ (8000400 <MX_CAN_Init+0x64>)
 80003ba:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80003be:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80003c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <MX_CAN_Init+0x64>)
 80003c2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80003c6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80003c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000400 <MX_CAN_Init+0x64>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80003ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000400 <MX_CAN_Init+0x64>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80003d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000400 <MX_CAN_Init+0x64>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80003da:	4b09      	ldr	r3, [pc, #36]	@ (8000400 <MX_CAN_Init+0x64>)
 80003dc:	2200      	movs	r2, #0
 80003de:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80003e0:	4b07      	ldr	r3, [pc, #28]	@ (8000400 <MX_CAN_Init+0x64>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80003e6:	4b06      	ldr	r3, [pc, #24]	@ (8000400 <MX_CAN_Init+0x64>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80003ec:	4804      	ldr	r0, [pc, #16]	@ (8000400 <MX_CAN_Init+0x64>)
 80003ee:	f001 ffb7 	bl	8002360 <HAL_CAN_Init>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80003f8:	f000 ffa2 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80003fc:	bf00      	nop
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	200000bc 	.word	0x200000bc
 8000404:	40006400 	.word	0x40006400

08000408 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b08a      	sub	sp, #40	@ 0x28
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000410:	f107 0314 	add.w	r3, r7, #20
 8000414:	2200      	movs	r2, #0
 8000416:	601a      	str	r2, [r3, #0]
 8000418:	605a      	str	r2, [r3, #4]
 800041a:	609a      	str	r2, [r3, #8]
 800041c:	60da      	str	r2, [r3, #12]
 800041e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a25      	ldr	r2, [pc, #148]	@ (80004bc <HAL_CAN_MspInit+0xb4>)
 8000426:	4293      	cmp	r3, r2
 8000428:	d143      	bne.n	80004b2 <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800042a:	4b25      	ldr	r3, [pc, #148]	@ (80004c0 <HAL_CAN_MspInit+0xb8>)
 800042c:	69db      	ldr	r3, [r3, #28]
 800042e:	4a24      	ldr	r2, [pc, #144]	@ (80004c0 <HAL_CAN_MspInit+0xb8>)
 8000430:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000434:	61d3      	str	r3, [r2, #28]
 8000436:	4b22      	ldr	r3, [pc, #136]	@ (80004c0 <HAL_CAN_MspInit+0xb8>)
 8000438:	69db      	ldr	r3, [r3, #28]
 800043a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800043e:	613b      	str	r3, [r7, #16]
 8000440:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000442:	4b1f      	ldr	r3, [pc, #124]	@ (80004c0 <HAL_CAN_MspInit+0xb8>)
 8000444:	695b      	ldr	r3, [r3, #20]
 8000446:	4a1e      	ldr	r2, [pc, #120]	@ (80004c0 <HAL_CAN_MspInit+0xb8>)
 8000448:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800044c:	6153      	str	r3, [r2, #20]
 800044e:	4b1c      	ldr	r3, [pc, #112]	@ (80004c0 <HAL_CAN_MspInit+0xb8>)
 8000450:	695b      	ldr	r3, [r3, #20]
 8000452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000456:	60fb      	str	r3, [r7, #12]
 8000458:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800045a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800045e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000460:	2302      	movs	r3, #2
 8000462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000464:	2301      	movs	r3, #1
 8000466:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000468:	2303      	movs	r3, #3
 800046a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800046c:	2309      	movs	r3, #9
 800046e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000470:	f107 0314 	add.w	r3, r7, #20
 8000474:	4619      	mov	r1, r3
 8000476:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800047a:	f002 fefb 	bl	8003274 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800047e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000482:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000484:	2302      	movs	r3, #2
 8000486:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000488:	2300      	movs	r3, #0
 800048a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800048c:	2303      	movs	r3, #3
 800048e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000490:	2309      	movs	r3, #9
 8000492:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000494:	f107 0314 	add.w	r3, r7, #20
 8000498:	4619      	mov	r1, r3
 800049a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800049e:	f002 fee9 	bl	8003274 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80004a2:	2200      	movs	r2, #0
 80004a4:	2100      	movs	r1, #0
 80004a6:	2014      	movs	r0, #20
 80004a8:	f002 fd87 	bl	8002fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80004ac:	2014      	movs	r0, #20
 80004ae:	f002 fda0 	bl	8002ff2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80004b2:	bf00      	nop
 80004b4:	3728      	adds	r7, #40	@ 0x28
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40006400 	.word	0x40006400
 80004c0:	40021000 	.word	0x40021000

080004c4 <Decode_BMS_STATUS>:
#include <string.h>

/* ===================== DECODE FUNCTIONS ===================== */

void Decode_BMS_STATUS(const uint8_t *data, BMS_STATUS_t *msg)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b085      	sub	sp, #20
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	6039      	str	r1, [r7, #0]
    uint16_t rawVolts = data[0] | (data[1] << 8);
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	781b      	ldrb	r3, [r3, #0]
 80004d2:	b21a      	sxth	r2, r3
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	3301      	adds	r3, #1
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	b21b      	sxth	r3, r3
 80004dc:	021b      	lsls	r3, r3, #8
 80004de:	b21b      	sxth	r3, r3
 80004e0:	4313      	orrs	r3, r2
 80004e2:	b21b      	sxth	r3, r3
 80004e4:	81fb      	strh	r3, [r7, #14]
    int16_t  rawAmps  = data[2] | (data[3] << 8);
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	3302      	adds	r3, #2
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	b21a      	sxth	r2, r3
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	3303      	adds	r3, #3
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	b21b      	sxth	r3, r3
 80004f6:	021b      	lsls	r3, r3, #8
 80004f8:	b21b      	sxth	r3, r3
 80004fa:	4313      	orrs	r3, r2
 80004fc:	81bb      	strh	r3, [r7, #12]
    uint8_t  rawSOC   = data[4];
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	3304      	adds	r3, #4
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	72fb      	strb	r3, [r7, #11]

    msg->PACKVOLTS     = rawVolts * 0.01f;
 8000506:	89fb      	ldrh	r3, [r7, #14]
 8000508:	ee07 3a90 	vmov	s15, r3
 800050c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000510:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80005dc <Decode_BMS_STATUS+0x118>
 8000514:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	edc3 7a00 	vstr	s15, [r3]
    msg->PACKAMPS      = rawAmps * 0.01f;
 800051e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000522:	ee07 3a90 	vmov	s15, r3
 8000526:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800052a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80005dc <Decode_BMS_STATUS+0x118>
 800052e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	edc3 7a01 	vstr	s15, [r3, #4]
    msg->STATEOFCHARGE = rawSOC * 0.392f;
 8000538:	7afb      	ldrb	r3, [r7, #11]
 800053a:	ee07 3a90 	vmov	s15, r3
 800053e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000542:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80005e0 <Decode_BMS_STATUS+0x11c>
 8000546:	ee67 7a87 	vmul.f32	s15, s15, s14
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	edc3 7a02 	vstr	s15, [r3, #8]

    uint8_t status = data[5];
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	3305      	adds	r3, #5
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	72bb      	strb	r3, [r7, #10]
    msg->LOWVOLT      = (status >> 7) & 0x01;
 8000558:	7abb      	ldrb	r3, [r7, #10]
 800055a:	09db      	lsrs	r3, r3, #7
 800055c:	b2da      	uxtb	r2, r3
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	731a      	strb	r2, [r3, #12]
    msg->HIGHVOLT     = (status >> 6) & 0x01;
 8000562:	7abb      	ldrb	r3, [r7, #10]
 8000564:	099b      	lsrs	r3, r3, #6
 8000566:	b2db      	uxtb	r3, r3
 8000568:	f003 0301 	and.w	r3, r3, #1
 800056c:	b2da      	uxtb	r2, r3
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	735a      	strb	r2, [r3, #13]
    msg->LOWTEMP      = (status >> 5) & 0x01;
 8000572:	7abb      	ldrb	r3, [r7, #10]
 8000574:	095b      	lsrs	r3, r3, #5
 8000576:	b2db      	uxtb	r3, r3
 8000578:	f003 0301 	and.w	r3, r3, #1
 800057c:	b2da      	uxtb	r2, r3
 800057e:	683b      	ldr	r3, [r7, #0]
 8000580:	739a      	strb	r2, [r3, #14]
    msg->HIGHTEMP     = (status >> 4) & 0x01;
 8000582:	7abb      	ldrb	r3, [r7, #10]
 8000584:	091b      	lsrs	r3, r3, #4
 8000586:	b2db      	uxtb	r3, r3
 8000588:	f003 0301 	and.w	r3, r3, #1
 800058c:	b2da      	uxtb	r2, r3
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	73da      	strb	r2, [r3, #15]
    msg->IMBALANCE    = (status >> 3) & 0x01;
 8000592:	7abb      	ldrb	r3, [r7, #10]
 8000594:	08db      	lsrs	r3, r3, #3
 8000596:	b2db      	uxtb	r3, r3
 8000598:	f003 0301 	and.w	r3, r3, #1
 800059c:	b2da      	uxtb	r2, r3
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	741a      	strb	r2, [r3, #16]
    msg->DISCHARGE_OK = (status >> 2) & 0x01;
 80005a2:	7abb      	ldrb	r3, [r7, #10]
 80005a4:	089b      	lsrs	r3, r3, #2
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	f003 0301 	and.w	r3, r3, #1
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	745a      	strb	r2, [r3, #17]
    msg->CHARGE_OK    = (status >> 1) & 0x01;
 80005b2:	7abb      	ldrb	r3, [r7, #10]
 80005b4:	085b      	lsrs	r3, r3, #1
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	b2da      	uxtb	r2, r3
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	749a      	strb	r2, [r3, #18]
    msg->FAULTED      = (status >> 0) & 0x01;
 80005c2:	7abb      	ldrb	r3, [r7, #10]
 80005c4:	f003 0301 	and.w	r3, r3, #1
 80005c8:	b2da      	uxtb	r2, r3
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	74da      	strb	r2, [r3, #19]
}
 80005ce:	bf00      	nop
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	3c23d70a 	.word	0x3c23d70a
 80005e0:	3ec8b439 	.word	0x3ec8b439

080005e4 <Decode_BMS_QUADVOLTS>:

void Decode_BMS_QUADVOLTS(const uint8_t *data, BMS_QUADVOLTS_t *msg)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	6039      	str	r1, [r7, #0]
    uint16_t r1 = data[0] | (data[1] << 8);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	b21a      	sxth	r2, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	3301      	adds	r3, #1
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	b21b      	sxth	r3, r3
 80005fc:	021b      	lsls	r3, r3, #8
 80005fe:	b21b      	sxth	r3, r3
 8000600:	4313      	orrs	r3, r2
 8000602:	b21b      	sxth	r3, r3
 8000604:	81fb      	strh	r3, [r7, #14]
    uint16_t r2 = data[2] | (data[3] << 8);
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	3302      	adds	r3, #2
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b21a      	sxth	r2, r3
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	3303      	adds	r3, #3
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	b21b      	sxth	r3, r3
 8000616:	021b      	lsls	r3, r3, #8
 8000618:	b21b      	sxth	r3, r3
 800061a:	4313      	orrs	r3, r2
 800061c:	b21b      	sxth	r3, r3
 800061e:	81bb      	strh	r3, [r7, #12]
    uint16_t r3 = data[4] | (data[5] << 8);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3304      	adds	r3, #4
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	b21a      	sxth	r2, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	3305      	adds	r3, #5
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	b21b      	sxth	r3, r3
 8000630:	021b      	lsls	r3, r3, #8
 8000632:	b21b      	sxth	r3, r3
 8000634:	4313      	orrs	r3, r2
 8000636:	b21b      	sxth	r3, r3
 8000638:	817b      	strh	r3, [r7, #10]
    uint16_t r4 = data[6] | (data[7] << 8);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	3306      	adds	r3, #6
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	b21a      	sxth	r2, r3
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	3307      	adds	r3, #7
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	b21b      	sxth	r3, r3
 800064a:	021b      	lsls	r3, r3, #8
 800064c:	b21b      	sxth	r3, r3
 800064e:	4313      	orrs	r3, r2
 8000650:	b21b      	sxth	r3, r3
 8000652:	813b      	strh	r3, [r7, #8]

    msg->QUAD1 = r1 * 0.01f;
 8000654:	89fb      	ldrh	r3, [r7, #14]
 8000656:	ee07 3a90 	vmov	s15, r3
 800065a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800065e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80006c0 <Decode_BMS_QUADVOLTS+0xdc>
 8000662:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	edc3 7a00 	vstr	s15, [r3]
    msg->QUAD2 = r2 * 0.01f;
 800066c:	89bb      	ldrh	r3, [r7, #12]
 800066e:	ee07 3a90 	vmov	s15, r3
 8000672:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000676:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80006c0 <Decode_BMS_QUADVOLTS+0xdc>
 800067a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	edc3 7a01 	vstr	s15, [r3, #4]
    msg->QUAD3 = r3 * 0.01f;
 8000684:	897b      	ldrh	r3, [r7, #10]
 8000686:	ee07 3a90 	vmov	s15, r3
 800068a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800068e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80006c0 <Decode_BMS_QUADVOLTS+0xdc>
 8000692:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	edc3 7a02 	vstr	s15, [r3, #8]
    msg->QUAD4 = r4 * 0.01f;
 800069c:	893b      	ldrh	r3, [r7, #8]
 800069e:	ee07 3a90 	vmov	s15, r3
 80006a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006a6:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006c0 <Decode_BMS_QUADVOLTS+0xdc>
 80006aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80006b4:	bf00      	nop
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	3c23d70a 	.word	0x3c23d70a

080006c4 <Decode_BMS_CELLVOLTS>:

void Decode_BMS_CELLVOLTS(const uint8_t *data, BMS_CELLVOLTS_t *msg)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	6039      	str	r1, [r7, #0]
    uint16_t r1 = data[0] | (data[1] << 8);
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	b21a      	sxth	r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3301      	adds	r3, #1
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	b21b      	sxth	r3, r3
 80006dc:	021b      	lsls	r3, r3, #8
 80006de:	b21b      	sxth	r3, r3
 80006e0:	4313      	orrs	r3, r2
 80006e2:	b21b      	sxth	r3, r3
 80006e4:	81fb      	strh	r3, [r7, #14]
    uint16_t r2 = data[2] | (data[3] << 8);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	3302      	adds	r3, #2
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b21a      	sxth	r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	3303      	adds	r3, #3
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	b21b      	sxth	r3, r3
 80006f6:	021b      	lsls	r3, r3, #8
 80006f8:	b21b      	sxth	r3, r3
 80006fa:	4313      	orrs	r3, r2
 80006fc:	b21b      	sxth	r3, r3
 80006fe:	81bb      	strh	r3, [r7, #12]
    uint16_t r3 = data[4] | (data[5] << 8);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	3304      	adds	r3, #4
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	b21a      	sxth	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3305      	adds	r3, #5
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	b21b      	sxth	r3, r3
 8000710:	021b      	lsls	r3, r3, #8
 8000712:	b21b      	sxth	r3, r3
 8000714:	4313      	orrs	r3, r2
 8000716:	b21b      	sxth	r3, r3
 8000718:	817b      	strh	r3, [r7, #10]
    uint16_t r4 = data[6] | (data[7] << 8);
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	3306      	adds	r3, #6
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	b21a      	sxth	r2, r3
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	3307      	adds	r3, #7
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	b21b      	sxth	r3, r3
 800072a:	021b      	lsls	r3, r3, #8
 800072c:	b21b      	sxth	r3, r3
 800072e:	4313      	orrs	r3, r2
 8000730:	b21b      	sxth	r3, r3
 8000732:	813b      	strh	r3, [r7, #8]

    msg->AVGVOLT1 = r1 * 0.001f;
 8000734:	89fb      	ldrh	r3, [r7, #14]
 8000736:	ee07 3a90 	vmov	s15, r3
 800073a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800073e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80007a0 <Decode_BMS_CELLVOLTS+0xdc>
 8000742:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	edc3 7a00 	vstr	s15, [r3]
    msg->AVGVOLT2 = r2 * 0.001f;
 800074c:	89bb      	ldrh	r3, [r7, #12]
 800074e:	ee07 3a90 	vmov	s15, r3
 8000752:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000756:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80007a0 <Decode_BMS_CELLVOLTS+0xdc>
 800075a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	edc3 7a01 	vstr	s15, [r3, #4]
    msg->AVGVOLT3 = r3 * 0.001f;
 8000764:	897b      	ldrh	r3, [r7, #10]
 8000766:	ee07 3a90 	vmov	s15, r3
 800076a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800076e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80007a0 <Decode_BMS_CELLVOLTS+0xdc>
 8000772:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	edc3 7a02 	vstr	s15, [r3, #8]
    msg->AVGVOLT4 = r4 * 0.001f;
 800077c:	893b      	ldrh	r3, [r7, #8]
 800077e:	ee07 3a90 	vmov	s15, r3
 8000782:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000786:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80007a0 <Decode_BMS_CELLVOLTS+0xdc>
 800078a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8000794:	bf00      	nop
 8000796:	3714      	adds	r7, #20
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	3a83126f 	.word	0x3a83126f

080007a4 <Decode_BMS_TEMPS>:

void Decode_BMS_TEMPS(const uint8_t *data, BMS_TEMPS_t *msg)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	6039      	str	r1, [r7, #0]
    uint16_t r1 = data[0] | (data[1] << 8);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	b21a      	sxth	r2, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	3301      	adds	r3, #1
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	b21b      	sxth	r3, r3
 80007bc:	021b      	lsls	r3, r3, #8
 80007be:	b21b      	sxth	r3, r3
 80007c0:	4313      	orrs	r3, r2
 80007c2:	b21b      	sxth	r3, r3
 80007c4:	81fb      	strh	r3, [r7, #14]
    uint16_t r2 = data[2] | (data[3] << 8);
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	3302      	adds	r3, #2
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	b21a      	sxth	r2, r3
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	3303      	adds	r3, #3
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	b21b      	sxth	r3, r3
 80007d6:	021b      	lsls	r3, r3, #8
 80007d8:	b21b      	sxth	r3, r3
 80007da:	4313      	orrs	r3, r2
 80007dc:	b21b      	sxth	r3, r3
 80007de:	81bb      	strh	r3, [r7, #12]
    uint16_t r3 = data[4] | (data[5] << 8);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3304      	adds	r3, #4
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	b21a      	sxth	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	3305      	adds	r3, #5
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	021b      	lsls	r3, r3, #8
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	4313      	orrs	r3, r2
 80007f6:	b21b      	sxth	r3, r3
 80007f8:	817b      	strh	r3, [r7, #10]
    uint16_t r4 = data[6] | (data[7] << 8);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	3306      	adds	r3, #6
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	b21a      	sxth	r2, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	3307      	adds	r3, #7
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	b21b      	sxth	r3, r3
 800080a:	021b      	lsls	r3, r3, #8
 800080c:	b21b      	sxth	r3, r3
 800080e:	4313      	orrs	r3, r2
 8000810:	b21b      	sxth	r3, r3
 8000812:	813b      	strh	r3, [r7, #8]

    msg->TEMP1 = r1 * 0.1f;
 8000814:	89fb      	ldrh	r3, [r7, #14]
 8000816:	ee07 3a90 	vmov	s15, r3
 800081a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800081e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000880 <Decode_BMS_TEMPS+0xdc>
 8000822:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	edc3 7a00 	vstr	s15, [r3]
    msg->TEMP2 = r2 * 0.1f;
 800082c:	89bb      	ldrh	r3, [r7, #12]
 800082e:	ee07 3a90 	vmov	s15, r3
 8000832:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000836:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000880 <Decode_BMS_TEMPS+0xdc>
 800083a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	edc3 7a01 	vstr	s15, [r3, #4]
    msg->TEMP3 = r3 * 0.1f;
 8000844:	897b      	ldrh	r3, [r7, #10]
 8000846:	ee07 3a90 	vmov	s15, r3
 800084a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800084e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000880 <Decode_BMS_TEMPS+0xdc>
 8000852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	edc3 7a02 	vstr	s15, [r3, #8]
    msg->TEMP4 = r4 * 0.1f;
 800085c:	893b      	ldrh	r3, [r7, #8]
 800085e:	ee07 3a90 	vmov	s15, r3
 8000862:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000866:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8000880 <Decode_BMS_TEMPS+0xdc>
 800086a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	3dcccccd 	.word	0x3dcccccd

08000884 <Decode_INVERTER_CTRL>:

void Decode_INVERTER_CTRL(const uint8_t *data, INVERTER_CTRL_t *msg)
{
 8000884:	b480      	push	{r7}
 8000886:	b085      	sub	sp, #20
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	6039      	str	r1, [r7, #0]
    msg->ENABLED   = (data[1] >> 6) & 0x03;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	3301      	adds	r3, #1
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	099b      	lsrs	r3, r3, #6
 8000896:	b2da      	uxtb	r2, r3
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	701a      	strb	r2, [r3, #0]
    msg->DIRECTION = (data[1] >> 4) & 0x03;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3301      	adds	r3, #1
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	091b      	lsrs	r3, r3, #4
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	f003 0303 	and.w	r3, r3, #3
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	705a      	strb	r2, [r3, #1]

    int16_t rawTorque = data[2] | (data[3] << 8);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	3302      	adds	r3, #2
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	b21a      	sxth	r2, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	3303      	adds	r3, #3
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	b21b      	sxth	r3, r3
 80008c0:	021b      	lsls	r3, r3, #8
 80008c2:	b21b      	sxth	r3, r3
 80008c4:	4313      	orrs	r3, r2
 80008c6:	81fb      	strh	r3, [r7, #14]
    msg->TORQUECMD = rawTorque * 0.1f - 3212.8f;
 80008c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008cc:	ee07 3a90 	vmov	s15, r3
 80008d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008d4:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80008f8 <Decode_INVERTER_CTRL+0x74>
 80008d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008dc:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80008fc <Decode_INVERTER_CTRL+0x78>
 80008e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80008ea:	bf00      	nop
 80008ec:	3714      	adds	r7, #20
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	3dcccccd 	.word	0x3dcccccd
 80008fc:	4548cccd 	.word	0x4548cccd

08000900 <Decode_SYS_STATUS>:

void Decode_SYS_STATUS(const uint8_t *data, SYS_STATUS_t *msg)
{
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	6039      	str	r1, [r7, #0]
    int16_t rawTorque = data[0] | (data[1] << 8);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	b21a      	sxth	r2, r3
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	3301      	adds	r3, #1
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	b21b      	sxth	r3, r3
 8000918:	021b      	lsls	r3, r3, #8
 800091a:	b21b      	sxth	r3, r3
 800091c:	4313      	orrs	r3, r2
 800091e:	81fb      	strh	r3, [r7, #14]
    int16_t rawVolts  = data[2] | (data[3] << 8);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	3302      	adds	r3, #2
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	b21a      	sxth	r2, r3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	3303      	adds	r3, #3
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	b21b      	sxth	r3, r3
 8000930:	021b      	lsls	r3, r3, #8
 8000932:	b21b      	sxth	r3, r3
 8000934:	4313      	orrs	r3, r2
 8000936:	81bb      	strh	r3, [r7, #12]
    int16_t rawAmps   = data[4] | (data[5] << 8);
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	3304      	adds	r3, #4
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	b21a      	sxth	r2, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3305      	adds	r3, #5
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	b21b      	sxth	r3, r3
 8000948:	021b      	lsls	r3, r3, #8
 800094a:	b21b      	sxth	r3, r3
 800094c:	4313      	orrs	r3, r2
 800094e:	817b      	strh	r3, [r7, #10]
    int16_t rawSpeed  = data[6] | (data[7] << 8);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3306      	adds	r3, #6
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	b21a      	sxth	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	3307      	adds	r3, #7
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	b21b      	sxth	r3, r3
 8000960:	021b      	lsls	r3, r3, #8
 8000962:	b21b      	sxth	r3, r3
 8000964:	4313      	orrs	r3, r2
 8000966:	813b      	strh	r3, [r7, #8]

    msg->ACTUAL_TORQUE = rawTorque * 0.1f - 3212.8f;
 8000968:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800096c:	ee07 3a90 	vmov	s15, r3
 8000970:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000974:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80009fc <Decode_SYS_STATUS+0xfc>
 8000978:	ee67 7a87 	vmul.f32	s15, s15, s14
 800097c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8000a00 <Decode_SYS_STATUS+0x100>
 8000980:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	edc3 7a00 	vstr	s15, [r3]
    msg->DCVOLTS       = rawVolts  * 0.1f - 3212.8f;
 800098a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800098e:	ee07 3a90 	vmov	s15, r3
 8000992:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000996:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80009fc <Decode_SYS_STATUS+0xfc>
 800099a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800099e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000a00 <Decode_SYS_STATUS+0x100>
 80009a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	edc3 7a01 	vstr	s15, [r3, #4]
    msg->DCAMPS        = rawAmps   * 0.1f - 3212.8f;
 80009ac:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80009b0:	ee07 3a90 	vmov	s15, r3
 80009b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009b8:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80009fc <Decode_SYS_STATUS+0xfc>
 80009bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009c0:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000a00 <Decode_SYS_STATUS+0x100>
 80009c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	edc3 7a02 	vstr	s15, [r3, #8]
    msg->SHAFT_SPEED   = rawSpeed  * 0.5f - 16064.0f;
 80009ce:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80009d2:	ee07 3a90 	vmov	s15, r3
 80009d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009da:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80009de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009e2:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000a04 <Decode_SYS_STATUS+0x104>
 80009e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80009f0:	bf00      	nop
 80009f2:	3714      	adds	r7, #20
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	3dcccccd 	.word	0x3dcccccd
 8000a00:	4548cccd 	.word	0x4548cccd
 8000a04:	467b0000 	.word	0x467b0000

08000a08 <Encode_BMS_STATUS>:

void Encode_BMS_STATUS(float packVolts, float packAmps, float soc,
                       uint8_t lowVolt, uint8_t highVolt, uint8_t lowTemp,
                       uint8_t highTemp, uint8_t imbalance, uint8_t dischargeOK,
                       uint8_t chargeOK, uint8_t faulted, uint8_t *data)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b089      	sub	sp, #36	@ 0x24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	ed87 0a05 	vstr	s0, [r7, #20]
 8000a12:	edc7 0a04 	vstr	s1, [r7, #16]
 8000a16:	ed87 1a03 	vstr	s2, [r7, #12]
 8000a1a:	4604      	mov	r4, r0
 8000a1c:	4608      	mov	r0, r1
 8000a1e:	4611      	mov	r1, r2
 8000a20:	461a      	mov	r2, r3
 8000a22:	4623      	mov	r3, r4
 8000a24:	72fb      	strb	r3, [r7, #11]
 8000a26:	4603      	mov	r3, r0
 8000a28:	72bb      	strb	r3, [r7, #10]
 8000a2a:	460b      	mov	r3, r1
 8000a2c:	727b      	strb	r3, [r7, #9]
 8000a2e:	4613      	mov	r3, r2
 8000a30:	723b      	strb	r3, [r7, #8]
    memset(data, 0, 8);
 8000a32:	2208      	movs	r2, #8
 8000a34:	2100      	movs	r1, #0
 8000a36:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000a38:	f004 fa3b 	bl	8004eb2 <memset>

    uint16_t rawVolts = (uint16_t)(packVolts / 0.01f);
 8000a3c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000a40:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8000b20 <Encode_BMS_STATUS+0x118>
 8000a44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a4c:	ee17 3a90 	vmov	r3, s15
 8000a50:	83fb      	strh	r3, [r7, #30]
    int16_t  rawAmps  = (int16_t)(packAmps / 0.01f);
 8000a52:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a56:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8000b20 <Encode_BMS_STATUS+0x118>
 8000a5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a62:	ee17 3a90 	vmov	r3, s15
 8000a66:	83bb      	strh	r3, [r7, #28]
    uint8_t  rawSOC   = (uint8_t)(soc / 0.392f);
 8000a68:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a6c:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8000b24 <Encode_BMS_STATUS+0x11c>
 8000a70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a78:	edc7 7a01 	vstr	s15, [r7, #4]
 8000a7c:	793b      	ldrb	r3, [r7, #4]
 8000a7e:	76fb      	strb	r3, [r7, #27]

    data[0] = rawVolts & 0xFF;
 8000a80:	8bfb      	ldrh	r3, [r7, #30]
 8000a82:	b2da      	uxtb	r2, r3
 8000a84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a86:	701a      	strb	r2, [r3, #0]
    data[1] = rawVolts >> 8;
 8000a88:	8bfb      	ldrh	r3, [r7, #30]
 8000a8a:	0a1b      	lsrs	r3, r3, #8
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a90:	3301      	adds	r3, #1
 8000a92:	b2d2      	uxtb	r2, r2
 8000a94:	701a      	strb	r2, [r3, #0]

    data[2] = rawAmps & 0xFF;
 8000a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a98:	3302      	adds	r3, #2
 8000a9a:	8bba      	ldrh	r2, [r7, #28]
 8000a9c:	b2d2      	uxtb	r2, r2
 8000a9e:	701a      	strb	r2, [r3, #0]
    data[3] = rawAmps >> 8;
 8000aa0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000aa4:	121b      	asrs	r3, r3, #8
 8000aa6:	b21a      	sxth	r2, r3
 8000aa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000aaa:	3303      	adds	r3, #3
 8000aac:	b2d2      	uxtb	r2, r2
 8000aae:	701a      	strb	r2, [r3, #0]

    data[4] = rawSOC;
 8000ab0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ab2:	3304      	adds	r3, #4
 8000ab4:	7efa      	ldrb	r2, [r7, #27]
 8000ab6:	701a      	strb	r2, [r3, #0]

    data[5] = (lowVolt << 7) | (highVolt << 6) | (lowTemp << 5) |
 8000ab8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000abc:	01db      	lsls	r3, r3, #7
 8000abe:	b25a      	sxtb	r2, r3
 8000ac0:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ac4:	019b      	lsls	r3, r3, #6
 8000ac6:	b25b      	sxtb	r3, r3
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	b25a      	sxtb	r2, r3
 8000acc:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8000ad0:	015b      	lsls	r3, r3, #5
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	b25a      	sxtb	r2, r3
 8000ad8:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8000adc:	011b      	lsls	r3, r3, #4
 8000ade:	b25b      	sxtb	r3, r3
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	b25a      	sxtb	r2, r3
              (highTemp << 4) | (imbalance << 3) | (dischargeOK << 2) |
 8000ae4:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 8000ae8:	00db      	lsls	r3, r3, #3
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	4313      	orrs	r3, r2
 8000aee:	b25a      	sxtb	r2, r3
 8000af0:	f997 3034 	ldrsb.w	r3, [r7, #52]	@ 0x34
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	b25b      	sxtb	r3, r3
 8000af8:	4313      	orrs	r3, r2
 8000afa:	b25a      	sxtb	r2, r3
 8000afc:	f997 3038 	ldrsb.w	r3, [r7, #56]	@ 0x38
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	b25b      	sxtb	r3, r3
 8000b04:	4313      	orrs	r3, r2
 8000b06:	b25a      	sxtb	r2, r3
              (chargeOK << 1) | (faulted << 0);
 8000b08:	f997 303c 	ldrsb.w	r3, [r7, #60]	@ 0x3c
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	b25a      	sxtb	r2, r3
    data[5] = (lowVolt << 7) | (highVolt << 6) | (lowTemp << 5) |
 8000b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b12:	3305      	adds	r3, #5
              (chargeOK << 1) | (faulted << 0);
 8000b14:	b2d2      	uxtb	r2, r2
    data[5] = (lowVolt << 7) | (highVolt << 6) | (lowTemp << 5) |
 8000b16:	701a      	strb	r2, [r3, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	3724      	adds	r7, #36	@ 0x24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd90      	pop	{r4, r7, pc}
 8000b20:	3c23d70a 	.word	0x3c23d70a
 8000b24:	3ec8b439 	.word	0x3ec8b439

08000b28 <Encode_BMS_QUADVOLTS>:

void Encode_BMS_QUADVOLTS(float q1, float q2, float q3, float q4, uint8_t *data)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b088      	sub	sp, #32
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	ed87 0a05 	vstr	s0, [r7, #20]
 8000b32:	edc7 0a04 	vstr	s1, [r7, #16]
 8000b36:	ed87 1a03 	vstr	s2, [r7, #12]
 8000b3a:	edc7 1a02 	vstr	s3, [r7, #8]
 8000b3e:	6078      	str	r0, [r7, #4]
    memset(data, 0, 8);
 8000b40:	2208      	movs	r2, #8
 8000b42:	2100      	movs	r1, #0
 8000b44:	6878      	ldr	r0, [r7, #4]
 8000b46:	f004 f9b4 	bl	8004eb2 <memset>
    uint16_t r1 = q1 / 0.01f;
 8000b4a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000b4e:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8000c08 <Encode_BMS_QUADVOLTS+0xe0>
 8000b52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b5a:	ee17 3a90 	vmov	r3, s15
 8000b5e:	83fb      	strh	r3, [r7, #30]
    uint16_t r2 = q2 / 0.01f;
 8000b60:	ed97 7a04 	vldr	s14, [r7, #16]
 8000b64:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8000c08 <Encode_BMS_QUADVOLTS+0xe0>
 8000b68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b70:	ee17 3a90 	vmov	r3, s15
 8000b74:	83bb      	strh	r3, [r7, #28]
    uint16_t r3 = q3 / 0.01f;
 8000b76:	ed97 7a03 	vldr	s14, [r7, #12]
 8000b7a:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8000c08 <Encode_BMS_QUADVOLTS+0xe0>
 8000b7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b86:	ee17 3a90 	vmov	r3, s15
 8000b8a:	837b      	strh	r3, [r7, #26]
    uint16_t r4 = q4 / 0.01f;
 8000b8c:	ed97 7a02 	vldr	s14, [r7, #8]
 8000b90:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000c08 <Encode_BMS_QUADVOLTS+0xe0>
 8000b94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b9c:	ee17 3a90 	vmov	r3, s15
 8000ba0:	833b      	strh	r3, [r7, #24]

    data[0] = r1; data[1] = r1 >> 8;
 8000ba2:	8bfb      	ldrh	r3, [r7, #30]
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	701a      	strb	r2, [r3, #0]
 8000baa:	8bfb      	ldrh	r3, [r7, #30]
 8000bac:	0a1b      	lsrs	r3, r3, #8
 8000bae:	b29a      	uxth	r2, r3
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	b2d2      	uxtb	r2, r2
 8000bb6:	701a      	strb	r2, [r3, #0]
    data[2] = r2; data[3] = r2 >> 8;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	3302      	adds	r3, #2
 8000bbc:	8bba      	ldrh	r2, [r7, #28]
 8000bbe:	b2d2      	uxtb	r2, r2
 8000bc0:	701a      	strb	r2, [r3, #0]
 8000bc2:	8bbb      	ldrh	r3, [r7, #28]
 8000bc4:	0a1b      	lsrs	r3, r3, #8
 8000bc6:	b29a      	uxth	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3303      	adds	r3, #3
 8000bcc:	b2d2      	uxtb	r2, r2
 8000bce:	701a      	strb	r2, [r3, #0]
    data[4] = r3; data[5] = r3 >> 8;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	3304      	adds	r3, #4
 8000bd4:	8b7a      	ldrh	r2, [r7, #26]
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	701a      	strb	r2, [r3, #0]
 8000bda:	8b7b      	ldrh	r3, [r7, #26]
 8000bdc:	0a1b      	lsrs	r3, r3, #8
 8000bde:	b29a      	uxth	r2, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	3305      	adds	r3, #5
 8000be4:	b2d2      	uxtb	r2, r2
 8000be6:	701a      	strb	r2, [r3, #0]
    data[6] = r4; data[7] = r4 >> 8;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	3306      	adds	r3, #6
 8000bec:	8b3a      	ldrh	r2, [r7, #24]
 8000bee:	b2d2      	uxtb	r2, r2
 8000bf0:	701a      	strb	r2, [r3, #0]
 8000bf2:	8b3b      	ldrh	r3, [r7, #24]
 8000bf4:	0a1b      	lsrs	r3, r3, #8
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	3307      	adds	r3, #7
 8000bfc:	b2d2      	uxtb	r2, r2
 8000bfe:	701a      	strb	r2, [r3, #0]
}
 8000c00:	bf00      	nop
 8000c02:	3720      	adds	r7, #32
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	3c23d70a 	.word	0x3c23d70a

08000c0c <Encode_BMS_CELLVOLTS>:

void Encode_BMS_CELLVOLTS(float v1, float v2, float v3, float v4, uint8_t *data)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b088      	sub	sp, #32
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	ed87 0a05 	vstr	s0, [r7, #20]
 8000c16:	edc7 0a04 	vstr	s1, [r7, #16]
 8000c1a:	ed87 1a03 	vstr	s2, [r7, #12]
 8000c1e:	edc7 1a02 	vstr	s3, [r7, #8]
 8000c22:	6078      	str	r0, [r7, #4]
    memset(data, 0, 8);
 8000c24:	2208      	movs	r2, #8
 8000c26:	2100      	movs	r1, #0
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f004 f942 	bl	8004eb2 <memset>
    uint16_t r1 = v1 / 0.001f;
 8000c2e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c32:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8000cec <Encode_BMS_CELLVOLTS+0xe0>
 8000c36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c3e:	ee17 3a90 	vmov	r3, s15
 8000c42:	83fb      	strh	r3, [r7, #30]
    uint16_t r2 = v2 / 0.001f;
 8000c44:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c48:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8000cec <Encode_BMS_CELLVOLTS+0xe0>
 8000c4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c54:	ee17 3a90 	vmov	r3, s15
 8000c58:	83bb      	strh	r3, [r7, #28]
    uint16_t r3 = v3 / 0.001f;
 8000c5a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000c5e:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8000cec <Encode_BMS_CELLVOLTS+0xe0>
 8000c62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c6a:	ee17 3a90 	vmov	r3, s15
 8000c6e:	837b      	strh	r3, [r7, #26]
    uint16_t r4 = v4 / 0.001f;
 8000c70:	ed97 7a02 	vldr	s14, [r7, #8]
 8000c74:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000cec <Encode_BMS_CELLVOLTS+0xe0>
 8000c78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c80:	ee17 3a90 	vmov	r3, s15
 8000c84:	833b      	strh	r3, [r7, #24]

    data[0] = r1; data[1] = r1 >> 8;
 8000c86:	8bfb      	ldrh	r3, [r7, #30]
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	701a      	strb	r2, [r3, #0]
 8000c8e:	8bfb      	ldrh	r3, [r7, #30]
 8000c90:	0a1b      	lsrs	r3, r3, #8
 8000c92:	b29a      	uxth	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3301      	adds	r3, #1
 8000c98:	b2d2      	uxtb	r2, r2
 8000c9a:	701a      	strb	r2, [r3, #0]
    data[2] = r2; data[3] = r2 >> 8;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3302      	adds	r3, #2
 8000ca0:	8bba      	ldrh	r2, [r7, #28]
 8000ca2:	b2d2      	uxtb	r2, r2
 8000ca4:	701a      	strb	r2, [r3, #0]
 8000ca6:	8bbb      	ldrh	r3, [r7, #28]
 8000ca8:	0a1b      	lsrs	r3, r3, #8
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3303      	adds	r3, #3
 8000cb0:	b2d2      	uxtb	r2, r2
 8000cb2:	701a      	strb	r2, [r3, #0]
    data[4] = r3; data[5] = r3 >> 8;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	3304      	adds	r3, #4
 8000cb8:	8b7a      	ldrh	r2, [r7, #26]
 8000cba:	b2d2      	uxtb	r2, r2
 8000cbc:	701a      	strb	r2, [r3, #0]
 8000cbe:	8b7b      	ldrh	r3, [r7, #26]
 8000cc0:	0a1b      	lsrs	r3, r3, #8
 8000cc2:	b29a      	uxth	r2, r3
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	3305      	adds	r3, #5
 8000cc8:	b2d2      	uxtb	r2, r2
 8000cca:	701a      	strb	r2, [r3, #0]
    data[6] = r4; data[7] = r4 >> 8;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3306      	adds	r3, #6
 8000cd0:	8b3a      	ldrh	r2, [r7, #24]
 8000cd2:	b2d2      	uxtb	r2, r2
 8000cd4:	701a      	strb	r2, [r3, #0]
 8000cd6:	8b3b      	ldrh	r3, [r7, #24]
 8000cd8:	0a1b      	lsrs	r3, r3, #8
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3307      	adds	r3, #7
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	701a      	strb	r2, [r3, #0]
}
 8000ce4:	bf00      	nop
 8000ce6:	3720      	adds	r7, #32
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	3a83126f 	.word	0x3a83126f

08000cf0 <Encode_BMS_TEMPS>:

void Encode_BMS_TEMPS(float t1, float t2, float t3, float t4, uint8_t *data)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b088      	sub	sp, #32
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	ed87 0a05 	vstr	s0, [r7, #20]
 8000cfa:	edc7 0a04 	vstr	s1, [r7, #16]
 8000cfe:	ed87 1a03 	vstr	s2, [r7, #12]
 8000d02:	edc7 1a02 	vstr	s3, [r7, #8]
 8000d06:	6078      	str	r0, [r7, #4]
    memset(data, 0, 8);
 8000d08:	2208      	movs	r2, #8
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f004 f8d0 	bl	8004eb2 <memset>
    uint16_t r1 = t1 / 0.1f;
 8000d12:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d16:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8000dd0 <Encode_BMS_TEMPS+0xe0>
 8000d1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d22:	ee17 3a90 	vmov	r3, s15
 8000d26:	83fb      	strh	r3, [r7, #30]
    uint16_t r2 = t2 / 0.1f;
 8000d28:	ed97 7a04 	vldr	s14, [r7, #16]
 8000d2c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8000dd0 <Encode_BMS_TEMPS+0xe0>
 8000d30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d38:	ee17 3a90 	vmov	r3, s15
 8000d3c:	83bb      	strh	r3, [r7, #28]
    uint16_t r3 = t3 / 0.1f;
 8000d3e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d42:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8000dd0 <Encode_BMS_TEMPS+0xe0>
 8000d46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d4e:	ee17 3a90 	vmov	r3, s15
 8000d52:	837b      	strh	r3, [r7, #26]
    uint16_t r4 = t4 / 0.1f;
 8000d54:	ed97 7a02 	vldr	s14, [r7, #8]
 8000d58:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000dd0 <Encode_BMS_TEMPS+0xe0>
 8000d5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d64:	ee17 3a90 	vmov	r3, s15
 8000d68:	833b      	strh	r3, [r7, #24]

    data[0] = r1; data[1] = r1 >> 8;
 8000d6a:	8bfb      	ldrh	r3, [r7, #30]
 8000d6c:	b2da      	uxtb	r2, r3
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	8bfb      	ldrh	r3, [r7, #30]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	b29a      	uxth	r2, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	b2d2      	uxtb	r2, r2
 8000d7e:	701a      	strb	r2, [r3, #0]
    data[2] = r2; data[3] = r2 >> 8;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	3302      	adds	r3, #2
 8000d84:	8bba      	ldrh	r2, [r7, #28]
 8000d86:	b2d2      	uxtb	r2, r2
 8000d88:	701a      	strb	r2, [r3, #0]
 8000d8a:	8bbb      	ldrh	r3, [r7, #28]
 8000d8c:	0a1b      	lsrs	r3, r3, #8
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3303      	adds	r3, #3
 8000d94:	b2d2      	uxtb	r2, r2
 8000d96:	701a      	strb	r2, [r3, #0]
    data[4] = r3; data[5] = r3 >> 8;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	3304      	adds	r3, #4
 8000d9c:	8b7a      	ldrh	r2, [r7, #26]
 8000d9e:	b2d2      	uxtb	r2, r2
 8000da0:	701a      	strb	r2, [r3, #0]
 8000da2:	8b7b      	ldrh	r3, [r7, #26]
 8000da4:	0a1b      	lsrs	r3, r3, #8
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	3305      	adds	r3, #5
 8000dac:	b2d2      	uxtb	r2, r2
 8000dae:	701a      	strb	r2, [r3, #0]
    data[6] = r4; data[7] = r4 >> 8;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	3306      	adds	r3, #6
 8000db4:	8b3a      	ldrh	r2, [r7, #24]
 8000db6:	b2d2      	uxtb	r2, r2
 8000db8:	701a      	strb	r2, [r3, #0]
 8000dba:	8b3b      	ldrh	r3, [r7, #24]
 8000dbc:	0a1b      	lsrs	r3, r3, #8
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	3307      	adds	r3, #7
 8000dc4:	b2d2      	uxtb	r2, r2
 8000dc6:	701a      	strb	r2, [r3, #0]
}
 8000dc8:	bf00      	nop
 8000dca:	3720      	adds	r7, #32
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	3dcccccd 	.word	0x3dcccccd

08000dd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dda:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <MX_DMA_Init+0x38>)
 8000ddc:	695b      	ldr	r3, [r3, #20]
 8000dde:	4a0b      	ldr	r2, [pc, #44]	@ (8000e0c <MX_DMA_Init+0x38>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	6153      	str	r3, [r2, #20]
 8000de6:	4b09      	ldr	r3, [pc, #36]	@ (8000e0c <MX_DMA_Init+0x38>)
 8000de8:	695b      	ldr	r3, [r3, #20]
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2100      	movs	r1, #0
 8000df6:	200b      	movs	r0, #11
 8000df8:	f002 f8df 	bl	8002fba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000dfc:	200b      	movs	r0, #11
 8000dfe:	f002 f8f8 	bl	8002ff2 <HAL_NVIC_EnableIRQ>

}
 8000e02:	bf00      	nop
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40021000 	.word	0x40021000

08000e10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b08a      	sub	sp, #40	@ 0x28
 8000e14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e16:	f107 0314 	add.w	r3, r7, #20
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]
 8000e24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e26:	4b58      	ldr	r3, [pc, #352]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	4a57      	ldr	r2, [pc, #348]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e2c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e30:	6153      	str	r3, [r2, #20]
 8000e32:	4b55      	ldr	r3, [pc, #340]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e3a:	613b      	str	r3, [r7, #16]
 8000e3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3e:	4b52      	ldr	r3, [pc, #328]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a51      	ldr	r2, [pc, #324]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e48:	6153      	str	r3, [r2, #20]
 8000e4a:	4b4f      	ldr	r3, [pc, #316]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e56:	4b4c      	ldr	r3, [pc, #304]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	4a4b      	ldr	r2, [pc, #300]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000e60:	6153      	str	r3, [r2, #20]
 8000e62:	4b49      	ldr	r3, [pc, #292]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6e:	4b46      	ldr	r3, [pc, #280]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	4a45      	ldr	r2, [pc, #276]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e78:	6153      	str	r3, [r2, #20]
 8000e7a:	4b43      	ldr	r3, [pc, #268]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e7c:	695b      	ldr	r3, [r3, #20]
 8000e7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e86:	4b40      	ldr	r3, [pc, #256]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e88:	695b      	ldr	r3, [r3, #20]
 8000e8a:	4a3f      	ldr	r2, [pc, #252]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000e90:	6153      	str	r3, [r2, #20]
 8000e92:	4b3d      	ldr	r3, [pc, #244]	@ (8000f88 <MX_GPIO_Init+0x178>)
 8000e94:	695b      	ldr	r3, [r3, #20]
 8000e96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e9a:	603b      	str	r3, [r7, #0]
 8000e9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin_Pin|SPI2_ISOFREQ_Pin|SPI2_DIS_Pin, GPIO_PIN_RESET);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8000ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea8:	f002 fb6e 	bl	8003588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_DIS_Pin|SPI1_ISOFREQ_Pin|SPI2_TXAMP_Pin|SPI2_CLKFREQ_Pin
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8000eb2:	4836      	ldr	r0, [pc, #216]	@ (8000f8c <MX_GPIO_Init+0x17c>)
 8000eb4:	f002 fb68 	bl	8003588 <HAL_GPIO_WritePin>
                          |SPI2_TXEN_CPHA_Pin|SPI2_NSLAVE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_BNE_CPOL_Pin|SPI1_NSLAVE_Pin|SPI1_TXEN_CPHA_Pin|SPI1_CLKFREQ_Pin
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f640 4147 	movw	r1, #3143	@ 0xc47
 8000ebe:	4834      	ldr	r0, [pc, #208]	@ (8000f90 <MX_GPIO_Init+0x180>)
 8000ec0:	f002 fb62 	bl	8003588 <HAL_GPIO_WritePin>
                          |SPI1_TXAMP_Pin|Shutdown_Control_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_NCS_GPIO_Port, SPI3_NCS_Pin, GPIO_PIN_RESET);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2104      	movs	r1, #4
 8000ec8:	4832      	ldr	r0, [pc, #200]	@ (8000f94 <MX_GPIO_Init+0x184>)
 8000eca:	f002 fb5d 	bl	8003588 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin_Pin SPI2_ISOFREQ_Pin SPI2_DIS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin_Pin|SPI2_ISOFREQ_Pin|SPI2_DIS_Pin;
 8000ece:	f44f 63c2 	mov.w	r3, #1552	@ 0x610
 8000ed2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000edc:	2300      	movs	r3, #0
 8000ede:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee0:	f107 0314 	add.w	r3, r7, #20
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eea:	f002 f9c3 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_DIS_Pin SPI1_ISOFREQ_Pin SPI2_TXAMP_Pin SPI2_CLKFREQ_Pin
                           SPI2_TXEN_CPHA_Pin SPI2_NSLAVE_Pin */
  GPIO_InitStruct.Pin = SPI1_DIS_Pin|SPI1_ISOFREQ_Pin|SPI2_TXAMP_Pin|SPI2_CLKFREQ_Pin
 8000eee:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
 8000ef2:	617b      	str	r3, [r7, #20]
                          |SPI2_TXEN_CPHA_Pin|SPI2_NSLAVE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efc:	2300      	movs	r3, #0
 8000efe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	4619      	mov	r1, r3
 8000f06:	4821      	ldr	r0, [pc, #132]	@ (8000f8c <MX_GPIO_Init+0x17c>)
 8000f08:	f002 f9b4 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_BNE_CPOL_Pin SPI1_NSLAVE_Pin SPI1_TXEN_CPHA_Pin SPI1_CLKFREQ_Pin
                           SPI1_TXAMP_Pin */
  GPIO_InitStruct.Pin = SPI1_BNE_CPOL_Pin|SPI1_NSLAVE_Pin|SPI1_TXEN_CPHA_Pin|SPI1_CLKFREQ_Pin
 8000f0c:	f640 4307 	movw	r3, #3079	@ 0xc07
 8000f10:	617b      	str	r3, [r7, #20]
                          |SPI1_TXAMP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f12:	2301      	movs	r3, #1
 8000f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4619      	mov	r1, r3
 8000f24:	481a      	ldr	r0, [pc, #104]	@ (8000f90 <MX_GPIO_Init+0x180>)
 8000f26:	f002 f9a5 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_BNE_CPOL_Pin */
  GPIO_InitStruct.Pin = SPI2_BNE_CPOL_Pin;
 8000f2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f30:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI2_BNE_CPOL_GPIO_Port, &GPIO_InitStruct);
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f44:	f002 f996 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_NCS_Pin */
  GPIO_InitStruct.Pin = SPI3_NCS_Pin;
 8000f48:	2304      	movs	r3, #4
 8000f4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_NCS_GPIO_Port, &GPIO_InitStruct);
 8000f58:	f107 0314 	add.w	r3, r7, #20
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480d      	ldr	r0, [pc, #52]	@ (8000f94 <MX_GPIO_Init+0x184>)
 8000f60:	f002 f988 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pin : Shutdown_Control_Pin */
  GPIO_InitStruct.Pin = Shutdown_Control_Pin;
 8000f64:	2340      	movs	r3, #64	@ 0x40
 8000f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f70:	2300      	movs	r3, #0
 8000f72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Shutdown_Control_GPIO_Port, &GPIO_InitStruct);
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <MX_GPIO_Init+0x180>)
 8000f7c:	f002 f97a 	bl	8003274 <HAL_GPIO_Init>

}
 8000f80:	bf00      	nop
 8000f82:	3728      	adds	r7, #40	@ 0x28
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	48000800 	.word	0x48000800
 8000f90:	48000400 	.word	0x48000400
 8000f94:	48000c00 	.word	0x48000c00

08000f98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f9e:	f000 fbd9 	bl	8001754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa2:	f000 f90b 	bl	80011bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa6:	f7ff ff33 	bl	8000e10 <MX_GPIO_Init>
  MX_DMA_Init();
 8000faa:	f7ff ff13 	bl	8000dd4 <MX_DMA_Init>
  MX_CAN_Init();
 8000fae:	f7ff f9f5 	bl	800039c <MX_CAN_Init>
  MX_SPI1_Init();
 8000fb2:	f000 f9cb 	bl	800134c <MX_SPI1_Init>
  MX_SPI2_Init();
 8000fb6:	f000 fa07 	bl	80013c8 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000fba:	f000 fa41 	bl	8001440 <MX_SPI3_Init>
  MX_ADC1_Init();
 8000fbe:	f7ff f909 	bl	80001d4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  //CAN Transmission settings
  TxHeader.IDE = CAN_ID_STD;
 8000fc2:	4b68      	ldr	r3, [pc, #416]	@ (8001164 <main+0x1cc>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8000fc8:	4b66      	ldr	r3, [pc, #408]	@ (8001164 <main+0x1cc>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	60da      	str	r2, [r3, #12]
  TxHeader.DLC = 8;
 8000fce:	4b65      	ldr	r3, [pc, #404]	@ (8001164 <main+0x1cc>)
 8000fd0:	2208      	movs	r2, #8
 8000fd2:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 8000fd4:	4b63      	ldr	r3, [pc, #396]	@ (8001164 <main+0x1cc>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	751a      	strb	r2, [r3, #20]

  // TODO Make sure Voltages and thermals can be read.

  // TODO Check if Systems are ready to discharge
  // SET shutdown loop to
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6,GPIO_PIN_SET);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2140      	movs	r1, #64	@ 0x40
 8000fde:	4862      	ldr	r0, [pc, #392]	@ (8001168 <main+0x1d0>)
 8000fe0:	f002 fad2 	bl	8003588 <HAL_GPIO_WritePin>
  SHUTDOWN = false;
 8000fe4:	4b61      	ldr	r3, [pc, #388]	@ (800116c <main+0x1d4>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	701a      	strb	r2, [r3, #0]
  THERM_NSAFE = false;
 8000fea:	4b61      	ldr	r3, [pc, #388]	@ (8001170 <main+0x1d8>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
  VOLTAGE_NSAFE = false;
 8000ff0:	4b60      	ldr	r3, [pc, #384]	@ (8001174 <main+0x1dc>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]
  CURRENT_NSAFE = false;
 8000ff6:	4b60      	ldr	r3, [pc, #384]	@ (8001178 <main+0x1e0>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	701a      	strb	r2, [r3, #0]

	  // Store the values in a structure


	  // TODO If Voltages or thermistors are out of line
	  if(VOLTAGE_NSAFE || THERM_NSAFE){ // Voltages are above X or below Y
 8000ffc:	4b5d      	ldr	r3, [pc, #372]	@ (8001174 <main+0x1dc>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d103      	bne.n	800100c <main+0x74>
 8001004:	4b5a      	ldr	r3, [pc, #360]	@ (8001170 <main+0x1d8>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d018      	beq.n	800103e <main+0xa6>
		  SHUTDOWN = true;
 800100c:	4b57      	ldr	r3, [pc, #348]	@ (800116c <main+0x1d4>)
 800100e:	2201      	movs	r2, #1
 8001010:	701a      	strb	r2, [r3, #0]
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6,GPIO_PIN_RESET);
 8001012:	2200      	movs	r2, #0
 8001014:	2140      	movs	r1, #64	@ 0x40
 8001016:	4854      	ldr	r0, [pc, #336]	@ (8001168 <main+0x1d0>)
 8001018:	f002 fab6 	bl	8003588 <HAL_GPIO_WritePin>
	  }
	  // TODO SHUTDOWN

	  while(SHUTDOWN){
 800101c:	e00f      	b.n	800103e <main+0xa6>

		  // TODO send CAN Messages to diag the problem only faults
		  // TODO Check if fault is clear
		  // TODO send SPI Burst command to check voltages
		  // TODO if pack returns to a safe state
		  if(VOLTAGE_NSAFE && THERM_NSAFE){
 800101e:	4b55      	ldr	r3, [pc, #340]	@ (8001174 <main+0x1dc>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d00b      	beq.n	800103e <main+0xa6>
 8001026:	4b52      	ldr	r3, [pc, #328]	@ (8001170 <main+0x1d8>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d007      	beq.n	800103e <main+0xa6>
			  SHUTDOWN = false;
 800102e:	4b4f      	ldr	r3, [pc, #316]	@ (800116c <main+0x1d4>)
 8001030:	2200      	movs	r2, #0
 8001032:	701a      	strb	r2, [r3, #0]
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6,GPIO_PIN_SET);
 8001034:	2201      	movs	r2, #1
 8001036:	2140      	movs	r1, #64	@ 0x40
 8001038:	484b      	ldr	r0, [pc, #300]	@ (8001168 <main+0x1d0>)
 800103a:	f002 faa5 	bl	8003588 <HAL_GPIO_WritePin>
	  while(SHUTDOWN){
 800103e:	4b4b      	ldr	r3, [pc, #300]	@ (800116c <main+0x1d4>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d1eb      	bne.n	800101e <main+0x86>
	  }

	  // TODO CAN send Voltages and Thermal Measurements over CAN (Pack Voltage, current draw,
		// Encode BMS_STATUS
		/* =================== BMS_STATUS =================== */
		Encode_BMS_STATUS(
 8001046:	4b4d      	ldr	r3, [pc, #308]	@ (800117c <main+0x1e4>)
 8001048:	9304      	str	r3, [sp, #16]
 800104a:	2300      	movs	r3, #0
 800104c:	9303      	str	r3, [sp, #12]
 800104e:	2301      	movs	r3, #1
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	2301      	movs	r3, #1
 8001054:	9301      	str	r3, [sp, #4]
 8001056:	2300      	movs	r3, #0
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2300      	movs	r3, #0
 800105c:	2200      	movs	r2, #0
 800105e:	2100      	movs	r1, #0
 8001060:	2000      	movs	r0, #0
 8001062:	ed9f 1a47 	vldr	s2, [pc, #284]	@ 8001180 <main+0x1e8>
 8001066:	eddf 0a47 	vldr	s1, [pc, #284]	@ 8001184 <main+0x1ec>
 800106a:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 8001188 <main+0x1f0>
 800106e:	f7ff fccb 	bl	8000a08 <Encode_BMS_STATUS>
			-120.2f,   // PACKAMPS
			76.0f,     // STATEOFCHARGE
			0, 0, 0, 0, 0, 1, 1, 0, // status bits
			TxData
			);
		while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 8001072:	bf00      	nop
 8001074:	4845      	ldr	r0, [pc, #276]	@ (800118c <main+0x1f4>)
 8001076:	f001 fb3e 	bl	80026f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d0f9      	beq.n	8001074 <main+0xdc>
		if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) Error_Handler();
 8001080:	4b43      	ldr	r3, [pc, #268]	@ (8001190 <main+0x1f8>)
 8001082:	4a3e      	ldr	r2, [pc, #248]	@ (800117c <main+0x1e4>)
 8001084:	4937      	ldr	r1, [pc, #220]	@ (8001164 <main+0x1cc>)
 8001086:	4841      	ldr	r0, [pc, #260]	@ (800118c <main+0x1f4>)
 8001088:	f001 fa65 	bl	8002556 <HAL_CAN_AddTxMessage>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <main+0xfe>
 8001092:	f000 f955 	bl	8001340 <Error_Handler>

		/* =================== BMS_QUADVOLTS =================== */
		Encode_BMS_QUADVOLTS(
 8001096:	4839      	ldr	r0, [pc, #228]	@ (800117c <main+0x1e4>)
 8001098:	eddf 1a3e 	vldr	s3, [pc, #248]	@ 8001194 <main+0x1fc>
 800109c:	ed9f 1a3e 	vldr	s2, [pc, #248]	@ 8001198 <main+0x200>
 80010a0:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 800119c <main+0x204>
 80010a4:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 80011a0 <main+0x208>
 80010a8:	f7ff fd3e 	bl	8000b28 <Encode_BMS_QUADVOLTS>
			12.34f, 12.45f, 12.56f, 12.67f, // QUAD1-4
			TxData
			);
		TxHeader.StdId = 1543; // Update CAN ID
 80010ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001164 <main+0x1cc>)
 80010ae:	f240 6207 	movw	r2, #1543	@ 0x607
 80010b2:	601a      	str	r2, [r3, #0]
		while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 80010b4:	bf00      	nop
 80010b6:	4835      	ldr	r0, [pc, #212]	@ (800118c <main+0x1f4>)
 80010b8:	f001 fb1d 	bl	80026f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d0f9      	beq.n	80010b6 <main+0x11e>
		if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) Error_Handler();
 80010c2:	4b33      	ldr	r3, [pc, #204]	@ (8001190 <main+0x1f8>)
 80010c4:	4a2d      	ldr	r2, [pc, #180]	@ (800117c <main+0x1e4>)
 80010c6:	4927      	ldr	r1, [pc, #156]	@ (8001164 <main+0x1cc>)
 80010c8:	4830      	ldr	r0, [pc, #192]	@ (800118c <main+0x1f4>)
 80010ca:	f001 fa44 	bl	8002556 <HAL_CAN_AddTxMessage>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <main+0x140>
 80010d4:	f000 f934 	bl	8001340 <Error_Handler>

		/* =================== BMS_CELLVOLTS =================== */
		Encode_BMS_CELLVOLTS(
 80010d8:	4828      	ldr	r0, [pc, #160]	@ (800117c <main+0x1e4>)
 80010da:	eddf 1a32 	vldr	s3, [pc, #200]	@ 80011a4 <main+0x20c>
 80010de:	ed9f 1a32 	vldr	s2, [pc, #200]	@ 80011a8 <main+0x210>
 80010e2:	eddf 0a32 	vldr	s1, [pc, #200]	@ 80011ac <main+0x214>
 80010e6:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 80011b0 <main+0x218>
 80010ea:	f7ff fd8f 	bl	8000c0c <Encode_BMS_CELLVOLTS>
			3.456f, 3.467f, 3.478f, 3.489f, // AVGVOLT1-4
			TxData
			);
		TxHeader.StdId = 1544;
 80010ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001164 <main+0x1cc>)
 80010f0:	f44f 62c1 	mov.w	r2, #1544	@ 0x608
 80010f4:	601a      	str	r2, [r3, #0]
		while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 80010f6:	bf00      	nop
 80010f8:	4824      	ldr	r0, [pc, #144]	@ (800118c <main+0x1f4>)
 80010fa:	f001 fafc 	bl	80026f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d0f9      	beq.n	80010f8 <main+0x160>
		if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) Error_Handler();
 8001104:	4b22      	ldr	r3, [pc, #136]	@ (8001190 <main+0x1f8>)
 8001106:	4a1d      	ldr	r2, [pc, #116]	@ (800117c <main+0x1e4>)
 8001108:	4916      	ldr	r1, [pc, #88]	@ (8001164 <main+0x1cc>)
 800110a:	4820      	ldr	r0, [pc, #128]	@ (800118c <main+0x1f4>)
 800110c:	f001 fa23 	bl	8002556 <HAL_CAN_AddTxMessage>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <main+0x182>
 8001116:	f000 f913 	bl	8001340 <Error_Handler>

		/* =================== BMS_TEMPS =================== */
		Encode_BMS_TEMPS(
 800111a:	4818      	ldr	r0, [pc, #96]	@ (800117c <main+0x1e4>)
 800111c:	eddf 1a25 	vldr	s3, [pc, #148]	@ 80011b4 <main+0x21c>
 8001120:	ed9f 1a25 	vldr	s2, [pc, #148]	@ 80011b8 <main+0x220>
 8001124:	eef3 0a0a 	vmov.f32	s1, #58	@ 0x41d00000  26.0
 8001128:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800112c:	f7ff fde0 	bl	8000cf0 <Encode_BMS_TEMPS>
			25.0f, 26.0f, 24.5f, 25.5f, // TEMP1-4
			TxData
			);
		TxHeader.StdId = 1545;
 8001130:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <main+0x1cc>)
 8001132:	f240 6209 	movw	r2, #1545	@ 0x609
 8001136:	601a      	str	r2, [r3, #0]
		while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 8001138:	bf00      	nop
 800113a:	4814      	ldr	r0, [pc, #80]	@ (800118c <main+0x1f4>)
 800113c:	f001 fadb 	bl	80026f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d0f9      	beq.n	800113a <main+0x1a2>
		if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) Error_Handler();
 8001146:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <main+0x1f8>)
 8001148:	4a0c      	ldr	r2, [pc, #48]	@ (800117c <main+0x1e4>)
 800114a:	4906      	ldr	r1, [pc, #24]	@ (8001164 <main+0x1cc>)
 800114c:	480f      	ldr	r0, [pc, #60]	@ (800118c <main+0x1f4>)
 800114e:	f001 fa02 	bl	8002556 <HAL_CAN_AddTxMessage>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <main+0x1c4>
 8001158:	f000 f8f2 	bl	8001340 <Error_Handler>

		/* Wait 100 ms  ~10 Hz overall loop */
		HAL_Delay(100);
 800115c:	2064      	movs	r0, #100	@ 0x64
 800115e:	f000 fb5f 	bl	8001820 <HAL_Delay>
	  if(VOLTAGE_NSAFE || THERM_NSAFE){ // Voltages are above X or below Y
 8001162:	e74b      	b.n	8000ffc <main+0x64>
 8001164:	200000e8 	.word	0x200000e8
 8001168:	48000400 	.word	0x48000400
 800116c:	200000e4 	.word	0x200000e4
 8001170:	200000e6 	.word	0x200000e6
 8001174:	200000e5 	.word	0x200000e5
 8001178:	200000e7 	.word	0x200000e7
 800117c:	2000011c 	.word	0x2000011c
 8001180:	42980000 	.word	0x42980000
 8001184:	c2f06666 	.word	0xc2f06666
 8001188:	43af4000 	.word	0x43af4000
 800118c:	200000bc 	.word	0x200000bc
 8001190:	2000012c 	.word	0x2000012c
 8001194:	414ab852 	.word	0x414ab852
 8001198:	4148f5c3 	.word	0x4148f5c3
 800119c:	41473333 	.word	0x41473333
 80011a0:	414570a4 	.word	0x414570a4
 80011a4:	405f4bc7 	.word	0x405f4bc7
 80011a8:	405e978d 	.word	0x405e978d
 80011ac:	405de354 	.word	0x405de354
 80011b0:	405d2f1b 	.word	0x405d2f1b
 80011b4:	41cc0000 	.word	0x41cc0000
 80011b8:	41c40000 	.word	0x41c40000

080011bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b0a2      	sub	sp, #136	@ 0x88
 80011c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80011c6:	2228      	movs	r2, #40	@ 0x28
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f003 fe71 	bl	8004eb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011e0:	463b      	mov	r3, r7
 80011e2:	224c      	movs	r2, #76	@ 0x4c
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f003 fe63 	bl	8004eb2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011ec:	2301      	movs	r3, #1
 80011ee:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011f4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f6:	2301      	movs	r3, #1
 80011f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011fa:	2302      	movs	r3, #2
 80011fc:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001202:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001204:	2300      	movs	r3, #0
 8001206:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800120a:	2300      	movs	r3, #0
 800120c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001210:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001214:	4618      	mov	r0, r3
 8001216:	f002 f9cf 	bl	80035b8 <HAL_RCC_OscConfig>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001220:	f000 f88e 	bl	8001340 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001224:	230f      	movs	r3, #15
 8001226:	64fb      	str	r3, [r7, #76]	@ 0x4c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001228:	2302      	movs	r3, #2
 800122a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800122c:	2300      	movs	r3, #0
 800122e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001230:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001234:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001236:	2300      	movs	r3, #0
 8001238:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800123a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800123e:	2101      	movs	r1, #1
 8001240:	4618      	mov	r0, r3
 8001242:	f003 f9dd 	bl	8004600 <HAL_RCC_ClockConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800124c:	f000 f878 	bl	8001340 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001250:	2380      	movs	r3, #128	@ 0x80
 8001252:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001254:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001258:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800125a:	463b      	mov	r3, r7
 800125c:	4618      	mov	r0, r3
 800125e:	f003 fb93 	bl	8004988 <HAL_RCCEx_PeriphCLKConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001268:	f000 f86a 	bl	8001340 <Error_Handler>
  }
}
 800126c:	bf00      	nop
 800126e:	3788      	adds	r7, #136	@ 0x88
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b0a0      	sub	sp, #128	@ 0x80
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;


    // Get the incoming message
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, RxData) != HAL_OK)
 800127c:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8001280:	4b2d      	ldr	r3, [pc, #180]	@ (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 8001282:	2100      	movs	r1, #0
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f001 fa6b 	bl	8002760 <HAL_CAN_GetRxMessage>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
    {
        Error_Handler();
 8001290:	f000 f856 	bl	8001340 <Error_Handler>
    }

    // Decode based on StdId
    switch(RxHeader.StdId)
 8001294:	4b29      	ldr	r3, [pc, #164]	@ (800133c <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f240 6209 	movw	r2, #1545	@ 0x609
 800129c:	4293      	cmp	r3, r2
 800129e:	d845      	bhi.n	800132c <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>
 80012a0:	f240 6206 	movw	r2, #1542	@ 0x606
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d207      	bcs.n	80012b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
 80012a8:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 80012ac:	d030      	beq.n	8001310 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>
 80012ae:	f240 2209 	movw	r2, #521	@ 0x209
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d033      	beq.n	800131e <HAL_CAN_RxFifo0MsgPendingCallback+0xaa>
            break;
        }

        default:
            // Unknown CAN ID  ignore or log
            break;
 80012b6:	e039      	b.n	800132c <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>
    switch(RxHeader.StdId)
 80012b8:	f2a3 6306 	subw	r3, r3, #1542	@ 0x606
 80012bc:	2b03      	cmp	r3, #3
 80012be:	d835      	bhi.n	800132c <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>
 80012c0:	a201      	add	r2, pc, #4	@ (adr r2, 80012c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80012c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c6:	bf00      	nop
 80012c8:	080012d9 	.word	0x080012d9
 80012cc:	080012e7 	.word	0x080012e7
 80012d0:	080012f5 	.word	0x080012f5
 80012d4:	08001303 	.word	0x08001303
            Decode_BMS_STATUS(RxData, &bmsStatus);
 80012d8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80012dc:	4619      	mov	r1, r3
 80012de:	4816      	ldr	r0, [pc, #88]	@ (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 80012e0:	f7ff f8f0 	bl	80004c4 <Decode_BMS_STATUS>
            break;
 80012e4:	e023      	b.n	800132e <HAL_CAN_RxFifo0MsgPendingCallback+0xba>
            Decode_BMS_QUADVOLTS(RxData, &quadVolts);
 80012e6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012ea:	4619      	mov	r1, r3
 80012ec:	4812      	ldr	r0, [pc, #72]	@ (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 80012ee:	f7ff f979 	bl	80005e4 <Decode_BMS_QUADVOLTS>
            break;
 80012f2:	e01c      	b.n	800132e <HAL_CAN_RxFifo0MsgPendingCallback+0xba>
            Decode_BMS_CELLVOLTS(RxData, &cellVolts);
 80012f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012f8:	4619      	mov	r1, r3
 80012fa:	480f      	ldr	r0, [pc, #60]	@ (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 80012fc:	f7ff f9e2 	bl	80006c4 <Decode_BMS_CELLVOLTS>
            break;
 8001300:	e015      	b.n	800132e <HAL_CAN_RxFifo0MsgPendingCallback+0xba>
            Decode_BMS_TEMPS(RxData, &bmsTemps);
 8001302:	f107 0320 	add.w	r3, r7, #32
 8001306:	4619      	mov	r1, r3
 8001308:	480b      	ldr	r0, [pc, #44]	@ (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 800130a:	f7ff fa4b 	bl	80007a4 <Decode_BMS_TEMPS>
            break;
 800130e:	e00e      	b.n	800132e <HAL_CAN_RxFifo0MsgPendingCallback+0xba>
            Decode_INVERTER_CTRL(RxData, &inverterCtrl);
 8001310:	f107 0318 	add.w	r3, r7, #24
 8001314:	4619      	mov	r1, r3
 8001316:	4808      	ldr	r0, [pc, #32]	@ (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 8001318:	f7ff fab4 	bl	8000884 <Decode_INVERTER_CTRL>
            break;
 800131c:	e007      	b.n	800132e <HAL_CAN_RxFifo0MsgPendingCallback+0xba>
            Decode_SYS_STATUS(RxData, &sysStatus);
 800131e:	f107 0308 	add.w	r3, r7, #8
 8001322:	4619      	mov	r1, r3
 8001324:	4804      	ldr	r0, [pc, #16]	@ (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 8001326:	f7ff faeb 	bl	8000900 <Decode_SYS_STATUS>
            break;
 800132a:	e000      	b.n	800132e <HAL_CAN_RxFifo0MsgPendingCallback+0xba>
            break;
 800132c:	bf00      	nop
    }

}
 800132e:	bf00      	nop
 8001330:	3780      	adds	r7, #128	@ 0x80
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000124 	.word	0x20000124
 800133c:	20000100 	.word	0x20000100

08001340 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001344:	b672      	cpsid	i
}
 8001346:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <Error_Handler+0x8>

0800134c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001350:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <MX_SPI1_Init+0x74>)
 8001352:	4a1c      	ldr	r2, [pc, #112]	@ (80013c4 <MX_SPI1_Init+0x78>)
 8001354:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001356:	4b1a      	ldr	r3, [pc, #104]	@ (80013c0 <MX_SPI1_Init+0x74>)
 8001358:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800135c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800135e:	4b18      	ldr	r3, [pc, #96]	@ (80013c0 <MX_SPI1_Init+0x74>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001364:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <MX_SPI1_Init+0x74>)
 8001366:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800136a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800136c:	4b14      	ldr	r3, [pc, #80]	@ (80013c0 <MX_SPI1_Init+0x74>)
 800136e:	2200      	movs	r2, #0
 8001370:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001372:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <MX_SPI1_Init+0x74>)
 8001374:	2200      	movs	r2, #0
 8001376:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001378:	4b11      	ldr	r3, [pc, #68]	@ (80013c0 <MX_SPI1_Init+0x74>)
 800137a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800137e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001380:	4b0f      	ldr	r3, [pc, #60]	@ (80013c0 <MX_SPI1_Init+0x74>)
 8001382:	2230      	movs	r2, #48	@ 0x30
 8001384:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001386:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <MX_SPI1_Init+0x74>)
 8001388:	2200      	movs	r2, #0
 800138a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800138c:	4b0c      	ldr	r3, [pc, #48]	@ (80013c0 <MX_SPI1_Init+0x74>)
 800138e:	2200      	movs	r2, #0
 8001390:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001392:	4b0b      	ldr	r3, [pc, #44]	@ (80013c0 <MX_SPI1_Init+0x74>)
 8001394:	2200      	movs	r2, #0
 8001396:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001398:	4b09      	ldr	r3, [pc, #36]	@ (80013c0 <MX_SPI1_Init+0x74>)
 800139a:	2207      	movs	r2, #7
 800139c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800139e:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <MX_SPI1_Init+0x74>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <MX_SPI1_Init+0x74>)
 80013a6:	2208      	movs	r2, #8
 80013a8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013aa:	4805      	ldr	r0, [pc, #20]	@ (80013c0 <MX_SPI1_Init+0x74>)
 80013ac:	f003 fcd6 	bl	8004d5c <HAL_SPI_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80013b6:	f7ff ffc3 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000130 	.word	0x20000130
 80013c4:	40013000 	.word	0x40013000

080013c8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80013cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <MX_SPI2_Init+0x70>)
 80013ce:	4a1b      	ldr	r2, [pc, #108]	@ (800143c <MX_SPI2_Init+0x74>)
 80013d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013d2:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <MX_SPI2_Init+0x70>)
 80013d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013da:	4b17      	ldr	r3, [pc, #92]	@ (8001438 <MX_SPI2_Init+0x70>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80013e0:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <MX_SPI2_Init+0x70>)
 80013e2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80013e6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013e8:	4b13      	ldr	r3, [pc, #76]	@ (8001438 <MX_SPI2_Init+0x70>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013ee:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <MX_SPI2_Init+0x70>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80013f4:	4b10      	ldr	r3, [pc, #64]	@ (8001438 <MX_SPI2_Init+0x70>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <MX_SPI2_Init+0x70>)
 80013fc:	2220      	movs	r2, #32
 80013fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001400:	4b0d      	ldr	r3, [pc, #52]	@ (8001438 <MX_SPI2_Init+0x70>)
 8001402:	2200      	movs	r2, #0
 8001404:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001406:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <MX_SPI2_Init+0x70>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800140c:	4b0a      	ldr	r3, [pc, #40]	@ (8001438 <MX_SPI2_Init+0x70>)
 800140e:	2200      	movs	r2, #0
 8001410:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001412:	4b09      	ldr	r3, [pc, #36]	@ (8001438 <MX_SPI2_Init+0x70>)
 8001414:	2207      	movs	r2, #7
 8001416:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001418:	4b07      	ldr	r3, [pc, #28]	@ (8001438 <MX_SPI2_Init+0x70>)
 800141a:	2200      	movs	r2, #0
 800141c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800141e:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <MX_SPI2_Init+0x70>)
 8001420:	2208      	movs	r2, #8
 8001422:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001424:	4804      	ldr	r0, [pc, #16]	@ (8001438 <MX_SPI2_Init+0x70>)
 8001426:	f003 fc99 	bl	8004d5c <HAL_SPI_Init>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_SPI2_Init+0x6c>
  {
    Error_Handler();
 8001430:	f7ff ff86 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000194 	.word	0x20000194
 800143c:	40003800 	.word	0x40003800

08001440 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001444:	4b1b      	ldr	r3, [pc, #108]	@ (80014b4 <MX_SPI3_Init+0x74>)
 8001446:	4a1c      	ldr	r2, [pc, #112]	@ (80014b8 <MX_SPI3_Init+0x78>)
 8001448:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800144a:	4b1a      	ldr	r3, [pc, #104]	@ (80014b4 <MX_SPI3_Init+0x74>)
 800144c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001450:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001452:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <MX_SPI3_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001458:	4b16      	ldr	r3, [pc, #88]	@ (80014b4 <MX_SPI3_Init+0x74>)
 800145a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800145e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001460:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <MX_SPI3_Init+0x74>)
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <MX_SPI3_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800146c:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <MX_SPI3_Init+0x74>)
 800146e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001472:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <MX_SPI3_Init+0x74>)
 8001476:	2220      	movs	r2, #32
 8001478:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <MX_SPI3_Init+0x74>)
 800147c:	2200      	movs	r2, #0
 800147e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <MX_SPI3_Init+0x74>)
 8001482:	2200      	movs	r2, #0
 8001484:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001486:	4b0b      	ldr	r3, [pc, #44]	@ (80014b4 <MX_SPI3_Init+0x74>)
 8001488:	2200      	movs	r2, #0
 800148a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800148c:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <MX_SPI3_Init+0x74>)
 800148e:	2207      	movs	r2, #7
 8001490:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001492:	4b08      	ldr	r3, [pc, #32]	@ (80014b4 <MX_SPI3_Init+0x74>)
 8001494:	2200      	movs	r2, #0
 8001496:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001498:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <MX_SPI3_Init+0x74>)
 800149a:	2208      	movs	r2, #8
 800149c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800149e:	4805      	ldr	r0, [pc, #20]	@ (80014b4 <MX_SPI3_Init+0x74>)
 80014a0:	f003 fc5c 	bl	8004d5c <HAL_SPI_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80014aa:	f7ff ff49 	bl	8001340 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200001f8 	.word	0x200001f8
 80014b8:	40003c00 	.word	0x40003c00

080014bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08e      	sub	sp, #56	@ 0x38
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
 80014d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a46      	ldr	r2, [pc, #280]	@ (80015f4 <HAL_SPI_MspInit+0x138>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d129      	bne.n	8001532 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014de:	4b46      	ldr	r3, [pc, #280]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	4a45      	ldr	r2, [pc, #276]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80014e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014e8:	6193      	str	r3, [r2, #24]
 80014ea:	4b43      	ldr	r3, [pc, #268]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014f2:	623b      	str	r3, [r7, #32]
 80014f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	4b40      	ldr	r3, [pc, #256]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	4a3f      	ldr	r2, [pc, #252]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80014fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001500:	6153      	str	r3, [r2, #20]
 8001502:	4b3d      	ldr	r3, [pc, #244]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800150a:	61fb      	str	r3, [r7, #28]
 800150c:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800150e:	23e0      	movs	r3, #224	@ 0xe0
 8001510:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001512:	2302      	movs	r3, #2
 8001514:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800151a:	2303      	movs	r3, #3
 800151c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800151e:	2305      	movs	r3, #5
 8001520:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001522:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001526:	4619      	mov	r1, r3
 8001528:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800152c:	f001 fea2 	bl	8003274 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001530:	e05c      	b.n	80015ec <HAL_SPI_MspInit+0x130>
  else if(spiHandle->Instance==SPI2)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a31      	ldr	r2, [pc, #196]	@ (80015fc <HAL_SPI_MspInit+0x140>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d129      	bne.n	8001590 <HAL_SPI_MspInit+0xd4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800153c:	4b2e      	ldr	r3, [pc, #184]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 800153e:	69db      	ldr	r3, [r3, #28]
 8001540:	4a2d      	ldr	r2, [pc, #180]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 8001542:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001546:	61d3      	str	r3, [r2, #28]
 8001548:	4b2b      	ldr	r3, [pc, #172]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 800154a:	69db      	ldr	r3, [r3, #28]
 800154c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001550:	61bb      	str	r3, [r7, #24]
 8001552:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001554:	4b28      	ldr	r3, [pc, #160]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	4a27      	ldr	r2, [pc, #156]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 800155a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800155e:	6153      	str	r3, [r2, #20]
 8001560:	4b25      	ldr	r3, [pc, #148]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 8001562:	695b      	ldr	r3, [r3, #20]
 8001564:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800156c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001570:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800157a:	2303      	movs	r3, #3
 800157c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800157e:	2305      	movs	r3, #5
 8001580:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001582:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001586:	4619      	mov	r1, r3
 8001588:	481d      	ldr	r0, [pc, #116]	@ (8001600 <HAL_SPI_MspInit+0x144>)
 800158a:	f001 fe73 	bl	8003274 <HAL_GPIO_Init>
}
 800158e:	e02d      	b.n	80015ec <HAL_SPI_MspInit+0x130>
  else if(spiHandle->Instance==SPI3)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a1b      	ldr	r2, [pc, #108]	@ (8001604 <HAL_SPI_MspInit+0x148>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d128      	bne.n	80015ec <HAL_SPI_MspInit+0x130>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800159a:	4b17      	ldr	r3, [pc, #92]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 800159c:	69db      	ldr	r3, [r3, #28]
 800159e:	4a16      	ldr	r2, [pc, #88]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80015a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015a4:	61d3      	str	r3, [r2, #28]
 80015a6:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b2:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	4a10      	ldr	r2, [pc, #64]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80015b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80015bc:	6153      	str	r3, [r2, #20]
 80015be:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <HAL_SPI_MspInit+0x13c>)
 80015c0:	695b      	ldr	r3, [r3, #20]
 80015c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80015ca:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80015ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d0:	2302      	movs	r3, #2
 80015d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015d8:	2303      	movs	r3, #3
 80015da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015dc:	2306      	movs	r3, #6
 80015de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015e4:	4619      	mov	r1, r3
 80015e6:	4808      	ldr	r0, [pc, #32]	@ (8001608 <HAL_SPI_MspInit+0x14c>)
 80015e8:	f001 fe44 	bl	8003274 <HAL_GPIO_Init>
}
 80015ec:	bf00      	nop
 80015ee:	3738      	adds	r7, #56	@ 0x38
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40013000 	.word	0x40013000
 80015f8:	40021000 	.word	0x40021000
 80015fc:	40003800 	.word	0x40003800
 8001600:	48000400 	.word	0x48000400
 8001604:	40003c00 	.word	0x40003c00
 8001608:	48000800 	.word	0x48000800

0800160c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001612:	4b0f      	ldr	r3, [pc, #60]	@ (8001650 <HAL_MspInit+0x44>)
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	4a0e      	ldr	r2, [pc, #56]	@ (8001650 <HAL_MspInit+0x44>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	6193      	str	r3, [r2, #24]
 800161e:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <HAL_MspInit+0x44>)
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800162a:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <HAL_MspInit+0x44>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	4a08      	ldr	r2, [pc, #32]	@ (8001650 <HAL_MspInit+0x44>)
 8001630:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001634:	61d3      	str	r3, [r2, #28]
 8001636:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <HAL_MspInit+0x44>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800163e:	603b      	str	r3, [r7, #0]
 8001640:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001642:	bf00      	nop
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000

08001654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <NMI_Handler+0x4>

0800165c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <HardFault_Handler+0x4>

08001664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <MemManage_Handler+0x4>

0800166c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <BusFault_Handler+0x4>

08001674 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <UsageFault_Handler+0x4>

0800167c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800168a:	b480      	push	{r7}
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016aa:	f000 f899 	bl	80017e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016b8:	4802      	ldr	r0, [pc, #8]	@ (80016c4 <DMA1_Channel1_IRQHandler+0x10>)
 80016ba:	f001 fcfb 	bl	80030b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000078 	.word	0x20000078

080016c8 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80016cc:	4802      	ldr	r0, [pc, #8]	@ (80016d8 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80016ce:	f001 f969 	bl	80029a4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200000bc 	.word	0x200000bc

080016dc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016e0:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <SystemInit+0x20>)
 80016e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016e6:	4a05      	ldr	r2, [pc, #20]	@ (80016fc <SystemInit+0x20>)
 80016e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	e000ed00 	.word	0xe000ed00

08001700 <Reset_Handler>:
 8001700:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001738 <LoopForever+0x2>
 8001704:	f7ff ffea 	bl	80016dc <SystemInit>
 8001708:	480c      	ldr	r0, [pc, #48]	@ (800173c <LoopForever+0x6>)
 800170a:	490d      	ldr	r1, [pc, #52]	@ (8001740 <LoopForever+0xa>)
 800170c:	4a0d      	ldr	r2, [pc, #52]	@ (8001744 <LoopForever+0xe>)
 800170e:	2300      	movs	r3, #0
 8001710:	e002      	b.n	8001718 <LoopCopyDataInit>

08001712 <CopyDataInit>:
 8001712:	58d4      	ldr	r4, [r2, r3]
 8001714:	50c4      	str	r4, [r0, r3]
 8001716:	3304      	adds	r3, #4

08001718 <LoopCopyDataInit>:
 8001718:	18c4      	adds	r4, r0, r3
 800171a:	428c      	cmp	r4, r1
 800171c:	d3f9      	bcc.n	8001712 <CopyDataInit>
 800171e:	4a0a      	ldr	r2, [pc, #40]	@ (8001748 <LoopForever+0x12>)
 8001720:	4c0a      	ldr	r4, [pc, #40]	@ (800174c <LoopForever+0x16>)
 8001722:	2300      	movs	r3, #0
 8001724:	e001      	b.n	800172a <LoopFillZerobss>

08001726 <FillZerobss>:
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	3204      	adds	r2, #4

0800172a <LoopFillZerobss>:
 800172a:	42a2      	cmp	r2, r4
 800172c:	d3fb      	bcc.n	8001726 <FillZerobss>
 800172e:	f003 fbc9 	bl	8004ec4 <__libc_init_array>
 8001732:	f7ff fc31 	bl	8000f98 <main>

08001736 <LoopForever>:
 8001736:	e7fe      	b.n	8001736 <LoopForever>
 8001738:	20010000 	.word	0x20010000
 800173c:	20000000 	.word	0x20000000
 8001740:	2000000c 	.word	0x2000000c
 8001744:	08004f5c 	.word	0x08004f5c
 8001748:	2000000c 	.word	0x2000000c
 800174c:	20000260 	.word	0x20000260

08001750 <ADC1_2_IRQHandler>:
 8001750:	e7fe      	b.n	8001750 <ADC1_2_IRQHandler>
	...

08001754 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <HAL_Init+0x28>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a07      	ldr	r2, [pc, #28]	@ (800177c <HAL_Init+0x28>)
 800175e:	f043 0310 	orr.w	r3, r3, #16
 8001762:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001764:	2003      	movs	r0, #3
 8001766:	f001 fc1d 	bl	8002fa4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800176a:	200f      	movs	r0, #15
 800176c:	f000 f808 	bl	8001780 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001770:	f7ff ff4c 	bl	800160c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40022000 	.word	0x40022000

08001780 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001788:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_InitTick+0x54>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <HAL_InitTick+0x58>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	4619      	mov	r1, r3
 8001792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001796:	fbb3 f3f1 	udiv	r3, r3, r1
 800179a:	fbb2 f3f3 	udiv	r3, r2, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f001 fc35 	bl	800300e <HAL_SYSTICK_Config>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00e      	b.n	80017cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2b0f      	cmp	r3, #15
 80017b2:	d80a      	bhi.n	80017ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b4:	2200      	movs	r2, #0
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017bc:	f001 fbfd 	bl	8002fba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c0:	4a06      	ldr	r2, [pc, #24]	@ (80017dc <HAL_InitTick+0x5c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e000      	b.n	80017cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000000 	.word	0x20000000
 80017d8:	20000008 	.word	0x20000008
 80017dc:	20000004 	.word	0x20000004

080017e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e4:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_IncTick+0x20>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <HAL_IncTick+0x24>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4413      	add	r3, r2
 80017f0:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <HAL_IncTick+0x24>)
 80017f2:	6013      	str	r3, [r2, #0]
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000008 	.word	0x20000008
 8001804:	2000025c 	.word	0x2000025c

08001808 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return uwTick;  
 800180c:	4b03      	ldr	r3, [pc, #12]	@ (800181c <HAL_GetTick+0x14>)
 800180e:	681b      	ldr	r3, [r3, #0]
}
 8001810:	4618      	mov	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	2000025c 	.word	0x2000025c

08001820 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001828:	f7ff ffee 	bl	8001808 <HAL_GetTick>
 800182c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001838:	d005      	beq.n	8001846 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <HAL_Delay+0x44>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4413      	add	r3, r2
 8001844:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001846:	bf00      	nop
 8001848:	f7ff ffde 	bl	8001808 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	429a      	cmp	r2, r3
 8001856:	d8f7      	bhi.n	8001848 <HAL_Delay+0x28>
  {
  }
}
 8001858:	bf00      	nop
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000008 	.word	0x20000008

08001868 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b09a      	sub	sp, #104	@ 0x68
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001870:	2300      	movs	r3, #0
 8001872:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001876:	2300      	movs	r3, #0
 8001878:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 800187a:	2300      	movs	r3, #0
 800187c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e172      	b.n	8001b6e <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001892:	f003 0310 	and.w	r3, r3, #16
 8001896:	2b00      	cmp	r3, #0
 8001898:	d176      	bne.n	8001988 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d152      	bne.n	8001948 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7fe fd05 	bl	80002cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d13b      	bne.n	8001948 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f000 fcdf 	bl	8002294 <ADC_Disable>
 80018d6:	4603      	mov	r3, r0
 80018d8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e0:	f003 0310 	and.w	r3, r3, #16
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d12f      	bne.n	8001948 <HAL_ADC_Init+0xe0>
 80018e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d12b      	bne.n	8001948 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018f8:	f023 0302 	bic.w	r3, r3, #2
 80018fc:	f043 0202 	orr.w	r2, r3, #2
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	689a      	ldr	r2, [r3, #8]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001912:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001922:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001924:	4b94      	ldr	r3, [pc, #592]	@ (8001b78 <HAL_ADC_Init+0x310>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a94      	ldr	r2, [pc, #592]	@ (8001b7c <HAL_ADC_Init+0x314>)
 800192a:	fba2 2303 	umull	r2, r3, r2, r3
 800192e:	0c9a      	lsrs	r2, r3, #18
 8001930:	4613      	mov	r3, r2
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4413      	add	r3, r2
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800193a:	e002      	b.n	8001942 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	3b01      	subs	r3, #1
 8001940:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d1f9      	bne.n	800193c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d007      	beq.n	8001966 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001960:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001964:	d110      	bne.n	8001988 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f023 0312 	bic.w	r3, r3, #18
 800196e:	f043 0210 	orr.w	r2, r3, #16
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197a:	f043 0201 	orr.w	r2, r3, #1
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198c:	f003 0310 	and.w	r3, r3, #16
 8001990:	2b00      	cmp	r3, #0
 8001992:	f040 80df 	bne.w	8001b54 <HAL_ADC_Init+0x2ec>
 8001996:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800199a:	2b00      	cmp	r3, #0
 800199c:	f040 80da 	bne.w	8001b54 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f040 80d2 	bne.w	8001b54 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80019b8:	f043 0202 	orr.w	r2, r3, #2
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001b80 <HAL_ADC_Init+0x318>)
 80019c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019cc:	d102      	bne.n	80019d4 <HAL_ADC_Init+0x16c>
 80019ce:	4b6d      	ldr	r3, [pc, #436]	@ (8001b84 <HAL_ADC_Init+0x31c>)
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	e002      	b.n	80019da <HAL_ADC_Init+0x172>
 80019d4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80019d8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f003 0303 	and.w	r3, r3, #3
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d108      	bne.n	80019fa <HAL_ADC_Init+0x192>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d101      	bne.n	80019fa <HAL_ADC_Init+0x192>
 80019f6:	2301      	movs	r3, #1
 80019f8:	e000      	b.n	80019fc <HAL_ADC_Init+0x194>
 80019fa:	2300      	movs	r3, #0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d11c      	bne.n	8001a3a <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001a00:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d010      	beq.n	8001a28 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f003 0303 	and.w	r3, r3, #3
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d107      	bne.n	8001a22 <HAL_ADC_Init+0x1ba>
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d101      	bne.n	8001a22 <HAL_ADC_Init+0x1ba>
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e000      	b.n	8001a24 <HAL_ADC_Init+0x1bc>
 8001a22:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d108      	bne.n	8001a3a <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001a28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	431a      	orrs	r2, r3
 8001a36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a38:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	7e5b      	ldrb	r3, [r3, #25]
 8001a3e:	035b      	lsls	r3, r3, #13
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a44:	2a01      	cmp	r2, #1
 8001a46:	d002      	beq.n	8001a4e <HAL_ADC_Init+0x1e6>
 8001a48:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a4c:	e000      	b.n	8001a50 <HAL_ADC_Init+0x1e8>
 8001a4e:	2200      	movs	r2, #0
 8001a50:	431a      	orrs	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68db      	ldr	r3, [r3, #12]
 8001a56:	431a      	orrs	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001a60:	4313      	orrs	r3, r2
 8001a62:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d11b      	bne.n	8001aa6 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	7e5b      	ldrb	r3, [r3, #25]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d109      	bne.n	8001a8a <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	045a      	lsls	r2, r3, #17
 8001a7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001a80:	4313      	orrs	r3, r2
 8001a82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a86:	663b      	str	r3, [r7, #96]	@ 0x60
 8001a88:	e00d      	b.n	8001aa6 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001a92:	f043 0220 	orr.w	r2, r3, #32
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9e:	f043 0201 	orr.w	r2, r3, #1
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d007      	beq.n	8001abe <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001aba:	4313      	orrs	r3, r2
 8001abc:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 030c 	and.w	r3, r3, #12
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d114      	bne.n	8001af6 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	6812      	ldr	r2, [r2, #0]
 8001ad6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001ada:	f023 0302 	bic.w	r3, r3, #2
 8001ade:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	7e1b      	ldrb	r3, [r3, #24]
 8001ae4:	039a      	lsls	r2, r3, #14
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	4313      	orrs	r3, r2
 8001af0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001af2:	4313      	orrs	r3, r2
 8001af4:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	68da      	ldr	r2, [r3, #12]
 8001afc:	4b22      	ldr	r3, [pc, #136]	@ (8001b88 <HAL_ADC_Init+0x320>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	6812      	ldr	r2, [r2, #0]
 8001b04:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001b06:	430b      	orrs	r3, r1
 8001b08:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d10c      	bne.n	8001b2c <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b18:	f023 010f 	bic.w	r1, r3, #15
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	69db      	ldr	r3, [r3, #28]
 8001b20:	1e5a      	subs	r2, r3, #1
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	430a      	orrs	r2, r1
 8001b28:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b2a:	e007      	b.n	8001b3c <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 020f 	bic.w	r2, r2, #15
 8001b3a:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b46:	f023 0303 	bic.w	r3, r3, #3
 8001b4a:	f043 0201 	orr.w	r2, r3, #1
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b52:	e00a      	b.n	8001b6a <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b58:	f023 0312 	bic.w	r3, r3, #18
 8001b5c:	f043 0210 	orr.w	r2, r3, #16
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001b64:	2301      	movs	r3, #1
 8001b66:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001b6a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3768      	adds	r7, #104	@ 0x68
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20000000 	.word	0x20000000
 8001b7c:	431bde83 	.word	0x431bde83
 8001b80:	50000300 	.word	0x50000300
 8001b84:	50000100 	.word	0x50000100
 8001b88:	fff0c007 	.word	0xfff0c007

08001b8c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b09b      	sub	sp, #108	@ 0x6c
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b96:	2300      	movs	r3, #0
 8001b98:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d101      	bne.n	8001bae <HAL_ADC_ConfigChannel+0x22>
 8001baa:	2302      	movs	r3, #2
 8001bac:	e2a1      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x566>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 0304 	and.w	r3, r3, #4
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f040 8285 	bne.w	80020d0 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	d81c      	bhi.n	8001c08 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685a      	ldr	r2, [r3, #4]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	461a      	mov	r2, r3
 8001be2:	231f      	movs	r3, #31
 8001be4:	4093      	lsls	r3, r2
 8001be6:	43db      	mvns	r3, r3
 8001be8:	4019      	ands	r1, r3
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	6818      	ldr	r0, [r3, #0]
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	4413      	add	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	fa00 f203 	lsl.w	r2, r0, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	430a      	orrs	r2, r1
 8001c04:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c06:	e063      	b.n	8001cd0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2b09      	cmp	r3, #9
 8001c0e:	d81e      	bhi.n	8001c4e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685a      	ldr	r2, [r3, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	4413      	add	r3, r2
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	3b1e      	subs	r3, #30
 8001c24:	221f      	movs	r2, #31
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	4019      	ands	r1, r3
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	6818      	ldr	r0, [r3, #0]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	4613      	mov	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	3b1e      	subs	r3, #30
 8001c40:	fa00 f203 	lsl.w	r2, r0, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c4c:	e040      	b.n	8001cd0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2b0e      	cmp	r3, #14
 8001c54:	d81e      	bhi.n	8001c94 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685a      	ldr	r2, [r3, #4]
 8001c60:	4613      	mov	r3, r2
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	4413      	add	r3, r2
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	3b3c      	subs	r3, #60	@ 0x3c
 8001c6a:	221f      	movs	r2, #31
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	4019      	ands	r1, r3
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	6818      	ldr	r0, [r3, #0]
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	4413      	add	r3, r2
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	3b3c      	subs	r3, #60	@ 0x3c
 8001c86:	fa00 f203 	lsl.w	r2, r0, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c92:	e01d      	b.n	8001cd0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	4413      	add	r3, r2
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	3b5a      	subs	r3, #90	@ 0x5a
 8001ca8:	221f      	movs	r2, #31
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43db      	mvns	r3, r3
 8001cb0:	4019      	ands	r1, r3
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	6818      	ldr	r0, [r3, #0]
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	3b5a      	subs	r3, #90	@ 0x5a
 8001cc4:	fa00 f203 	lsl.w	r2, r0, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f003 030c 	and.w	r3, r3, #12
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f040 80e5 	bne.w	8001eaa <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b09      	cmp	r3, #9
 8001ce6:	d91c      	bls.n	8001d22 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6999      	ldr	r1, [r3, #24]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	4413      	add	r3, r2
 8001cf8:	3b1e      	subs	r3, #30
 8001cfa:	2207      	movs	r2, #7
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	43db      	mvns	r3, r3
 8001d02:	4019      	ands	r1, r3
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	6898      	ldr	r0, [r3, #8]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	3b1e      	subs	r3, #30
 8001d14:	fa00 f203 	lsl.w	r2, r0, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	619a      	str	r2, [r3, #24]
 8001d20:	e019      	b.n	8001d56 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	6959      	ldr	r1, [r3, #20]
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	4413      	add	r3, r2
 8001d32:	2207      	movs	r2, #7
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	4019      	ands	r1, r3
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	6898      	ldr	r0, [r3, #8]
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4613      	mov	r3, r2
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	4413      	add	r3, r2
 8001d4a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	430a      	orrs	r2, r1
 8001d54:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	695a      	ldr	r2, [r3, #20]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	08db      	lsrs	r3, r3, #3
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	3b01      	subs	r3, #1
 8001d74:	2b03      	cmp	r3, #3
 8001d76:	d84f      	bhi.n	8001e18 <HAL_ADC_ConfigChannel+0x28c>
 8001d78:	a201      	add	r2, pc, #4	@ (adr r2, 8001d80 <HAL_ADC_ConfigChannel+0x1f4>)
 8001d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d7e:	bf00      	nop
 8001d80:	08001d91 	.word	0x08001d91
 8001d84:	08001db3 	.word	0x08001db3
 8001d88:	08001dd5 	.word	0x08001dd5
 8001d8c:	08001df7 	.word	0x08001df7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d96:	4b9c      	ldr	r3, [pc, #624]	@ (8002008 <HAL_ADC_ConfigChannel+0x47c>)
 8001d98:	4013      	ands	r3, r2
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	6812      	ldr	r2, [r2, #0]
 8001d9e:	0691      	lsls	r1, r2, #26
 8001da0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001da2:	430a      	orrs	r2, r1
 8001da4:	431a      	orrs	r2, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001dae:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001db0:	e07b      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001db8:	4b93      	ldr	r3, [pc, #588]	@ (8002008 <HAL_ADC_ConfigChannel+0x47c>)
 8001dba:	4013      	ands	r3, r2
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	6812      	ldr	r2, [r2, #0]
 8001dc0:	0691      	lsls	r1, r2, #26
 8001dc2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001dd0:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001dd2:	e06a      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001dda:	4b8b      	ldr	r3, [pc, #556]	@ (8002008 <HAL_ADC_ConfigChannel+0x47c>)
 8001ddc:	4013      	ands	r3, r2
 8001dde:	683a      	ldr	r2, [r7, #0]
 8001de0:	6812      	ldr	r2, [r2, #0]
 8001de2:	0691      	lsls	r1, r2, #26
 8001de4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001de6:	430a      	orrs	r2, r1
 8001de8:	431a      	orrs	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001df2:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001df4:	e059      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001dfc:	4b82      	ldr	r3, [pc, #520]	@ (8002008 <HAL_ADC_ConfigChannel+0x47c>)
 8001dfe:	4013      	ands	r3, r2
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	6812      	ldr	r2, [r2, #0]
 8001e04:	0691      	lsls	r1, r2, #26
 8001e06:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	431a      	orrs	r2, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001e14:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e16:	e048      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e1e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	069b      	lsls	r3, r3, #26
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d107      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e3a:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e42:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	069b      	lsls	r3, r3, #26
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d107      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e5e:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001e66:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	069b      	lsls	r3, r3, #26
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d107      	bne.n	8001e84 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e82:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	069b      	lsls	r3, r3, #26
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d107      	bne.n	8001ea8 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001ea6:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001ea8:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f003 0303 	and.w	r3, r3, #3
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d108      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x33e>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d101      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x33e>
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e000      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x340>
 8001eca:	2300      	movs	r3, #0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	f040 810a 	bne.w	80020e6 <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d00f      	beq.n	8001efa <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	43da      	mvns	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	400a      	ands	r2, r1
 8001ef4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001ef8:	e049      	b.n	8001f8e <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2201      	movs	r2, #1
 8001f08:	409a      	lsls	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b09      	cmp	r3, #9
 8001f1a:	d91c      	bls.n	8001f56 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	6999      	ldr	r1, [r3, #24]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	4613      	mov	r3, r2
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	4413      	add	r3, r2
 8001f2c:	3b1b      	subs	r3, #27
 8001f2e:	2207      	movs	r2, #7
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	4019      	ands	r1, r3
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	6898      	ldr	r0, [r3, #8]
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	4613      	mov	r3, r2
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	4413      	add	r3, r2
 8001f46:	3b1b      	subs	r3, #27
 8001f48:	fa00 f203 	lsl.w	r2, r0, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	619a      	str	r2, [r3, #24]
 8001f54:	e01b      	b.n	8001f8e <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6959      	ldr	r1, [r3, #20]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	1c5a      	adds	r2, r3, #1
 8001f62:	4613      	mov	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	4413      	add	r3, r2
 8001f68:	2207      	movs	r2, #7
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	4019      	ands	r1, r3
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	6898      	ldr	r0, [r3, #8]
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	1c5a      	adds	r2, r3, #1
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	4413      	add	r3, r2
 8001f82:	fa00 f203 	lsl.w	r2, r0, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <HAL_ADC_ConfigChannel+0x480>)
 8001f90:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2b10      	cmp	r3, #16
 8001f98:	d105      	bne.n	8001fa6 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001f9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d015      	beq.n	8001fd2 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001faa:	2b11      	cmp	r3, #17
 8001fac:	d105      	bne.n	8001fba <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001fae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d00b      	beq.n	8001fd2 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001fbe:	2b12      	cmp	r3, #18
 8001fc0:	f040 8091 	bne.w	80020e6 <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001fc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f040 808a 	bne.w	80020e6 <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fda:	d102      	bne.n	8001fe2 <HAL_ADC_ConfigChannel+0x456>
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <HAL_ADC_ConfigChannel+0x484>)
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	e002      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x45c>
 8001fe2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001fe6:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d10e      	bne.n	8002014 <HAL_ADC_ConfigChannel+0x488>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	2b01      	cmp	r3, #1
 8002002:	d107      	bne.n	8002014 <HAL_ADC_ConfigChannel+0x488>
 8002004:	2301      	movs	r3, #1
 8002006:	e006      	b.n	8002016 <HAL_ADC_ConfigChannel+0x48a>
 8002008:	83fff000 	.word	0x83fff000
 800200c:	50000300 	.word	0x50000300
 8002010:	50000100 	.word	0x50000100
 8002014:	2300      	movs	r3, #0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d150      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800201a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800201c:	2b00      	cmp	r3, #0
 800201e:	d010      	beq.n	8002042 <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	2b01      	cmp	r3, #1
 800202a:	d107      	bne.n	800203c <HAL_ADC_ConfigChannel+0x4b0>
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0301 	and.w	r3, r3, #1
 8002034:	2b01      	cmp	r3, #1
 8002036:	d101      	bne.n	800203c <HAL_ADC_ConfigChannel+0x4b0>
 8002038:	2301      	movs	r3, #1
 800203a:	e000      	b.n	800203e <HAL_ADC_ConfigChannel+0x4b2>
 800203c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800203e:	2b00      	cmp	r3, #0
 8002040:	d13c      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2b10      	cmp	r3, #16
 8002048:	d11d      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x4fa>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002052:	d118      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002054:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800205c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800205e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002060:	4b27      	ldr	r3, [pc, #156]	@ (8002100 <HAL_ADC_ConfigChannel+0x574>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a27      	ldr	r2, [pc, #156]	@ (8002104 <HAL_ADC_ConfigChannel+0x578>)
 8002066:	fba2 2303 	umull	r2, r3, r2, r3
 800206a:	0c9a      	lsrs	r2, r3, #18
 800206c:	4613      	mov	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002076:	e002      	b.n	800207e <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	3b01      	subs	r3, #1
 800207c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1f9      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002084:	e02e      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2b11      	cmp	r3, #17
 800208c:	d10b      	bne.n	80020a6 <HAL_ADC_ConfigChannel+0x51a>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002096:	d106      	bne.n	80020a6 <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002098:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80020a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020a2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020a4:	e01e      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2b12      	cmp	r3, #18
 80020ac:	d11a      	bne.n	80020e4 <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80020ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80020b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020b8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020ba:	e013      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	f043 0220 	orr.w	r2, r3, #32
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80020ce:	e00a      	b.n	80020e6 <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d4:	f043 0220 	orr.w	r2, r3, #32
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80020e2:	e000      	b.n	80020e6 <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020e4:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80020ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	376c      	adds	r7, #108	@ 0x6c
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	20000000 	.word	0x20000000
 8002104:	431bde83 	.word	0x431bde83

08002108 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002108:	b480      	push	{r7}
 800210a:	b099      	sub	sp, #100	@ 0x64
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002120:	d102      	bne.n	8002128 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002122:	4b5a      	ldr	r3, [pc, #360]	@ (800228c <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	e002      	b.n	800212e <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002128:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800212c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d101      	bne.n	8002138 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e0a2      	b.n	800227e <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800213e:	2b01      	cmp	r3, #1
 8002140:	d101      	bne.n	8002146 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002142:	2302      	movs	r3, #2
 8002144:	e09b      	b.n	800227e <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	2b00      	cmp	r3, #0
 800215a:	d17f      	bne.n	800225c <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	d179      	bne.n	800225c <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002168:	4b49      	ldr	r3, [pc, #292]	@ (8002290 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 800216a:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d040      	beq.n	80021f6 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002174:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	6859      	ldr	r1, [r3, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002186:	035b      	lsls	r3, r3, #13
 8002188:	430b      	orrs	r3, r1
 800218a:	431a      	orrs	r2, r3
 800218c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800218e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 0303 	and.w	r3, r3, #3
 800219a:	2b01      	cmp	r3, #1
 800219c:	d108      	bne.n	80021b0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d101      	bne.n	80021b0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80021ac:	2301      	movs	r3, #1
 80021ae:	e000      	b.n	80021b2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80021b0:	2300      	movs	r3, #0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d15c      	bne.n	8002270 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 0303 	and.w	r3, r3, #3
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d107      	bne.n	80021d2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80021d2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d14b      	bne.n	8002270 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80021d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80021e0:	f023 030f 	bic.w	r3, r3, #15
 80021e4:	683a      	ldr	r2, [r7, #0]
 80021e6:	6811      	ldr	r1, [r2, #0]
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	6892      	ldr	r2, [r2, #8]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	431a      	orrs	r2, r3
 80021f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021f2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80021f4:	e03c      	b.n	8002270 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80021f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002200:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 0303 	and.w	r3, r3, #3
 800220c:	2b01      	cmp	r3, #1
 800220e:	d108      	bne.n	8002222 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	2b01      	cmp	r3, #1
 800221c:	d101      	bne.n	8002222 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800221e:	2301      	movs	r3, #1
 8002220:	e000      	b.n	8002224 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002222:	2300      	movs	r3, #0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d123      	bne.n	8002270 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 0303 	and.w	r3, r3, #3
 8002230:	2b01      	cmp	r3, #1
 8002232:	d107      	bne.n	8002244 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b01      	cmp	r3, #1
 800223e:	d101      	bne.n	8002244 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002240:	2301      	movs	r3, #1
 8002242:	e000      	b.n	8002246 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002244:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002246:	2b00      	cmp	r3, #0
 8002248:	d112      	bne.n	8002270 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800224a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002252:	f023 030f 	bic.w	r3, r3, #15
 8002256:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002258:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800225a:	e009      	b.n	8002270 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002260:	f043 0220 	orr.w	r2, r3, #32
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800226e:	e000      	b.n	8002272 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002270:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800227a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 800227e:	4618      	mov	r0, r3
 8002280:	3764      	adds	r7, #100	@ 0x64
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	50000100 	.word	0x50000100
 8002290:	50000300 	.word	0x50000300

08002294 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800229c:	2300      	movs	r3, #0
 800229e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d108      	bne.n	80022c0 <ADC_Disable+0x2c>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d101      	bne.n	80022c0 <ADC_Disable+0x2c>
 80022bc:	2301      	movs	r3, #1
 80022be:	e000      	b.n	80022c2 <ADC_Disable+0x2e>
 80022c0:	2300      	movs	r3, #0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d047      	beq.n	8002356 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 030d 	and.w	r3, r3, #13
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d10f      	bne.n	80022f4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 0202 	orr.w	r2, r2, #2
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2203      	movs	r2, #3
 80022ea:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80022ec:	f7ff fa8c 	bl	8001808 <HAL_GetTick>
 80022f0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80022f2:	e029      	b.n	8002348 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f8:	f043 0210 	orr.w	r2, r3, #16
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002304:	f043 0201 	orr.w	r2, r3, #1
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e023      	b.n	8002358 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002310:	f7ff fa7a 	bl	8001808 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b02      	cmp	r3, #2
 800231c:	d914      	bls.n	8002348 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f003 0301 	and.w	r3, r3, #1
 8002328:	2b01      	cmp	r3, #1
 800232a:	d10d      	bne.n	8002348 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002330:	f043 0210 	orr.w	r2, r3, #16
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233c:	f043 0201 	orr.w	r2, r3, #1
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e007      	b.n	8002358 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b01      	cmp	r3, #1
 8002354:	d0dc      	beq.n	8002310 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e0ed      	b.n	800254e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d102      	bne.n	8002384 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7fe f842 	bl	8000408 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f042 0201 	orr.w	r2, r2, #1
 8002392:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002394:	f7ff fa38 	bl	8001808 <HAL_GetTick>
 8002398:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800239a:	e012      	b.n	80023c2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800239c:	f7ff fa34 	bl	8001808 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b0a      	cmp	r3, #10
 80023a8:	d90b      	bls.n	80023c2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2205      	movs	r2, #5
 80023ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e0c5      	b.n	800254e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d0e5      	beq.n	800239c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 0202 	bic.w	r2, r2, #2
 80023de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023e0:	f7ff fa12 	bl	8001808 <HAL_GetTick>
 80023e4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023e6:	e012      	b.n	800240e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023e8:	f7ff fa0e 	bl	8001808 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b0a      	cmp	r3, #10
 80023f4:	d90b      	bls.n	800240e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2205      	movs	r2, #5
 8002406:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e09f      	b.n	800254e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1e5      	bne.n	80023e8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	7e1b      	ldrb	r3, [r3, #24]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d108      	bne.n	8002436 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	e007      	b.n	8002446 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002444:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	7e5b      	ldrb	r3, [r3, #25]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d108      	bne.n	8002460 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	e007      	b.n	8002470 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800246e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	7e9b      	ldrb	r3, [r3, #26]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d108      	bne.n	800248a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 0220 	orr.w	r2, r2, #32
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	e007      	b.n	800249a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f022 0220 	bic.w	r2, r2, #32
 8002498:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	7edb      	ldrb	r3, [r3, #27]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d108      	bne.n	80024b4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f022 0210 	bic.w	r2, r2, #16
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	e007      	b.n	80024c4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f042 0210 	orr.w	r2, r2, #16
 80024c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	7f1b      	ldrb	r3, [r3, #28]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d108      	bne.n	80024de <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0208 	orr.w	r2, r2, #8
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	e007      	b.n	80024ee <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 0208 	bic.w	r2, r2, #8
 80024ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	7f5b      	ldrb	r3, [r3, #29]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d108      	bne.n	8002508 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f042 0204 	orr.w	r2, r2, #4
 8002504:	601a      	str	r2, [r3, #0]
 8002506:	e007      	b.n	8002518 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 0204 	bic.w	r2, r2, #4
 8002516:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	431a      	orrs	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	ea42 0103 	orr.w	r1, r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	1e5a      	subs	r2, r3, #1
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	430a      	orrs	r2, r1
 800253c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002556:	b480      	push	{r7}
 8002558:	b089      	sub	sp, #36	@ 0x24
 800255a:	af00      	add	r7, sp, #0
 800255c:	60f8      	str	r0, [r7, #12]
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	607a      	str	r2, [r7, #4]
 8002562:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f893 3020 	ldrb.w	r3, [r3, #32]
 800256a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002574:	7ffb      	ldrb	r3, [r7, #31]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d003      	beq.n	8002582 <HAL_CAN_AddTxMessage+0x2c>
 800257a:	7ffb      	ldrb	r3, [r7, #31]
 800257c:	2b02      	cmp	r3, #2
 800257e:	f040 80ad 	bne.w	80026dc <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d10a      	bne.n	80025a2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002592:	2b00      	cmp	r3, #0
 8002594:	d105      	bne.n	80025a2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800259c:	2b00      	cmp	r3, #0
 800259e:	f000 8095 	beq.w	80026cc <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	0e1b      	lsrs	r3, r3, #24
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80025ac:	2201      	movs	r2, #1
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	409a      	lsls	r2, r3
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10d      	bne.n	80025da <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80025c8:	68f9      	ldr	r1, [r7, #12]
 80025ca:	6809      	ldr	r1, [r1, #0]
 80025cc:	431a      	orrs	r2, r3
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	3318      	adds	r3, #24
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	440b      	add	r3, r1
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	e00f      	b.n	80025fa <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80025e4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80025ea:	68f9      	ldr	r1, [r7, #12]
 80025ec:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80025ee:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	3318      	adds	r3, #24
 80025f4:	011b      	lsls	r3, r3, #4
 80025f6:	440b      	add	r3, r1
 80025f8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6819      	ldr	r1, [r3, #0]
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	691a      	ldr	r2, [r3, #16]
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	3318      	adds	r3, #24
 8002606:	011b      	lsls	r3, r3, #4
 8002608:	440b      	add	r3, r1
 800260a:	3304      	adds	r3, #4
 800260c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	7d1b      	ldrb	r3, [r3, #20]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d111      	bne.n	800263a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	3318      	adds	r3, #24
 800261e:	011b      	lsls	r3, r3, #4
 8002620:	4413      	add	r3, r2
 8002622:	3304      	adds	r3, #4
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	6811      	ldr	r1, [r2, #0]
 800262a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	3318      	adds	r3, #24
 8002632:	011b      	lsls	r3, r3, #4
 8002634:	440b      	add	r3, r1
 8002636:	3304      	adds	r3, #4
 8002638:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	3307      	adds	r3, #7
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	061a      	lsls	r2, r3, #24
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	3306      	adds	r3, #6
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	041b      	lsls	r3, r3, #16
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3305      	adds	r3, #5
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	021b      	lsls	r3, r3, #8
 8002654:	4313      	orrs	r3, r2
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	3204      	adds	r2, #4
 800265a:	7812      	ldrb	r2, [r2, #0]
 800265c:	4610      	mov	r0, r2
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	6811      	ldr	r1, [r2, #0]
 8002662:	ea43 0200 	orr.w	r2, r3, r0
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	011b      	lsls	r3, r3, #4
 800266a:	440b      	add	r3, r1
 800266c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002670:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3303      	adds	r3, #3
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	061a      	lsls	r2, r3, #24
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	3302      	adds	r3, #2
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	041b      	lsls	r3, r3, #16
 8002682:	431a      	orrs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3301      	adds	r3, #1
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	021b      	lsls	r3, r3, #8
 800268c:	4313      	orrs	r3, r2
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	7812      	ldrb	r2, [r2, #0]
 8002692:	4610      	mov	r0, r2
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	6811      	ldr	r1, [r2, #0]
 8002698:	ea43 0200 	orr.w	r2, r3, r0
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	011b      	lsls	r3, r3, #4
 80026a0:	440b      	add	r3, r1
 80026a2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80026a6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	3318      	adds	r3, #24
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	4413      	add	r3, r2
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	6811      	ldr	r1, [r2, #0]
 80026ba:	f043 0201 	orr.w	r2, r3, #1
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	3318      	adds	r3, #24
 80026c2:	011b      	lsls	r3, r3, #4
 80026c4:	440b      	add	r3, r1
 80026c6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80026c8:	2300      	movs	r3, #0
 80026ca:	e00e      	b.n	80026ea <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e006      	b.n	80026ea <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
  }
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3724      	adds	r7, #36	@ 0x24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr

080026f6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b085      	sub	sp, #20
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80026fe:	2300      	movs	r3, #0
 8002700:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002708:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800270a:	7afb      	ldrb	r3, [r7, #11]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d002      	beq.n	8002716 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002710:	7afb      	ldrb	r3, [r7, #11]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d11d      	bne.n	8002752 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d002      	beq.n	800272a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	3301      	adds	r3, #1
 8002728:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d002      	beq.n	800273e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	3301      	adds	r3, #1
 800273c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d002      	beq.n	8002752 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	3301      	adds	r3, #1
 8002750:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002752:	68fb      	ldr	r3, [r7, #12]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3714      	adds	r7, #20
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002760:	b480      	push	{r7}
 8002762:	b087      	sub	sp, #28
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002774:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002776:	7dfb      	ldrb	r3, [r7, #23]
 8002778:	2b01      	cmp	r3, #1
 800277a:	d003      	beq.n	8002784 <HAL_CAN_GetRxMessage+0x24>
 800277c:	7dfb      	ldrb	r3, [r7, #23]
 800277e:	2b02      	cmp	r3, #2
 8002780:	f040 8103 	bne.w	800298a <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10e      	bne.n	80027a8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	f003 0303 	and.w	r3, r3, #3
 8002794:	2b00      	cmp	r3, #0
 8002796:	d116      	bne.n	80027c6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0f7      	b.n	8002998 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	f003 0303 	and.w	r3, r3, #3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d107      	bne.n	80027c6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e0e8      	b.n	8002998 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	331b      	adds	r3, #27
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	4413      	add	r3, r2
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0204 	and.w	r2, r3, #4
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10c      	bne.n	80027fe <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	331b      	adds	r3, #27
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	4413      	add	r3, r2
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	0d5b      	lsrs	r3, r3, #21
 80027f4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	e00b      	b.n	8002816 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	331b      	adds	r3, #27
 8002806:	011b      	lsls	r3, r3, #4
 8002808:	4413      	add	r3, r2
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	08db      	lsrs	r3, r3, #3
 800280e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	331b      	adds	r3, #27
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	4413      	add	r3, r2
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0202 	and.w	r2, r3, #2
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	331b      	adds	r3, #27
 8002834:	011b      	lsls	r3, r3, #4
 8002836:	4413      	add	r3, r2
 8002838:	3304      	adds	r3, #4
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0308 	and.w	r3, r3, #8
 8002840:	2b00      	cmp	r3, #0
 8002842:	d003      	beq.n	800284c <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2208      	movs	r2, #8
 8002848:	611a      	str	r2, [r3, #16]
 800284a:	e00b      	b.n	8002864 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	331b      	adds	r3, #27
 8002854:	011b      	lsls	r3, r3, #4
 8002856:	4413      	add	r3, r2
 8002858:	3304      	adds	r3, #4
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 020f 	and.w	r2, r3, #15
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	331b      	adds	r3, #27
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	4413      	add	r3, r2
 8002870:	3304      	adds	r3, #4
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	0a1b      	lsrs	r3, r3, #8
 8002876:	b2da      	uxtb	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	331b      	adds	r3, #27
 8002884:	011b      	lsls	r3, r3, #4
 8002886:	4413      	add	r3, r2
 8002888:	3304      	adds	r3, #4
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	0c1b      	lsrs	r3, r3, #16
 800288e:	b29a      	uxth	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	4413      	add	r3, r2
 800289e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	4413      	add	r3, r2
 80028b4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	0a1a      	lsrs	r2, r3, #8
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	3301      	adds	r3, #1
 80028c0:	b2d2      	uxtb	r2, r2
 80028c2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	011b      	lsls	r3, r3, #4
 80028cc:	4413      	add	r3, r2
 80028ce:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	0c1a      	lsrs	r2, r3, #16
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	3302      	adds	r3, #2
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	011b      	lsls	r3, r3, #4
 80028e6:	4413      	add	r3, r2
 80028e8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	0e1a      	lsrs	r2, r3, #24
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	3303      	adds	r3, #3
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	4413      	add	r3, r2
 8002902:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	3304      	adds	r3, #4
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	4413      	add	r3, r2
 800291a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	0a1a      	lsrs	r2, r3, #8
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	3305      	adds	r3, #5
 8002926:	b2d2      	uxtb	r2, r2
 8002928:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	011b      	lsls	r3, r3, #4
 8002932:	4413      	add	r3, r2
 8002934:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	0c1a      	lsrs	r2, r3, #16
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	3306      	adds	r3, #6
 8002940:	b2d2      	uxtb	r2, r2
 8002942:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	011b      	lsls	r3, r3, #4
 800294c:	4413      	add	r3, r2
 800294e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	0e1a      	lsrs	r2, r3, #24
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	3307      	adds	r3, #7
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d108      	bne.n	8002976 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68da      	ldr	r2, [r3, #12]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f042 0220 	orr.w	r2, r2, #32
 8002972:	60da      	str	r2, [r3, #12]
 8002974:	e007      	b.n	8002986 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	691a      	ldr	r2, [r3, #16]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f042 0220 	orr.w	r2, r2, #32
 8002984:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002986:	2300      	movs	r3, #0
 8002988:	e006      	b.n	8002998 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
  }
}
 8002998:	4618      	mov	r0, r3
 800299a:	371c      	adds	r7, #28
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08a      	sub	sp, #40	@ 0x28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80029ac:	2300      	movs	r3, #0
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	695b      	ldr	r3, [r3, #20]
 80029b6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80029e0:	6a3b      	ldr	r3, [r7, #32]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d07c      	beq.n	8002ae4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d023      	beq.n	8002a3c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2201      	movs	r2, #1
 80029fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f983 	bl	8002d12 <HAL_CAN_TxMailbox0CompleteCallback>
 8002a0c:	e016      	b.n	8002a3c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d004      	beq.n	8002a22 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a20:	e00c      	b.n	8002a3c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	f003 0308 	and.w	r3, r3, #8
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d004      	beq.n	8002a36 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a32:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a34:	e002      	b.n	8002a3c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f989 	bl	8002d4e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d024      	beq.n	8002a90 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a4e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 f963 	bl	8002d26 <HAL_CAN_TxMailbox1CompleteCallback>
 8002a60:	e016      	b.n	8002a90 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d004      	beq.n	8002a76 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a72:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a74:	e00c      	b.n	8002a90 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d004      	beq.n	8002a8a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a88:	e002      	b.n	8002a90 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f969 	bl	8002d62 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d024      	beq.n	8002ae4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002aa2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d003      	beq.n	8002ab6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f943 	bl	8002d3a <HAL_CAN_TxMailbox2CompleteCallback>
 8002ab4:	e016      	b.n	8002ae4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d004      	beq.n	8002aca <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ac8:	e00c      	b.n	8002ae4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d004      	beq.n	8002ade <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8002adc:	e002      	b.n	8002ae4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f949 	bl	8002d76 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002ae4:	6a3b      	ldr	r3, [r7, #32]
 8002ae6:	f003 0308 	and.w	r3, r3, #8
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00c      	beq.n	8002b08 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	f003 0310 	and.w	r3, r3, #16
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d007      	beq.n	8002b08 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002afe:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2210      	movs	r2, #16
 8002b06:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00b      	beq.n	8002b2a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f003 0308 	and.w	r3, r3, #8
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d006      	beq.n	8002b2a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2208      	movs	r2, #8
 8002b22:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 f930 	bl	8002d8a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002b2a:	6a3b      	ldr	r3, [r7, #32]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d009      	beq.n	8002b48 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d002      	beq.n	8002b48 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f7fe fb96 	bl	8001274 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002b48:	6a3b      	ldr	r3, [r7, #32]
 8002b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00c      	beq.n	8002b6c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	f003 0310 	and.w	r3, r3, #16
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d007      	beq.n	8002b6c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b62:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2210      	movs	r2, #16
 8002b6a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002b6c:	6a3b      	ldr	r3, [r7, #32]
 8002b6e:	f003 0320 	and.w	r3, r3, #32
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00b      	beq.n	8002b8e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d006      	beq.n	8002b8e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2208      	movs	r2, #8
 8002b86:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f000 f912 	bl	8002db2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	f003 0310 	and.w	r3, r3, #16
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d009      	beq.n	8002bac <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	f003 0303 	and.w	r3, r3, #3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 f8f9 	bl	8002d9e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002bac:	6a3b      	ldr	r3, [r7, #32]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00b      	beq.n	8002bce <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	f003 0310 	and.w	r3, r3, #16
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d006      	beq.n	8002bce <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2210      	movs	r2, #16
 8002bc6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f8fc 	bl	8002dc6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002bce:	6a3b      	ldr	r3, [r7, #32]
 8002bd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00b      	beq.n	8002bf0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	f003 0308 	and.w	r3, r3, #8
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d006      	beq.n	8002bf0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2208      	movs	r2, #8
 8002be8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f8f5 	bl	8002dda <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002bf0:	6a3b      	ldr	r3, [r7, #32]
 8002bf2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d07b      	beq.n	8002cf2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	f003 0304 	and.w	r3, r3, #4
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d072      	beq.n	8002cea <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d008      	beq.n	8002c20 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1a:	f043 0301 	orr.w	r3, r3, #1
 8002c1e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002c20:	6a3b      	ldr	r3, [r7, #32]
 8002c22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d008      	beq.n	8002c3c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d003      	beq.n	8002c3c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c36:	f043 0302 	orr.w	r3, r3, #2
 8002c3a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c3c:	6a3b      	ldr	r3, [r7, #32]
 8002c3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d008      	beq.n	8002c58 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d003      	beq.n	8002c58 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c52:	f043 0304 	orr.w	r3, r3, #4
 8002c56:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c58:	6a3b      	ldr	r3, [r7, #32]
 8002c5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d043      	beq.n	8002cea <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d03e      	beq.n	8002cea <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c72:	2b60      	cmp	r3, #96	@ 0x60
 8002c74:	d02b      	beq.n	8002cce <HAL_CAN_IRQHandler+0x32a>
 8002c76:	2b60      	cmp	r3, #96	@ 0x60
 8002c78:	d82e      	bhi.n	8002cd8 <HAL_CAN_IRQHandler+0x334>
 8002c7a:	2b50      	cmp	r3, #80	@ 0x50
 8002c7c:	d022      	beq.n	8002cc4 <HAL_CAN_IRQHandler+0x320>
 8002c7e:	2b50      	cmp	r3, #80	@ 0x50
 8002c80:	d82a      	bhi.n	8002cd8 <HAL_CAN_IRQHandler+0x334>
 8002c82:	2b40      	cmp	r3, #64	@ 0x40
 8002c84:	d019      	beq.n	8002cba <HAL_CAN_IRQHandler+0x316>
 8002c86:	2b40      	cmp	r3, #64	@ 0x40
 8002c88:	d826      	bhi.n	8002cd8 <HAL_CAN_IRQHandler+0x334>
 8002c8a:	2b30      	cmp	r3, #48	@ 0x30
 8002c8c:	d010      	beq.n	8002cb0 <HAL_CAN_IRQHandler+0x30c>
 8002c8e:	2b30      	cmp	r3, #48	@ 0x30
 8002c90:	d822      	bhi.n	8002cd8 <HAL_CAN_IRQHandler+0x334>
 8002c92:	2b10      	cmp	r3, #16
 8002c94:	d002      	beq.n	8002c9c <HAL_CAN_IRQHandler+0x2f8>
 8002c96:	2b20      	cmp	r3, #32
 8002c98:	d005      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002c9a:	e01d      	b.n	8002cd8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	f043 0308 	orr.w	r3, r3, #8
 8002ca2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ca4:	e019      	b.n	8002cda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca8:	f043 0310 	orr.w	r3, r3, #16
 8002cac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002cae:	e014      	b.n	8002cda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	f043 0320 	orr.w	r3, r3, #32
 8002cb6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002cb8:	e00f      	b.n	8002cda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cc0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002cc2:	e00a      	b.n	8002cda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ccc:	e005      	b.n	8002cda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cd4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002cd6:	e000      	b.n	8002cda <HAL_CAN_IRQHandler+0x336>
            break;
 8002cd8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699a      	ldr	r2, [r3, #24]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002ce8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2204      	movs	r2, #4
 8002cf0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d008      	beq.n	8002d0a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 f872 	bl	8002dee <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002d0a:	bf00      	nop
 8002d0c:	3728      	adds	r7, #40	@ 0x28
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr

08002d26 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr

08002d4e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002d56:	bf00      	nop
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d62:	b480      	push	{r7}
 8002d64:	b083      	sub	sp, #12
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002d6a:	bf00      	nop
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f003 0307 	and.w	r3, r3, #7
 8002e12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e14:	4b0c      	ldr	r3, [pc, #48]	@ (8002e48 <__NVIC_SetPriorityGrouping+0x44>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e20:	4013      	ands	r3, r2
 8002e22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e36:	4a04      	ldr	r2, [pc, #16]	@ (8002e48 <__NVIC_SetPriorityGrouping+0x44>)
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	60d3      	str	r3, [r2, #12]
}
 8002e3c:	bf00      	nop
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	e000ed00 	.word	0xe000ed00

08002e4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e50:	4b04      	ldr	r3, [pc, #16]	@ (8002e64 <__NVIC_GetPriorityGrouping+0x18>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	0a1b      	lsrs	r3, r3, #8
 8002e56:	f003 0307 	and.w	r3, r3, #7
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr
 8002e64:	e000ed00 	.word	0xe000ed00

08002e68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	db0b      	blt.n	8002e92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e7a:	79fb      	ldrb	r3, [r7, #7]
 8002e7c:	f003 021f 	and.w	r2, r3, #31
 8002e80:	4907      	ldr	r1, [pc, #28]	@ (8002ea0 <__NVIC_EnableIRQ+0x38>)
 8002e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e86:	095b      	lsrs	r3, r3, #5
 8002e88:	2001      	movs	r0, #1
 8002e8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e92:	bf00      	nop
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	e000e100 	.word	0xe000e100

08002ea4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	4603      	mov	r3, r0
 8002eac:	6039      	str	r1, [r7, #0]
 8002eae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	db0a      	blt.n	8002ece <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	b2da      	uxtb	r2, r3
 8002ebc:	490c      	ldr	r1, [pc, #48]	@ (8002ef0 <__NVIC_SetPriority+0x4c>)
 8002ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec2:	0112      	lsls	r2, r2, #4
 8002ec4:	b2d2      	uxtb	r2, r2
 8002ec6:	440b      	add	r3, r1
 8002ec8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ecc:	e00a      	b.n	8002ee4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	b2da      	uxtb	r2, r3
 8002ed2:	4908      	ldr	r1, [pc, #32]	@ (8002ef4 <__NVIC_SetPriority+0x50>)
 8002ed4:	79fb      	ldrb	r3, [r7, #7]
 8002ed6:	f003 030f 	and.w	r3, r3, #15
 8002eda:	3b04      	subs	r3, #4
 8002edc:	0112      	lsls	r2, r2, #4
 8002ede:	b2d2      	uxtb	r2, r2
 8002ee0:	440b      	add	r3, r1
 8002ee2:	761a      	strb	r2, [r3, #24]
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	e000e100 	.word	0xe000e100
 8002ef4:	e000ed00 	.word	0xe000ed00

08002ef8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b089      	sub	sp, #36	@ 0x24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f003 0307 	and.w	r3, r3, #7
 8002f0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	f1c3 0307 	rsb	r3, r3, #7
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	bf28      	it	cs
 8002f16:	2304      	movcs	r3, #4
 8002f18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	3304      	adds	r3, #4
 8002f1e:	2b06      	cmp	r3, #6
 8002f20:	d902      	bls.n	8002f28 <NVIC_EncodePriority+0x30>
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	3b03      	subs	r3, #3
 8002f26:	e000      	b.n	8002f2a <NVIC_EncodePriority+0x32>
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	43da      	mvns	r2, r3
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	401a      	ands	r2, r3
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	fa01 f303 	lsl.w	r3, r1, r3
 8002f4a:	43d9      	mvns	r1, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f50:	4313      	orrs	r3, r2
         );
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3724      	adds	r7, #36	@ 0x24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
	...

08002f60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f70:	d301      	bcc.n	8002f76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f72:	2301      	movs	r3, #1
 8002f74:	e00f      	b.n	8002f96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f76:	4a0a      	ldr	r2, [pc, #40]	@ (8002fa0 <SysTick_Config+0x40>)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f7e:	210f      	movs	r1, #15
 8002f80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f84:	f7ff ff8e 	bl	8002ea4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f88:	4b05      	ldr	r3, [pc, #20]	@ (8002fa0 <SysTick_Config+0x40>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f8e:	4b04      	ldr	r3, [pc, #16]	@ (8002fa0 <SysTick_Config+0x40>)
 8002f90:	2207      	movs	r2, #7
 8002f92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	e000e010 	.word	0xe000e010

08002fa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f7ff ff29 	bl	8002e04 <__NVIC_SetPriorityGrouping>
}
 8002fb2:	bf00      	nop
 8002fb4:	3708      	adds	r7, #8
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b086      	sub	sp, #24
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	60b9      	str	r1, [r7, #8]
 8002fc4:	607a      	str	r2, [r7, #4]
 8002fc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fcc:	f7ff ff3e 	bl	8002e4c <__NVIC_GetPriorityGrouping>
 8002fd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	68b9      	ldr	r1, [r7, #8]
 8002fd6:	6978      	ldr	r0, [r7, #20]
 8002fd8:	f7ff ff8e 	bl	8002ef8 <NVIC_EncodePriority>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fe2:	4611      	mov	r1, r2
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff ff5d 	bl	8002ea4 <__NVIC_SetPriority>
}
 8002fea:	bf00      	nop
 8002fec:	3718      	adds	r7, #24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003000:	4618      	mov	r0, r3
 8003002:	f7ff ff31 	bl	8002e68 <__NVIC_EnableIRQ>
}
 8003006:	bf00      	nop
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800300e:	b580      	push	{r7, lr}
 8003010:	b082      	sub	sp, #8
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f7ff ffa2 	bl	8002f60 <SysTick_Config>
 800301c:	4603      	mov	r3, r0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b084      	sub	sp, #16
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e037      	b.n	80030ac <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003052:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003056:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003060:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800306c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003078:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	4313      	orrs	r3, r2
 8003084:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f8b4 	bl	80031fc <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d0:	2204      	movs	r2, #4
 80030d2:	409a      	lsls	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4013      	ands	r3, r2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d024      	beq.n	8003126 <HAL_DMA_IRQHandler+0x72>
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	f003 0304 	and.w	r3, r3, #4
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d01f      	beq.n	8003126 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0320 	and.w	r3, r3, #32
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d107      	bne.n	8003104 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0204 	bic.w	r2, r2, #4
 8003102:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800310c:	2104      	movs	r1, #4
 800310e:	fa01 f202 	lsl.w	r2, r1, r2
 8003112:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003118:	2b00      	cmp	r3, #0
 800311a:	d06a      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003124:	e065      	b.n	80031f2 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	2202      	movs	r2, #2
 800312c:	409a      	lsls	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	4013      	ands	r3, r2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d02c      	beq.n	8003190 <HAL_DMA_IRQHandler+0xdc>
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d027      	beq.n	8003190 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0320 	and.w	r3, r3, #32
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10b      	bne.n	8003166 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 020a 	bic.w	r2, r2, #10
 800315c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316e:	2102      	movs	r1, #2
 8003170:	fa01 f202 	lsl.w	r2, r1, r2
 8003174:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003182:	2b00      	cmp	r3, #0
 8003184:	d035      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800318e:	e030      	b.n	80031f2 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003194:	2208      	movs	r2, #8
 8003196:	409a      	lsls	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	4013      	ands	r3, r2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d028      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x13e>
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d023      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 020e 	bic.w	r2, r2, #14
 80031b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031c2:	2101      	movs	r1, #1
 80031c4:	fa01 f202 	lsl.w	r2, r1, r2
 80031c8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2201      	movs	r2, #1
 80031ce:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d004      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	4798      	blx	r3
    }
  }
}
 80031f0:	e7ff      	b.n	80031f2 <HAL_DMA_IRQHandler+0x13e>
 80031f2:	bf00      	nop
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	4b14      	ldr	r3, [pc, #80]	@ (800325c <DMA_CalcBaseAndBitshift+0x60>)
 800320c:	429a      	cmp	r2, r3
 800320e:	d80f      	bhi.n	8003230 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	461a      	mov	r2, r3
 8003216:	4b12      	ldr	r3, [pc, #72]	@ (8003260 <DMA_CalcBaseAndBitshift+0x64>)
 8003218:	4413      	add	r3, r2
 800321a:	4a12      	ldr	r2, [pc, #72]	@ (8003264 <DMA_CalcBaseAndBitshift+0x68>)
 800321c:	fba2 2303 	umull	r2, r3, r2, r3
 8003220:	091b      	lsrs	r3, r3, #4
 8003222:	009a      	lsls	r2, r3, #2
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a0f      	ldr	r2, [pc, #60]	@ (8003268 <DMA_CalcBaseAndBitshift+0x6c>)
 800322c:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800322e:	e00e      	b.n	800324e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	461a      	mov	r2, r3
 8003236:	4b0d      	ldr	r3, [pc, #52]	@ (800326c <DMA_CalcBaseAndBitshift+0x70>)
 8003238:	4413      	add	r3, r2
 800323a:	4a0a      	ldr	r2, [pc, #40]	@ (8003264 <DMA_CalcBaseAndBitshift+0x68>)
 800323c:	fba2 2303 	umull	r2, r3, r2, r3
 8003240:	091b      	lsrs	r3, r3, #4
 8003242:	009a      	lsls	r2, r3, #2
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a09      	ldr	r2, [pc, #36]	@ (8003270 <DMA_CalcBaseAndBitshift+0x74>)
 800324c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800324e:	bf00      	nop
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	40020407 	.word	0x40020407
 8003260:	bffdfff8 	.word	0xbffdfff8
 8003264:	cccccccd 	.word	0xcccccccd
 8003268:	40020000 	.word	0x40020000
 800326c:	bffdfbf8 	.word	0xbffdfbf8
 8003270:	40020400 	.word	0x40020400

08003274 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003274:	b480      	push	{r7}
 8003276:	b087      	sub	sp, #28
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800327e:	2300      	movs	r3, #0
 8003280:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003282:	e160      	b.n	8003546 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	2101      	movs	r1, #1
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	fa01 f303 	lsl.w	r3, r1, r3
 8003290:	4013      	ands	r3, r2
 8003292:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2b00      	cmp	r3, #0
 8003298:	f000 8152 	beq.w	8003540 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f003 0303 	and.w	r3, r3, #3
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d005      	beq.n	80032b4 <HAL_GPIO_Init+0x40>
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 0303 	and.w	r3, r3, #3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d130      	bne.n	8003316 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	2203      	movs	r2, #3
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	43db      	mvns	r3, r3
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4013      	ands	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	68da      	ldr	r2, [r3, #12]
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	4313      	orrs	r3, r2
 80032dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032ea:	2201      	movs	r2, #1
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43db      	mvns	r3, r3
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	4013      	ands	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	091b      	lsrs	r3, r3, #4
 8003300:	f003 0201 	and.w	r2, r3, #1
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	4313      	orrs	r3, r2
 800330e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f003 0303 	and.w	r3, r3, #3
 800331e:	2b03      	cmp	r3, #3
 8003320:	d017      	beq.n	8003352 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	2203      	movs	r2, #3
 800332e:	fa02 f303 	lsl.w	r3, r2, r3
 8003332:	43db      	mvns	r3, r3
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	4013      	ands	r3, r2
 8003338:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	689a      	ldr	r2, [r3, #8]
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	693a      	ldr	r2, [r7, #16]
 8003348:	4313      	orrs	r3, r2
 800334a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f003 0303 	and.w	r3, r3, #3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d123      	bne.n	80033a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	08da      	lsrs	r2, r3, #3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	3208      	adds	r2, #8
 8003366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800336a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	220f      	movs	r2, #15
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	43db      	mvns	r3, r3
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	4013      	ands	r3, r2
 8003380:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	4313      	orrs	r3, r2
 8003396:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	08da      	lsrs	r2, r3, #3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	3208      	adds	r2, #8
 80033a0:	6939      	ldr	r1, [r7, #16]
 80033a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	2203      	movs	r2, #3
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	43db      	mvns	r3, r3
 80033b8:	693a      	ldr	r2, [r7, #16]
 80033ba:	4013      	ands	r3, r2
 80033bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 0203 	and.w	r2, r3, #3
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	fa02 f303 	lsl.w	r3, r2, r3
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f000 80ac 	beq.w	8003540 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033e8:	4b5e      	ldr	r3, [pc, #376]	@ (8003564 <HAL_GPIO_Init+0x2f0>)
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	4a5d      	ldr	r2, [pc, #372]	@ (8003564 <HAL_GPIO_Init+0x2f0>)
 80033ee:	f043 0301 	orr.w	r3, r3, #1
 80033f2:	6193      	str	r3, [r2, #24]
 80033f4:	4b5b      	ldr	r3, [pc, #364]	@ (8003564 <HAL_GPIO_Init+0x2f0>)
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	60bb      	str	r3, [r7, #8]
 80033fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003400:	4a59      	ldr	r2, [pc, #356]	@ (8003568 <HAL_GPIO_Init+0x2f4>)
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	089b      	lsrs	r3, r3, #2
 8003406:	3302      	adds	r3, #2
 8003408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800340c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f003 0303 	and.w	r3, r3, #3
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	220f      	movs	r2, #15
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	4013      	ands	r3, r2
 8003422:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800342a:	d025      	beq.n	8003478 <HAL_GPIO_Init+0x204>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a4f      	ldr	r2, [pc, #316]	@ (800356c <HAL_GPIO_Init+0x2f8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d01f      	beq.n	8003474 <HAL_GPIO_Init+0x200>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a4e      	ldr	r2, [pc, #312]	@ (8003570 <HAL_GPIO_Init+0x2fc>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d019      	beq.n	8003470 <HAL_GPIO_Init+0x1fc>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a4d      	ldr	r2, [pc, #308]	@ (8003574 <HAL_GPIO_Init+0x300>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d013      	beq.n	800346c <HAL_GPIO_Init+0x1f8>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a4c      	ldr	r2, [pc, #304]	@ (8003578 <HAL_GPIO_Init+0x304>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d00d      	beq.n	8003468 <HAL_GPIO_Init+0x1f4>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a4b      	ldr	r2, [pc, #300]	@ (800357c <HAL_GPIO_Init+0x308>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d007      	beq.n	8003464 <HAL_GPIO_Init+0x1f0>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a4a      	ldr	r2, [pc, #296]	@ (8003580 <HAL_GPIO_Init+0x30c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d101      	bne.n	8003460 <HAL_GPIO_Init+0x1ec>
 800345c:	2306      	movs	r3, #6
 800345e:	e00c      	b.n	800347a <HAL_GPIO_Init+0x206>
 8003460:	2307      	movs	r3, #7
 8003462:	e00a      	b.n	800347a <HAL_GPIO_Init+0x206>
 8003464:	2305      	movs	r3, #5
 8003466:	e008      	b.n	800347a <HAL_GPIO_Init+0x206>
 8003468:	2304      	movs	r3, #4
 800346a:	e006      	b.n	800347a <HAL_GPIO_Init+0x206>
 800346c:	2303      	movs	r3, #3
 800346e:	e004      	b.n	800347a <HAL_GPIO_Init+0x206>
 8003470:	2302      	movs	r3, #2
 8003472:	e002      	b.n	800347a <HAL_GPIO_Init+0x206>
 8003474:	2301      	movs	r3, #1
 8003476:	e000      	b.n	800347a <HAL_GPIO_Init+0x206>
 8003478:	2300      	movs	r3, #0
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	f002 0203 	and.w	r2, r2, #3
 8003480:	0092      	lsls	r2, r2, #2
 8003482:	4093      	lsls	r3, r2
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	4313      	orrs	r3, r2
 8003488:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800348a:	4937      	ldr	r1, [pc, #220]	@ (8003568 <HAL_GPIO_Init+0x2f4>)
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	089b      	lsrs	r3, r3, #2
 8003490:	3302      	adds	r3, #2
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003498:	4b3a      	ldr	r3, [pc, #232]	@ (8003584 <HAL_GPIO_Init+0x310>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	43db      	mvns	r3, r3
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	4013      	ands	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d003      	beq.n	80034bc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80034bc:	4a31      	ldr	r2, [pc, #196]	@ (8003584 <HAL_GPIO_Init+0x310>)
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034c2:	4b30      	ldr	r3, [pc, #192]	@ (8003584 <HAL_GPIO_Init+0x310>)
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	43db      	mvns	r3, r3
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	4013      	ands	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80034e6:	4a27      	ldr	r2, [pc, #156]	@ (8003584 <HAL_GPIO_Init+0x310>)
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034ec:	4b25      	ldr	r3, [pc, #148]	@ (8003584 <HAL_GPIO_Init+0x310>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	43db      	mvns	r3, r3
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	4013      	ands	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003510:	4a1c      	ldr	r2, [pc, #112]	@ (8003584 <HAL_GPIO_Init+0x310>)
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003516:	4b1b      	ldr	r3, [pc, #108]	@ (8003584 <HAL_GPIO_Init+0x310>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	43db      	mvns	r3, r3
 8003520:	693a      	ldr	r2, [r7, #16]
 8003522:	4013      	ands	r3, r2
 8003524:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	4313      	orrs	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800353a:	4a12      	ldr	r2, [pc, #72]	@ (8003584 <HAL_GPIO_Init+0x310>)
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	3301      	adds	r3, #1
 8003544:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	fa22 f303 	lsr.w	r3, r2, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	f47f ae97 	bne.w	8003284 <HAL_GPIO_Init+0x10>
  }
}
 8003556:	bf00      	nop
 8003558:	bf00      	nop
 800355a:	371c      	adds	r7, #28
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	40021000 	.word	0x40021000
 8003568:	40010000 	.word	0x40010000
 800356c:	48000400 	.word	0x48000400
 8003570:	48000800 	.word	0x48000800
 8003574:	48000c00 	.word	0x48000c00
 8003578:	48001000 	.word	0x48001000
 800357c:	48001400 	.word	0x48001400
 8003580:	48001800 	.word	0x48001800
 8003584:	40010400 	.word	0x40010400

08003588 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	460b      	mov	r3, r1
 8003592:	807b      	strh	r3, [r7, #2]
 8003594:	4613      	mov	r3, r2
 8003596:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003598:	787b      	ldrb	r3, [r7, #1]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800359e:	887a      	ldrh	r2, [r7, #2]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035a4:	e002      	b.n	80035ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035a6:	887a      	ldrh	r2, [r7, #2]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80035be:	af00      	add	r7, sp, #0
 80035c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80035c8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035ce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d102      	bne.n	80035de <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	f001 b80a 	b.w	80045f2 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 8161 	beq.w	80038b6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80035f4:	4bae      	ldr	r3, [pc, #696]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 030c 	and.w	r3, r3, #12
 80035fc:	2b04      	cmp	r3, #4
 80035fe:	d00c      	beq.n	800361a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003600:	4bab      	ldr	r3, [pc, #684]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 030c 	and.w	r3, r3, #12
 8003608:	2b08      	cmp	r3, #8
 800360a:	d157      	bne.n	80036bc <HAL_RCC_OscConfig+0x104>
 800360c:	4ba8      	ldr	r3, [pc, #672]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003618:	d150      	bne.n	80036bc <HAL_RCC_OscConfig+0x104>
 800361a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800361e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003622:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003626:	fa93 f3a3 	rbit	r3, r3
 800362a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800362e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003632:	fab3 f383 	clz	r3, r3
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b3f      	cmp	r3, #63	@ 0x3f
 800363a:	d802      	bhi.n	8003642 <HAL_RCC_OscConfig+0x8a>
 800363c:	4b9c      	ldr	r3, [pc, #624]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	e015      	b.n	800366e <HAL_RCC_OscConfig+0xb6>
 8003642:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003646:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800364e:	fa93 f3a3 	rbit	r3, r3
 8003652:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003656:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800365a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800365e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003662:	fa93 f3a3 	rbit	r3, r3
 8003666:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800366a:	4b91      	ldr	r3, [pc, #580]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 800366c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003672:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003676:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800367a:	fa92 f2a2 	rbit	r2, r2
 800367e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8003682:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003686:	fab2 f282 	clz	r2, r2
 800368a:	b2d2      	uxtb	r2, r2
 800368c:	f042 0220 	orr.w	r2, r2, #32
 8003690:	b2d2      	uxtb	r2, r2
 8003692:	f002 021f 	and.w	r2, r2, #31
 8003696:	2101      	movs	r1, #1
 8003698:	fa01 f202 	lsl.w	r2, r1, r2
 800369c:	4013      	ands	r3, r2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 8108 	beq.w	80038b4 <HAL_RCC_OscConfig+0x2fc>
 80036a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036a8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f040 80ff 	bne.w	80038b4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	f000 bf9b 	b.w	80045f2 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036c0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036cc:	d106      	bne.n	80036dc <HAL_RCC_OscConfig+0x124>
 80036ce:	4b78      	ldr	r3, [pc, #480]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a77      	ldr	r2, [pc, #476]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 80036d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036d8:	6013      	str	r3, [r2, #0]
 80036da:	e036      	b.n	800374a <HAL_RCC_OscConfig+0x192>
 80036dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10c      	bne.n	8003706 <HAL_RCC_OscConfig+0x14e>
 80036ec:	4b70      	ldr	r3, [pc, #448]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a6f      	ldr	r2, [pc, #444]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 80036f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036f6:	6013      	str	r3, [r2, #0]
 80036f8:	4b6d      	ldr	r3, [pc, #436]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a6c      	ldr	r2, [pc, #432]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 80036fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003702:	6013      	str	r3, [r2, #0]
 8003704:	e021      	b.n	800374a <HAL_RCC_OscConfig+0x192>
 8003706:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800370a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003716:	d10c      	bne.n	8003732 <HAL_RCC_OscConfig+0x17a>
 8003718:	4b65      	ldr	r3, [pc, #404]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a64      	ldr	r2, [pc, #400]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 800371e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003722:	6013      	str	r3, [r2, #0]
 8003724:	4b62      	ldr	r3, [pc, #392]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a61      	ldr	r2, [pc, #388]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 800372a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800372e:	6013      	str	r3, [r2, #0]
 8003730:	e00b      	b.n	800374a <HAL_RCC_OscConfig+0x192>
 8003732:	4b5f      	ldr	r3, [pc, #380]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a5e      	ldr	r2, [pc, #376]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 8003738:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b5c      	ldr	r3, [pc, #368]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a5b      	ldr	r2, [pc, #364]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 8003744:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003748:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800374a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800374e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d054      	beq.n	8003804 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375a:	f7fe f855 	bl	8001808 <HAL_GetTick>
 800375e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003762:	e00a      	b.n	800377a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003764:	f7fe f850 	bl	8001808 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b64      	cmp	r3, #100	@ 0x64
 8003772:	d902      	bls.n	800377a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	f000 bf3c 	b.w	80045f2 <HAL_RCC_OscConfig+0x103a>
 800377a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800377e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003782:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003786:	fa93 f3a3 	rbit	r3, r3
 800378a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800378e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003792:	fab3 f383 	clz	r3, r3
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b3f      	cmp	r3, #63	@ 0x3f
 800379a:	d802      	bhi.n	80037a2 <HAL_RCC_OscConfig+0x1ea>
 800379c:	4b44      	ldr	r3, [pc, #272]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	e015      	b.n	80037ce <HAL_RCC_OscConfig+0x216>
 80037a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037a6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037aa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80037ae:	fa93 f3a3 	rbit	r3, r3
 80037b2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80037b6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037ba:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80037be:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80037c2:	fa93 f3a3 	rbit	r3, r3
 80037c6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80037ca:	4b39      	ldr	r3, [pc, #228]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 80037cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ce:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80037d2:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80037d6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80037da:	fa92 f2a2 	rbit	r2, r2
 80037de:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80037e2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80037e6:	fab2 f282 	clz	r2, r2
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	f042 0220 	orr.w	r2, r2, #32
 80037f0:	b2d2      	uxtb	r2, r2
 80037f2:	f002 021f 	and.w	r2, r2, #31
 80037f6:	2101      	movs	r1, #1
 80037f8:	fa01 f202 	lsl.w	r2, r1, r2
 80037fc:	4013      	ands	r3, r2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d0b0      	beq.n	8003764 <HAL_RCC_OscConfig+0x1ac>
 8003802:	e058      	b.n	80038b6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003804:	f7fe f800 	bl	8001808 <HAL_GetTick>
 8003808:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800380c:	e00a      	b.n	8003824 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800380e:	f7fd fffb 	bl	8001808 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b64      	cmp	r3, #100	@ 0x64
 800381c:	d902      	bls.n	8003824 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	f000 bee7 	b.w	80045f2 <HAL_RCC_OscConfig+0x103a>
 8003824:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003828:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003830:	fa93 f3a3 	rbit	r3, r3
 8003834:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8003838:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800383c:	fab3 f383 	clz	r3, r3
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b3f      	cmp	r3, #63	@ 0x3f
 8003844:	d802      	bhi.n	800384c <HAL_RCC_OscConfig+0x294>
 8003846:	4b1a      	ldr	r3, [pc, #104]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	e015      	b.n	8003878 <HAL_RCC_OscConfig+0x2c0>
 800384c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003850:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003854:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003858:	fa93 f3a3 	rbit	r3, r3
 800385c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003860:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003864:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003868:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800386c:	fa93 f3a3 	rbit	r3, r3
 8003870:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003874:	4b0e      	ldr	r3, [pc, #56]	@ (80038b0 <HAL_RCC_OscConfig+0x2f8>)
 8003876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003878:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800387c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003880:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003884:	fa92 f2a2 	rbit	r2, r2
 8003888:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800388c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003890:	fab2 f282 	clz	r2, r2
 8003894:	b2d2      	uxtb	r2, r2
 8003896:	f042 0220 	orr.w	r2, r2, #32
 800389a:	b2d2      	uxtb	r2, r2
 800389c:	f002 021f 	and.w	r2, r2, #31
 80038a0:	2101      	movs	r1, #1
 80038a2:	fa01 f202 	lsl.w	r2, r1, r2
 80038a6:	4013      	ands	r3, r2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1b0      	bne.n	800380e <HAL_RCC_OscConfig+0x256>
 80038ac:	e003      	b.n	80038b6 <HAL_RCC_OscConfig+0x2fe>
 80038ae:	bf00      	nop
 80038b0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	f000 816d 	beq.w	8003ba6 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80038cc:	4bcd      	ldr	r3, [pc, #820]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f003 030c 	and.w	r3, r3, #12
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00c      	beq.n	80038f2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80038d8:	4bca      	ldr	r3, [pc, #808]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f003 030c 	and.w	r3, r3, #12
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d16e      	bne.n	80039c2 <HAL_RCC_OscConfig+0x40a>
 80038e4:	4bc7      	ldr	r3, [pc, #796]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80038ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f0:	d167      	bne.n	80039c2 <HAL_RCC_OscConfig+0x40a>
 80038f2:	2302      	movs	r3, #2
 80038f4:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80038fc:	fa93 f3a3 	rbit	r3, r3
 8003900:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8003904:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003908:	fab3 f383 	clz	r3, r3
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003910:	d802      	bhi.n	8003918 <HAL_RCC_OscConfig+0x360>
 8003912:	4bbc      	ldr	r3, [pc, #752]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	e013      	b.n	8003940 <HAL_RCC_OscConfig+0x388>
 8003918:	2302      	movs	r3, #2
 800391a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8003922:	fa93 f3a3 	rbit	r3, r3
 8003926:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800392a:	2302      	movs	r3, #2
 800392c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003930:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8003934:	fa93 f3a3 	rbit	r3, r3
 8003938:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800393c:	4bb1      	ldr	r3, [pc, #708]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 800393e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003940:	2202      	movs	r2, #2
 8003942:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8003946:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800394a:	fa92 f2a2 	rbit	r2, r2
 800394e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8003952:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003956:	fab2 f282 	clz	r2, r2
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	f042 0220 	orr.w	r2, r2, #32
 8003960:	b2d2      	uxtb	r2, r2
 8003962:	f002 021f 	and.w	r2, r2, #31
 8003966:	2101      	movs	r1, #1
 8003968:	fa01 f202 	lsl.w	r2, r1, r2
 800396c:	4013      	ands	r3, r2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <HAL_RCC_OscConfig+0x3d0>
 8003972:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003976:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d002      	beq.n	8003988 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	f000 be35 	b.w	80045f2 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003988:	4b9e      	ldr	r3, [pc, #632]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003990:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003994:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	21f8      	movs	r1, #248	@ 0xf8
 800399e:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80039a6:	fa91 f1a1 	rbit	r1, r1
 80039aa:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80039ae:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80039b2:	fab1 f181 	clz	r1, r1
 80039b6:	b2c9      	uxtb	r1, r1
 80039b8:	408b      	lsls	r3, r1
 80039ba:	4992      	ldr	r1, [pc, #584]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039c0:	e0f1      	b.n	8003ba6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f000 8083 	beq.w	8003ada <HAL_RCC_OscConfig+0x522>
 80039d4:	2301      	movs	r3, #1
 80039d6:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039da:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80039de:	fa93 f3a3 	rbit	r3, r3
 80039e2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80039e6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039ea:	fab3 f383 	clz	r3, r3
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80039f4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	461a      	mov	r2, r3
 80039fc:	2301      	movs	r3, #1
 80039fe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a00:	f7fd ff02 	bl	8001808 <HAL_GetTick>
 8003a04:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a08:	e00a      	b.n	8003a20 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a0a:	f7fd fefd 	bl	8001808 <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d902      	bls.n	8003a20 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	f000 bde9 	b.w	80045f2 <HAL_RCC_OscConfig+0x103a>
 8003a20:	2302      	movs	r3, #2
 8003a22:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a26:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8003a2a:	fa93 f3a3 	rbit	r3, r3
 8003a2e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8003a32:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a36:	fab3 f383 	clz	r3, r3
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a3e:	d802      	bhi.n	8003a46 <HAL_RCC_OscConfig+0x48e>
 8003a40:	4b70      	ldr	r3, [pc, #448]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	e013      	b.n	8003a6e <HAL_RCC_OscConfig+0x4b6>
 8003a46:	2302      	movs	r3, #2
 8003a48:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003a50:	fa93 f3a3 	rbit	r3, r3
 8003a54:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003a58:	2302      	movs	r3, #2
 8003a5a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003a5e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003a6a:	4b66      	ldr	r3, [pc, #408]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6e:	2202      	movs	r2, #2
 8003a70:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003a74:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8003a78:	fa92 f2a2 	rbit	r2, r2
 8003a7c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8003a80:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003a84:	fab2 f282 	clz	r2, r2
 8003a88:	b2d2      	uxtb	r2, r2
 8003a8a:	f042 0220 	orr.w	r2, r2, #32
 8003a8e:	b2d2      	uxtb	r2, r2
 8003a90:	f002 021f 	and.w	r2, r2, #31
 8003a94:	2101      	movs	r1, #1
 8003a96:	fa01 f202 	lsl.w	r2, r1, r2
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0b4      	beq.n	8003a0a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aa0:	4b58      	ldr	r3, [pc, #352]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003aa8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003aac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	21f8      	movs	r1, #248	@ 0xf8
 8003ab6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aba:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8003abe:	fa91 f1a1 	rbit	r1, r1
 8003ac2:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8003ac6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003aca:	fab1 f181 	clz	r1, r1
 8003ace:	b2c9      	uxtb	r1, r1
 8003ad0:	408b      	lsls	r3, r1
 8003ad2:	494c      	ldr	r1, [pc, #304]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	600b      	str	r3, [r1, #0]
 8003ad8:	e065      	b.n	8003ba6 <HAL_RCC_OscConfig+0x5ee>
 8003ada:	2301      	movs	r3, #1
 8003adc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8003ae4:	fa93 f3a3 	rbit	r3, r3
 8003ae8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8003aec:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003af0:	fab3 f383 	clz	r3, r3
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003afa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	461a      	mov	r2, r3
 8003b02:	2300      	movs	r3, #0
 8003b04:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b06:	f7fd fe7f 	bl	8001808 <HAL_GetTick>
 8003b0a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b0e:	e00a      	b.n	8003b26 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b10:	f7fd fe7a 	bl	8001808 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d902      	bls.n	8003b26 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	f000 bd66 	b.w	80045f2 <HAL_RCC_OscConfig+0x103a>
 8003b26:	2302      	movs	r3, #2
 8003b28:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003b30:	fa93 f3a3 	rbit	r3, r3
 8003b34:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8003b38:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b3c:	fab3 f383 	clz	r3, r3
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b44:	d802      	bhi.n	8003b4c <HAL_RCC_OscConfig+0x594>
 8003b46:	4b2f      	ldr	r3, [pc, #188]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	e013      	b.n	8003b74 <HAL_RCC_OscConfig+0x5bc>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b52:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003b56:	fa93 f3a3 	rbit	r3, r3
 8003b5a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8003b5e:	2302      	movs	r3, #2
 8003b60:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003b64:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003b68:	fa93 f3a3 	rbit	r3, r3
 8003b6c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003b70:	4b24      	ldr	r3, [pc, #144]	@ (8003c04 <HAL_RCC_OscConfig+0x64c>)
 8003b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b74:	2202      	movs	r2, #2
 8003b76:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8003b7a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8003b7e:	fa92 f2a2 	rbit	r2, r2
 8003b82:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8003b86:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003b8a:	fab2 f282 	clz	r2, r2
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	f042 0220 	orr.w	r2, r2, #32
 8003b94:	b2d2      	uxtb	r2, r2
 8003b96:	f002 021f 	and.w	r2, r2, #31
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1b4      	bne.n	8003b10 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ba6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003baa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0308 	and.w	r3, r3, #8
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f000 8119 	beq.w	8003dee <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bc0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 8082 	beq.w	8003cd2 <HAL_RCC_OscConfig+0x71a>
 8003bce:	2301      	movs	r3, #1
 8003bd0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd8:	fa93 f3a3 	rbit	r3, r3
 8003bdc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8003be0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003be4:	fab3 f383 	clz	r3, r3
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	461a      	mov	r2, r3
 8003bec:	4b06      	ldr	r3, [pc, #24]	@ (8003c08 <HAL_RCC_OscConfig+0x650>)
 8003bee:	4413      	add	r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf8:	f7fd fe06 	bl	8001808 <HAL_GetTick>
 8003bfc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c00:	e00f      	b.n	8003c22 <HAL_RCC_OscConfig+0x66a>
 8003c02:	bf00      	nop
 8003c04:	40021000 	.word	0x40021000
 8003c08:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c0c:	f7fd fdfc 	bl	8001808 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d902      	bls.n	8003c22 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	f000 bce8 	b.w	80045f2 <HAL_RCC_OscConfig+0x103a>
 8003c22:	2302      	movs	r3, #2
 8003c24:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c2c:	fa93 f2a3 	rbit	r2, r3
 8003c30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c34:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003c42:	2202      	movs	r2, #2
 8003c44:	601a      	str	r2, [r3, #0]
 8003c46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	fa93 f2a3 	rbit	r2, r3
 8003c54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c62:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003c66:	2202      	movs	r2, #2
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	fa93 f2a3 	rbit	r2, r3
 8003c78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c7c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003c80:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c82:	4bb0      	ldr	r3, [pc, #704]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003c84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c8a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003c8e:	2102      	movs	r1, #2
 8003c90:	6019      	str	r1, [r3, #0]
 8003c92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c96:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	fa93 f1a3 	rbit	r1, r3
 8003ca0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ca4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003ca8:	6019      	str	r1, [r3, #0]
  return result;
 8003caa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cae:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	fab3 f383 	clz	r3, r3
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	f003 031f 	and.w	r3, r3, #31
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cca:	4013      	ands	r3, r2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d09d      	beq.n	8003c0c <HAL_RCC_OscConfig+0x654>
 8003cd0:	e08d      	b.n	8003dee <HAL_RCC_OscConfig+0x836>
 8003cd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cd6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003cda:	2201      	movs	r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ce2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	fa93 f2a3 	rbit	r2, r3
 8003cec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cf0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003cf4:	601a      	str	r2, [r3, #0]
  return result;
 8003cf6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cfa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003cfe:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d00:	fab3 f383 	clz	r3, r3
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	461a      	mov	r2, r3
 8003d08:	4b8f      	ldr	r3, [pc, #572]	@ (8003f48 <HAL_RCC_OscConfig+0x990>)
 8003d0a:	4413      	add	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	461a      	mov	r2, r3
 8003d10:	2300      	movs	r3, #0
 8003d12:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d14:	f7fd fd78 	bl	8001808 <HAL_GetTick>
 8003d18:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d1c:	e00a      	b.n	8003d34 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d1e:	f7fd fd73 	bl	8001808 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d902      	bls.n	8003d34 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	f000 bc5f 	b.w	80045f2 <HAL_RCC_OscConfig+0x103a>
 8003d34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d38:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d44:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	fa93 f2a3 	rbit	r2, r3
 8003d4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d52:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d56:	601a      	str	r2, [r3, #0]
 8003d58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d5c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003d60:	2202      	movs	r2, #2
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d68:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	fa93 f2a3 	rbit	r2, r3
 8003d72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d76:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003d7a:	601a      	str	r2, [r3, #0]
 8003d7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d80:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003d84:	2202      	movs	r2, #2
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d8c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	fa93 f2a3 	rbit	r2, r3
 8003d96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d9a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003d9e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003da0:	4b68      	ldr	r3, [pc, #416]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003da2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003da4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003da8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003dac:	2102      	movs	r1, #2
 8003dae:	6019      	str	r1, [r3, #0]
 8003db0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003db4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	fa93 f1a3 	rbit	r1, r3
 8003dbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dc2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003dc6:	6019      	str	r1, [r3, #0]
  return result;
 8003dc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dcc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	fab3 f383 	clz	r3, r3
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	f003 031f 	and.w	r3, r3, #31
 8003de2:	2101      	movs	r1, #1
 8003de4:	fa01 f303 	lsl.w	r3, r1, r3
 8003de8:	4013      	ands	r3, r2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d197      	bne.n	8003d1e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003df2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0304 	and.w	r3, r3, #4
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 819c 	beq.w	800413c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e04:	2300      	movs	r3, #0
 8003e06:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e0a:	4b4e      	ldr	r3, [pc, #312]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d116      	bne.n	8003e44 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e16:	4b4b      	ldr	r3, [pc, #300]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	4a4a      	ldr	r2, [pc, #296]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e20:	61d3      	str	r3, [r2, #28]
 8003e22:	4b48      	ldr	r3, [pc, #288]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003e2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e3c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e44:	4b41      	ldr	r3, [pc, #260]	@ (8003f4c <HAL_RCC_OscConfig+0x994>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d11a      	bne.n	8003e86 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e50:	4b3e      	ldr	r3, [pc, #248]	@ (8003f4c <HAL_RCC_OscConfig+0x994>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a3d      	ldr	r2, [pc, #244]	@ (8003f4c <HAL_RCC_OscConfig+0x994>)
 8003e56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e5a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e5c:	f7fd fcd4 	bl	8001808 <HAL_GetTick>
 8003e60:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e64:	e009      	b.n	8003e7a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e66:	f7fd fccf 	bl	8001808 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b64      	cmp	r3, #100	@ 0x64
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e3bb      	b.n	80045f2 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e7a:	4b34      	ldr	r3, [pc, #208]	@ (8003f4c <HAL_RCC_OscConfig+0x994>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0ef      	beq.n	8003e66 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e8a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d106      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x8ec>
 8003e96:	4b2b      	ldr	r3, [pc, #172]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	4a2a      	ldr	r2, [pc, #168]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003e9c:	f043 0301 	orr.w	r3, r3, #1
 8003ea0:	6213      	str	r3, [r2, #32]
 8003ea2:	e035      	b.n	8003f10 <HAL_RCC_OscConfig+0x958>
 8003ea4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ea8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10c      	bne.n	8003ece <HAL_RCC_OscConfig+0x916>
 8003eb4:	4b23      	ldr	r3, [pc, #140]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	4a22      	ldr	r2, [pc, #136]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003eba:	f023 0301 	bic.w	r3, r3, #1
 8003ebe:	6213      	str	r3, [r2, #32]
 8003ec0:	4b20      	ldr	r3, [pc, #128]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003ec2:	6a1b      	ldr	r3, [r3, #32]
 8003ec4:	4a1f      	ldr	r2, [pc, #124]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003ec6:	f023 0304 	bic.w	r3, r3, #4
 8003eca:	6213      	str	r3, [r2, #32]
 8003ecc:	e020      	b.n	8003f10 <HAL_RCC_OscConfig+0x958>
 8003ece:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ed2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	2b05      	cmp	r3, #5
 8003edc:	d10c      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x940>
 8003ede:	4b19      	ldr	r3, [pc, #100]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	4a18      	ldr	r2, [pc, #96]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003ee4:	f043 0304 	orr.w	r3, r3, #4
 8003ee8:	6213      	str	r3, [r2, #32]
 8003eea:	4b16      	ldr	r3, [pc, #88]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	4a15      	ldr	r2, [pc, #84]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003ef0:	f043 0301 	orr.w	r3, r3, #1
 8003ef4:	6213      	str	r3, [r2, #32]
 8003ef6:	e00b      	b.n	8003f10 <HAL_RCC_OscConfig+0x958>
 8003ef8:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	4a11      	ldr	r2, [pc, #68]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003efe:	f023 0301 	bic.w	r3, r3, #1
 8003f02:	6213      	str	r3, [r2, #32]
 8003f04:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	4a0e      	ldr	r2, [pc, #56]	@ (8003f44 <HAL_RCC_OscConfig+0x98c>)
 8003f0a:	f023 0304 	bic.w	r3, r3, #4
 8003f0e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 8085 	beq.w	800402c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f22:	f7fd fc71 	bl	8001808 <HAL_GetTick>
 8003f26:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f2a:	e011      	b.n	8003f50 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f2c:	f7fd fc6c 	bl	8001808 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d907      	bls.n	8003f50 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e356      	b.n	80045f2 <HAL_RCC_OscConfig+0x103a>
 8003f44:	40021000 	.word	0x40021000
 8003f48:	10908120 	.word	0x10908120
 8003f4c:	40007000 	.word	0x40007000
 8003f50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f54:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003f58:	2202      	movs	r2, #2
 8003f5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f60:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	fa93 f2a3 	rbit	r2, r3
 8003f6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f6e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003f72:	601a      	str	r2, [r3, #0]
 8003f74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f78:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f84:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	fa93 f2a3 	rbit	r2, r3
 8003f8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f92:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003f96:	601a      	str	r2, [r3, #0]
  return result;
 8003f98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f9c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003fa0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa2:	fab3 f383 	clz	r3, r3
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d102      	bne.n	8003fb8 <HAL_RCC_OscConfig+0xa00>
 8003fb2:	4b98      	ldr	r3, [pc, #608]	@ (8004214 <HAL_RCC_OscConfig+0xc5c>)
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	e013      	b.n	8003fe0 <HAL_RCC_OscConfig+0xa28>
 8003fb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fbc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fc8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	fa93 f2a3 	rbit	r2, r3
 8003fd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fd6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8003fda:	601a      	str	r2, [r3, #0]
 8003fdc:	4b8d      	ldr	r3, [pc, #564]	@ (8004214 <HAL_RCC_OscConfig+0xc5c>)
 8003fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003fe4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003fe8:	2102      	movs	r1, #2
 8003fea:	6011      	str	r1, [r2, #0]
 8003fec:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003ff0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003ff4:	6812      	ldr	r2, [r2, #0]
 8003ff6:	fa92 f1a2 	rbit	r1, r2
 8003ffa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003ffe:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004002:	6011      	str	r1, [r2, #0]
  return result;
 8004004:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004008:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800400c:	6812      	ldr	r2, [r2, #0]
 800400e:	fab2 f282 	clz	r2, r2
 8004012:	b2d2      	uxtb	r2, r2
 8004014:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004018:	b2d2      	uxtb	r2, r2
 800401a:	f002 021f 	and.w	r2, r2, #31
 800401e:	2101      	movs	r1, #1
 8004020:	fa01 f202 	lsl.w	r2, r1, r2
 8004024:	4013      	ands	r3, r2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d080      	beq.n	8003f2c <HAL_RCC_OscConfig+0x974>
 800402a:	e07d      	b.n	8004128 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800402c:	f7fd fbec 	bl	8001808 <HAL_GetTick>
 8004030:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004034:	e00b      	b.n	800404e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004036:	f7fd fbe7 	bl	8001808 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004046:	4293      	cmp	r3, r2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e2d1      	b.n	80045f2 <HAL_RCC_OscConfig+0x103a>
 800404e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004052:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004056:	2202      	movs	r2, #2
 8004058:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800405e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	fa93 f2a3 	rbit	r2, r3
 8004068:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800406c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004070:	601a      	str	r2, [r3, #0]
 8004072:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004076:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800407a:	2202      	movs	r2, #2
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004082:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	fa93 f2a3 	rbit	r2, r3
 800408c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004090:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004094:	601a      	str	r2, [r3, #0]
  return result;
 8004096:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800409a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800409e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040a0:	fab3 f383 	clz	r3, r3
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d102      	bne.n	80040b6 <HAL_RCC_OscConfig+0xafe>
 80040b0:	4b58      	ldr	r3, [pc, #352]	@ (8004214 <HAL_RCC_OscConfig+0xc5c>)
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	e013      	b.n	80040de <HAL_RCC_OscConfig+0xb26>
 80040b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040ba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040be:	2202      	movs	r2, #2
 80040c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040c6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	fa93 f2a3 	rbit	r2, r3
 80040d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040d4:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	4b4e      	ldr	r3, [pc, #312]	@ (8004214 <HAL_RCC_OscConfig+0xc5c>)
 80040dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040de:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80040e2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80040e6:	2102      	movs	r1, #2
 80040e8:	6011      	str	r1, [r2, #0]
 80040ea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80040ee:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80040f2:	6812      	ldr	r2, [r2, #0]
 80040f4:	fa92 f1a2 	rbit	r1, r2
 80040f8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80040fc:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004100:	6011      	str	r1, [r2, #0]
  return result;
 8004102:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004106:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800410a:	6812      	ldr	r2, [r2, #0]
 800410c:	fab2 f282 	clz	r2, r2
 8004110:	b2d2      	uxtb	r2, r2
 8004112:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004116:	b2d2      	uxtb	r2, r2
 8004118:	f002 021f 	and.w	r2, r2, #31
 800411c:	2101      	movs	r1, #1
 800411e:	fa01 f202 	lsl.w	r2, r1, r2
 8004122:	4013      	ands	r3, r2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d186      	bne.n	8004036 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004128:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 800412c:	2b01      	cmp	r3, #1
 800412e:	d105      	bne.n	800413c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004130:	4b38      	ldr	r3, [pc, #224]	@ (8004214 <HAL_RCC_OscConfig+0xc5c>)
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	4a37      	ldr	r2, [pc, #220]	@ (8004214 <HAL_RCC_OscConfig+0xc5c>)
 8004136:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800413a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800413c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004140:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 8251 	beq.w	80045f0 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800414e:	4b31      	ldr	r3, [pc, #196]	@ (8004214 <HAL_RCC_OscConfig+0xc5c>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f003 030c 	and.w	r3, r3, #12
 8004156:	2b08      	cmp	r3, #8
 8004158:	f000 820f 	beq.w	800457a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800415c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004160:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	2b02      	cmp	r3, #2
 800416a:	f040 8165 	bne.w	8004438 <HAL_RCC_OscConfig+0xe80>
 800416e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004172:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004176:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800417a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800417c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004180:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	fa93 f2a3 	rbit	r2, r3
 800418a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800418e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004192:	601a      	str	r2, [r3, #0]
  return result;
 8004194:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004198:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800419c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800419e:	fab3 f383 	clz	r3, r3
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80041a8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	461a      	mov	r2, r3
 80041b0:	2300      	movs	r3, #0
 80041b2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b4:	f7fd fb28 	bl	8001808 <HAL_GetTick>
 80041b8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041bc:	e009      	b.n	80041d2 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041be:	f7fd fb23 	bl	8001808 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e20f      	b.n	80045f2 <HAL_RCC_OscConfig+0x103a>
 80041d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041d6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80041da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041e4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	fa93 f2a3 	rbit	r2, r3
 80041ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041f2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80041f6:	601a      	str	r2, [r3, #0]
  return result;
 80041f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041fc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004200:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004202:	fab3 f383 	clz	r3, r3
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b3f      	cmp	r3, #63	@ 0x3f
 800420a:	d805      	bhi.n	8004218 <HAL_RCC_OscConfig+0xc60>
 800420c:	4b01      	ldr	r3, [pc, #4]	@ (8004214 <HAL_RCC_OscConfig+0xc5c>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	e02a      	b.n	8004268 <HAL_RCC_OscConfig+0xcb0>
 8004212:	bf00      	nop
 8004214:	40021000 	.word	0x40021000
 8004218:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800421c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004220:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004224:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004226:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800422a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	fa93 f2a3 	rbit	r2, r3
 8004234:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004238:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004242:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004246:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004250:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	fa93 f2a3 	rbit	r2, r3
 800425a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800425e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	4bca      	ldr	r3, [pc, #808]	@ (8004590 <HAL_RCC_OscConfig+0xfd8>)
 8004266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004268:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800426c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004270:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004274:	6011      	str	r1, [r2, #0]
 8004276:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800427a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800427e:	6812      	ldr	r2, [r2, #0]
 8004280:	fa92 f1a2 	rbit	r1, r2
 8004284:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004288:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800428c:	6011      	str	r1, [r2, #0]
  return result;
 800428e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004292:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8004296:	6812      	ldr	r2, [r2, #0]
 8004298:	fab2 f282 	clz	r2, r2
 800429c:	b2d2      	uxtb	r2, r2
 800429e:	f042 0220 	orr.w	r2, r2, #32
 80042a2:	b2d2      	uxtb	r2, r2
 80042a4:	f002 021f 	and.w	r2, r2, #31
 80042a8:	2101      	movs	r1, #1
 80042aa:	fa01 f202 	lsl.w	r2, r1, r2
 80042ae:	4013      	ands	r3, r2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d184      	bne.n	80041be <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042b4:	4bb6      	ldr	r3, [pc, #728]	@ (8004590 <HAL_RCC_OscConfig+0xfd8>)
 80042b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b8:	f023 020f 	bic.w	r2, r3, #15
 80042bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042c0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c8:	49b1      	ldr	r1, [pc, #708]	@ (8004590 <HAL_RCC_OscConfig+0xfd8>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80042ce:	4bb0      	ldr	r3, [pc, #704]	@ (8004590 <HAL_RCC_OscConfig+0xfd8>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80042d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6a19      	ldr	r1, [r3, #32]
 80042e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	430b      	orrs	r3, r1
 80042f0:	49a7      	ldr	r1, [pc, #668]	@ (8004590 <HAL_RCC_OscConfig+0xfd8>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	604b      	str	r3, [r1, #4]
 80042f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042fa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80042fe:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004302:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004304:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004308:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	fa93 f2a3 	rbit	r2, r3
 8004312:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004316:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800431a:	601a      	str	r2, [r3, #0]
  return result;
 800431c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004320:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004324:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004326:	fab3 f383 	clz	r3, r3
 800432a:	b2db      	uxtb	r3, r3
 800432c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004330:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	461a      	mov	r2, r3
 8004338:	2301      	movs	r3, #1
 800433a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433c:	f7fd fa64 	bl	8001808 <HAL_GetTick>
 8004340:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004344:	e009      	b.n	800435a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004346:	f7fd fa5f 	bl	8001808 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e14b      	b.n	80045f2 <HAL_RCC_OscConfig+0x103a>
 800435a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800435e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004362:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004366:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004368:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800436c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	fa93 f2a3 	rbit	r2, r3
 8004376:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800437a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800437e:	601a      	str	r2, [r3, #0]
  return result;
 8004380:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004384:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004388:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800438a:	fab3 f383 	clz	r3, r3
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2b3f      	cmp	r3, #63	@ 0x3f
 8004392:	d802      	bhi.n	800439a <HAL_RCC_OscConfig+0xde2>
 8004394:	4b7e      	ldr	r3, [pc, #504]	@ (8004590 <HAL_RCC_OscConfig+0xfd8>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	e027      	b.n	80043ea <HAL_RCC_OscConfig+0xe32>
 800439a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800439e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80043a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80043a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043ac:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	fa93 f2a3 	rbit	r2, r3
 80043b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043ba:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80043be:	601a      	str	r2, [r3, #0]
 80043c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043c4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80043c8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80043cc:	601a      	str	r2, [r3, #0]
 80043ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043d2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	fa93 f2a3 	rbit	r2, r3
 80043dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043e0:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004590 <HAL_RCC_OscConfig+0xfd8>)
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80043ee:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80043f2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80043f6:	6011      	str	r1, [r2, #0]
 80043f8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80043fc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004400:	6812      	ldr	r2, [r2, #0]
 8004402:	fa92 f1a2 	rbit	r1, r2
 8004406:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800440a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800440e:	6011      	str	r1, [r2, #0]
  return result;
 8004410:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004414:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004418:	6812      	ldr	r2, [r2, #0]
 800441a:	fab2 f282 	clz	r2, r2
 800441e:	b2d2      	uxtb	r2, r2
 8004420:	f042 0220 	orr.w	r2, r2, #32
 8004424:	b2d2      	uxtb	r2, r2
 8004426:	f002 021f 	and.w	r2, r2, #31
 800442a:	2101      	movs	r1, #1
 800442c:	fa01 f202 	lsl.w	r2, r1, r2
 8004430:	4013      	ands	r3, r2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d087      	beq.n	8004346 <HAL_RCC_OscConfig+0xd8e>
 8004436:	e0db      	b.n	80045f0 <HAL_RCC_OscConfig+0x1038>
 8004438:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800443c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004440:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004444:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004446:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800444a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	fa93 f2a3 	rbit	r2, r3
 8004454:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004458:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800445c:	601a      	str	r2, [r3, #0]
  return result;
 800445e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004462:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004466:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004468:	fab3 f383 	clz	r3, r3
 800446c:	b2db      	uxtb	r3, r3
 800446e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004472:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	461a      	mov	r2, r3
 800447a:	2300      	movs	r3, #0
 800447c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447e:	f7fd f9c3 	bl	8001808 <HAL_GetTick>
 8004482:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004486:	e009      	b.n	800449c <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004488:	f7fd f9be 	bl	8001808 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	2b02      	cmp	r3, #2
 8004496:	d901      	bls.n	800449c <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e0aa      	b.n	80045f2 <HAL_RCC_OscConfig+0x103a>
 800449c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044a0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80044a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044ae:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	fa93 f2a3 	rbit	r2, r3
 80044b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044bc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80044c0:	601a      	str	r2, [r3, #0]
  return result;
 80044c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044c6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80044ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044cc:	fab3 f383 	clz	r3, r3
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80044d4:	d802      	bhi.n	80044dc <HAL_RCC_OscConfig+0xf24>
 80044d6:	4b2e      	ldr	r3, [pc, #184]	@ (8004590 <HAL_RCC_OscConfig+0xfd8>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	e027      	b.n	800452c <HAL_RCC_OscConfig+0xf74>
 80044dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044e0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80044e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044ee:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	fa93 f2a3 	rbit	r2, r3
 80044f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044fc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004500:	601a      	str	r2, [r3, #0]
 8004502:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004506:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800450a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800450e:	601a      	str	r2, [r3, #0]
 8004510:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004514:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	fa93 f2a3 	rbit	r2, r3
 800451e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004522:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	4b19      	ldr	r3, [pc, #100]	@ (8004590 <HAL_RCC_OscConfig+0xfd8>)
 800452a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004530:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004534:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004538:	6011      	str	r1, [r2, #0]
 800453a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800453e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004542:	6812      	ldr	r2, [r2, #0]
 8004544:	fa92 f1a2 	rbit	r1, r2
 8004548:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800454c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004550:	6011      	str	r1, [r2, #0]
  return result;
 8004552:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004556:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800455a:	6812      	ldr	r2, [r2, #0]
 800455c:	fab2 f282 	clz	r2, r2
 8004560:	b2d2      	uxtb	r2, r2
 8004562:	f042 0220 	orr.w	r2, r2, #32
 8004566:	b2d2      	uxtb	r2, r2
 8004568:	f002 021f 	and.w	r2, r2, #31
 800456c:	2101      	movs	r1, #1
 800456e:	fa01 f202 	lsl.w	r2, r1, r2
 8004572:	4013      	ands	r3, r2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d187      	bne.n	8004488 <HAL_RCC_OscConfig+0xed0>
 8004578:	e03a      	b.n	80045f0 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800457a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800457e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d104      	bne.n	8004594 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e031      	b.n	80045f2 <HAL_RCC_OscConfig+0x103a>
 800458e:	bf00      	nop
 8004590:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004594:	4b19      	ldr	r3, [pc, #100]	@ (80045fc <HAL_RCC_OscConfig+0x1044>)
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800459c:	4b17      	ldr	r3, [pc, #92]	@ (80045fc <HAL_RCC_OscConfig+0x1044>)
 800459e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80045a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80045a8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 80045ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	69db      	ldr	r3, [r3, #28]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d117      	bne.n	80045ec <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80045bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80045c0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80045c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d10b      	bne.n	80045ec <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80045d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80045d8:	f003 020f 	and.w	r2, r3, #15
 80045dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d001      	beq.n	80045f0 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e000      	b.n	80045f2 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	40021000 	.word	0x40021000

08004600 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b09e      	sub	sp, #120	@ 0x78
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800460a:	2300      	movs	r3, #0
 800460c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e154      	b.n	80048c2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004618:	4b89      	ldr	r3, [pc, #548]	@ (8004840 <HAL_RCC_ClockConfig+0x240>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d910      	bls.n	8004648 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004626:	4b86      	ldr	r3, [pc, #536]	@ (8004840 <HAL_RCC_ClockConfig+0x240>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f023 0207 	bic.w	r2, r3, #7
 800462e:	4984      	ldr	r1, [pc, #528]	@ (8004840 <HAL_RCC_ClockConfig+0x240>)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	4313      	orrs	r3, r2
 8004634:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004636:	4b82      	ldr	r3, [pc, #520]	@ (8004840 <HAL_RCC_ClockConfig+0x240>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0307 	and.w	r3, r3, #7
 800463e:	683a      	ldr	r2, [r7, #0]
 8004640:	429a      	cmp	r2, r3
 8004642:	d001      	beq.n	8004648 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e13c      	b.n	80048c2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d008      	beq.n	8004666 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004654:	4b7b      	ldr	r3, [pc, #492]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	4978      	ldr	r1, [pc, #480]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 8004662:	4313      	orrs	r3, r2
 8004664:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	f000 80cd 	beq.w	800480e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d137      	bne.n	80046ec <HAL_RCC_ClockConfig+0xec>
 800467c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004680:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004682:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004684:	fa93 f3a3 	rbit	r3, r3
 8004688:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800468a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800468c:	fab3 f383 	clz	r3, r3
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b3f      	cmp	r3, #63	@ 0x3f
 8004694:	d802      	bhi.n	800469c <HAL_RCC_ClockConfig+0x9c>
 8004696:	4b6b      	ldr	r3, [pc, #428]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	e00f      	b.n	80046bc <HAL_RCC_ClockConfig+0xbc>
 800469c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046a4:	fa93 f3a3 	rbit	r3, r3
 80046a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80046aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80046b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80046b2:	fa93 f3a3 	rbit	r3, r3
 80046b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046b8:	4b62      	ldr	r3, [pc, #392]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 80046ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046bc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80046c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80046c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80046c4:	fa92 f2a2 	rbit	r2, r2
 80046c8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80046ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80046cc:	fab2 f282 	clz	r2, r2
 80046d0:	b2d2      	uxtb	r2, r2
 80046d2:	f042 0220 	orr.w	r2, r2, #32
 80046d6:	b2d2      	uxtb	r2, r2
 80046d8:	f002 021f 	and.w	r2, r2, #31
 80046dc:	2101      	movs	r1, #1
 80046de:	fa01 f202 	lsl.w	r2, r1, r2
 80046e2:	4013      	ands	r3, r2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d171      	bne.n	80047cc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e0ea      	b.n	80048c2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d137      	bne.n	8004764 <HAL_RCC_ClockConfig+0x164>
 80046f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046f8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046fc:	fa93 f3a3 	rbit	r3, r3
 8004700:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004704:	fab3 f383 	clz	r3, r3
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b3f      	cmp	r3, #63	@ 0x3f
 800470c:	d802      	bhi.n	8004714 <HAL_RCC_ClockConfig+0x114>
 800470e:	4b4d      	ldr	r3, [pc, #308]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	e00f      	b.n	8004734 <HAL_RCC_ClockConfig+0x134>
 8004714:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004718:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800471c:	fa93 f3a3 	rbit	r3, r3
 8004720:	647b      	str	r3, [r7, #68]	@ 0x44
 8004722:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004726:	643b      	str	r3, [r7, #64]	@ 0x40
 8004728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800472a:	fa93 f3a3 	rbit	r3, r3
 800472e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004730:	4b44      	ldr	r3, [pc, #272]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 8004732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004734:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004738:	63ba      	str	r2, [r7, #56]	@ 0x38
 800473a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800473c:	fa92 f2a2 	rbit	r2, r2
 8004740:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004742:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004744:	fab2 f282 	clz	r2, r2
 8004748:	b2d2      	uxtb	r2, r2
 800474a:	f042 0220 	orr.w	r2, r2, #32
 800474e:	b2d2      	uxtb	r2, r2
 8004750:	f002 021f 	and.w	r2, r2, #31
 8004754:	2101      	movs	r1, #1
 8004756:	fa01 f202 	lsl.w	r2, r1, r2
 800475a:	4013      	ands	r3, r2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d135      	bne.n	80047cc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e0ae      	b.n	80048c2 <HAL_RCC_ClockConfig+0x2c2>
 8004764:	2302      	movs	r3, #2
 8004766:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476a:	fa93 f3a3 	rbit	r3, r3
 800476e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004772:	fab3 f383 	clz	r3, r3
 8004776:	b2db      	uxtb	r3, r3
 8004778:	2b3f      	cmp	r3, #63	@ 0x3f
 800477a:	d802      	bhi.n	8004782 <HAL_RCC_ClockConfig+0x182>
 800477c:	4b31      	ldr	r3, [pc, #196]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	e00d      	b.n	800479e <HAL_RCC_ClockConfig+0x19e>
 8004782:	2302      	movs	r3, #2
 8004784:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004788:	fa93 f3a3 	rbit	r3, r3
 800478c:	627b      	str	r3, [r7, #36]	@ 0x24
 800478e:	2302      	movs	r3, #2
 8004790:	623b      	str	r3, [r7, #32]
 8004792:	6a3b      	ldr	r3, [r7, #32]
 8004794:	fa93 f3a3 	rbit	r3, r3
 8004798:	61fb      	str	r3, [r7, #28]
 800479a:	4b2a      	ldr	r3, [pc, #168]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 800479c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479e:	2202      	movs	r2, #2
 80047a0:	61ba      	str	r2, [r7, #24]
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	fa92 f2a2 	rbit	r2, r2
 80047a8:	617a      	str	r2, [r7, #20]
  return result;
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	fab2 f282 	clz	r2, r2
 80047b0:	b2d2      	uxtb	r2, r2
 80047b2:	f042 0220 	orr.w	r2, r2, #32
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	f002 021f 	and.w	r2, r2, #31
 80047bc:	2101      	movs	r1, #1
 80047be:	fa01 f202 	lsl.w	r2, r1, r2
 80047c2:	4013      	ands	r3, r2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d101      	bne.n	80047cc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e07a      	b.n	80048c2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f023 0203 	bic.w	r2, r3, #3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	491a      	ldr	r1, [pc, #104]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047de:	f7fd f813 	bl	8001808 <HAL_GetTick>
 80047e2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e4:	e00a      	b.n	80047fc <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047e6:	f7fd f80f 	bl	8001808 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e062      	b.n	80048c2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047fc:	4b11      	ldr	r3, [pc, #68]	@ (8004844 <HAL_RCC_ClockConfig+0x244>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f003 020c 	and.w	r2, r3, #12
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	429a      	cmp	r2, r3
 800480c:	d1eb      	bne.n	80047e6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800480e:	4b0c      	ldr	r3, [pc, #48]	@ (8004840 <HAL_RCC_ClockConfig+0x240>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0307 	and.w	r3, r3, #7
 8004816:	683a      	ldr	r2, [r7, #0]
 8004818:	429a      	cmp	r2, r3
 800481a:	d215      	bcs.n	8004848 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481c:	4b08      	ldr	r3, [pc, #32]	@ (8004840 <HAL_RCC_ClockConfig+0x240>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f023 0207 	bic.w	r2, r3, #7
 8004824:	4906      	ldr	r1, [pc, #24]	@ (8004840 <HAL_RCC_ClockConfig+0x240>)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	4313      	orrs	r3, r2
 800482a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800482c:	4b04      	ldr	r3, [pc, #16]	@ (8004840 <HAL_RCC_ClockConfig+0x240>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0307 	and.w	r3, r3, #7
 8004834:	683a      	ldr	r2, [r7, #0]
 8004836:	429a      	cmp	r2, r3
 8004838:	d006      	beq.n	8004848 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e041      	b.n	80048c2 <HAL_RCC_ClockConfig+0x2c2>
 800483e:	bf00      	nop
 8004840:	40022000 	.word	0x40022000
 8004844:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	d008      	beq.n	8004866 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004854:	4b1d      	ldr	r3, [pc, #116]	@ (80048cc <HAL_RCC_ClockConfig+0x2cc>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	491a      	ldr	r1, [pc, #104]	@ (80048cc <HAL_RCC_ClockConfig+0x2cc>)
 8004862:	4313      	orrs	r3, r2
 8004864:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0308 	and.w	r3, r3, #8
 800486e:	2b00      	cmp	r3, #0
 8004870:	d009      	beq.n	8004886 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004872:	4b16      	ldr	r3, [pc, #88]	@ (80048cc <HAL_RCC_ClockConfig+0x2cc>)
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	4912      	ldr	r1, [pc, #72]	@ (80048cc <HAL_RCC_ClockConfig+0x2cc>)
 8004882:	4313      	orrs	r3, r2
 8004884:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004886:	f000 f829 	bl	80048dc <HAL_RCC_GetSysClockFreq>
 800488a:	4601      	mov	r1, r0
 800488c:	4b0f      	ldr	r3, [pc, #60]	@ (80048cc <HAL_RCC_ClockConfig+0x2cc>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004894:	22f0      	movs	r2, #240	@ 0xf0
 8004896:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	fa92 f2a2 	rbit	r2, r2
 800489e:	60fa      	str	r2, [r7, #12]
  return result;
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	fab2 f282 	clz	r2, r2
 80048a6:	b2d2      	uxtb	r2, r2
 80048a8:	40d3      	lsrs	r3, r2
 80048aa:	4a09      	ldr	r2, [pc, #36]	@ (80048d0 <HAL_RCC_ClockConfig+0x2d0>)
 80048ac:	5cd3      	ldrb	r3, [r2, r3]
 80048ae:	fa21 f303 	lsr.w	r3, r1, r3
 80048b2:	4a08      	ldr	r2, [pc, #32]	@ (80048d4 <HAL_RCC_ClockConfig+0x2d4>)
 80048b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80048b6:	4b08      	ldr	r3, [pc, #32]	@ (80048d8 <HAL_RCC_ClockConfig+0x2d8>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7fc ff60 	bl	8001780 <HAL_InitTick>
  
  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3778      	adds	r7, #120	@ 0x78
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	40021000 	.word	0x40021000
 80048d0:	08004f24 	.word	0x08004f24
 80048d4:	20000000 	.word	0x20000000
 80048d8:	20000004 	.word	0x20000004

080048dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048e2:	2300      	movs	r3, #0
 80048e4:	60fb      	str	r3, [r7, #12]
 80048e6:	2300      	movs	r3, #0
 80048e8:	60bb      	str	r3, [r7, #8]
 80048ea:	2300      	movs	r3, #0
 80048ec:	617b      	str	r3, [r7, #20]
 80048ee:	2300      	movs	r3, #0
 80048f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80048f2:	2300      	movs	r3, #0
 80048f4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80048f6:	4b1f      	ldr	r3, [pc, #124]	@ (8004974 <HAL_RCC_GetSysClockFreq+0x98>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f003 030c 	and.w	r3, r3, #12
 8004902:	2b04      	cmp	r3, #4
 8004904:	d002      	beq.n	800490c <HAL_RCC_GetSysClockFreq+0x30>
 8004906:	2b08      	cmp	r3, #8
 8004908:	d003      	beq.n	8004912 <HAL_RCC_GetSysClockFreq+0x36>
 800490a:	e029      	b.n	8004960 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800490c:	4b1a      	ldr	r3, [pc, #104]	@ (8004978 <HAL_RCC_GetSysClockFreq+0x9c>)
 800490e:	613b      	str	r3, [r7, #16]
      break;
 8004910:	e029      	b.n	8004966 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	0c9b      	lsrs	r3, r3, #18
 8004916:	f003 030f 	and.w	r3, r3, #15
 800491a:	4a18      	ldr	r2, [pc, #96]	@ (800497c <HAL_RCC_GetSysClockFreq+0xa0>)
 800491c:	5cd3      	ldrb	r3, [r2, r3]
 800491e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004920:	4b14      	ldr	r3, [pc, #80]	@ (8004974 <HAL_RCC_GetSysClockFreq+0x98>)
 8004922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004924:	f003 030f 	and.w	r3, r3, #15
 8004928:	4a15      	ldr	r2, [pc, #84]	@ (8004980 <HAL_RCC_GetSysClockFreq+0xa4>)
 800492a:	5cd3      	ldrb	r3, [r2, r3]
 800492c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d008      	beq.n	800494a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004938:	4a0f      	ldr	r2, [pc, #60]	@ (8004978 <HAL_RCC_GetSysClockFreq+0x9c>)
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	fb02 f303 	mul.w	r3, r2, r3
 8004946:	617b      	str	r3, [r7, #20]
 8004948:	e007      	b.n	800495a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800494a:	4a0e      	ldr	r2, [pc, #56]	@ (8004984 <HAL_RCC_GetSysClockFreq+0xa8>)
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	fb02 f303 	mul.w	r3, r2, r3
 8004958:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	613b      	str	r3, [r7, #16]
      break;
 800495e:	e002      	b.n	8004966 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004960:	4b08      	ldr	r3, [pc, #32]	@ (8004984 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004962:	613b      	str	r3, [r7, #16]
      break;
 8004964:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004966:	693b      	ldr	r3, [r7, #16]
}
 8004968:	4618      	mov	r0, r3
 800496a:	371c      	adds	r7, #28
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	40021000 	.word	0x40021000
 8004978:	016e3600 	.word	0x016e3600
 800497c:	08004f34 	.word	0x08004f34
 8004980:	08004f44 	.word	0x08004f44
 8004984:	007a1200 	.word	0x007a1200

08004988 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b092      	sub	sp, #72	@ 0x48
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004994:	2300      	movs	r3, #0
 8004996:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004998:	2300      	movs	r3, #0
 800499a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f000 80d2 	beq.w	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ac:	4b4d      	ldr	r3, [pc, #308]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80049ae:	69db      	ldr	r3, [r3, #28]
 80049b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d10e      	bne.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049b8:	4b4a      	ldr	r3, [pc, #296]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80049ba:	69db      	ldr	r3, [r3, #28]
 80049bc:	4a49      	ldr	r2, [pc, #292]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80049be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049c2:	61d3      	str	r3, [r2, #28]
 80049c4:	4b47      	ldr	r3, [pc, #284]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80049c6:	69db      	ldr	r3, [r3, #28]
 80049c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049cc:	60bb      	str	r3, [r7, #8]
 80049ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049d0:	2301      	movs	r3, #1
 80049d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d6:	4b44      	ldr	r3, [pc, #272]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d118      	bne.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049e2:	4b41      	ldr	r3, [pc, #260]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a40      	ldr	r2, [pc, #256]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ee:	f7fc ff0b 	bl	8001808 <HAL_GetTick>
 80049f2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f4:	e008      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f6:	f7fc ff07 	bl	8001808 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b64      	cmp	r3, #100	@ 0x64
 8004a02:	d901      	bls.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e1a3      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a08:	4b37      	ldr	r3, [pc, #220]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d0f0      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a14:	4b33      	ldr	r3, [pc, #204]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 8082 	beq.w	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a2e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d07a      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a34:	4b2b      	ldr	r3, [pc, #172]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a3e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004a42:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a46:	fa93 f3a3 	rbit	r3, r3
 8004a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a4e:	fab3 f383 	clz	r3, r3
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	461a      	mov	r2, r3
 8004a56:	4b25      	ldr	r3, [pc, #148]	@ (8004aec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a58:	4413      	add	r3, r2
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	2301      	movs	r3, #1
 8004a60:	6013      	str	r3, [r2, #0]
 8004a62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004a66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a6a:	fa93 f3a3 	rbit	r3, r3
 8004a6e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a72:	fab3 f383 	clz	r3, r3
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	461a      	mov	r2, r3
 8004a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8004aec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a7c:	4413      	add	r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	461a      	mov	r2, r3
 8004a82:	2300      	movs	r3, #0
 8004a84:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004a86:	4a17      	ldr	r2, [pc, #92]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a8a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004a8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d049      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a96:	f7fc feb7 	bl	8001808 <HAL_GetTick>
 8004a9a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a9c:	e00a      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a9e:	f7fc feb3 	bl	8001808 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d901      	bls.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e14d      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aba:	fa93 f3a3 	rbit	r3, r3
 8004abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	623b      	str	r3, [r7, #32]
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
 8004ac6:	fa93 f3a3 	rbit	r3, r3
 8004aca:	61fb      	str	r3, [r7, #28]
  return result;
 8004acc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ace:	fab3 f383 	clz	r3, r3
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d108      	bne.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004ade:	4b01      	ldr	r3, [pc, #4]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004ae0:	6a1b      	ldr	r3, [r3, #32]
 8004ae2:	e00d      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004ae4:	40021000 	.word	0x40021000
 8004ae8:	40007000 	.word	0x40007000
 8004aec:	10908100 	.word	0x10908100
 8004af0:	2302      	movs	r3, #2
 8004af2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	fa93 f3a3 	rbit	r3, r3
 8004afa:	617b      	str	r3, [r7, #20]
 8004afc:	4b96      	ldr	r3, [pc, #600]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b00:	2202      	movs	r2, #2
 8004b02:	613a      	str	r2, [r7, #16]
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	fa92 f2a2 	rbit	r2, r2
 8004b0a:	60fa      	str	r2, [r7, #12]
  return result;
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	fab2 f282 	clz	r2, r2
 8004b12:	b2d2      	uxtb	r2, r2
 8004b14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b18:	b2d2      	uxtb	r2, r2
 8004b1a:	f002 021f 	and.w	r2, r2, #31
 8004b1e:	2101      	movs	r1, #1
 8004b20:	fa01 f202 	lsl.w	r2, r1, r2
 8004b24:	4013      	ands	r3, r2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d0b9      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004b2a:	4b8b      	ldr	r3, [pc, #556]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	4988      	ldr	r1, [pc, #544]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004b3c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d105      	bne.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b44:	4b84      	ldr	r3, [pc, #528]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	4a83      	ldr	r2, [pc, #524]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004b4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b4e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0301 	and.w	r3, r3, #1
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d008      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b5c:	4b7e      	ldr	r3, [pc, #504]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b60:	f023 0203 	bic.w	r2, r3, #3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	497b      	ldr	r1, [pc, #492]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d008      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b7a:	4b77      	ldr	r3, [pc, #476]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	4974      	ldr	r1, [pc, #464]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0304 	and.w	r3, r3, #4
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d008      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b98:	4b6f      	ldr	r3, [pc, #444]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	496c      	ldr	r1, [pc, #432]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0320 	and.w	r3, r3, #32
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d008      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004bb6:	4b68      	ldr	r3, [pc, #416]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bba:	f023 0210 	bic.w	r2, r3, #16
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	4965      	ldr	r1, [pc, #404]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d008      	beq.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004bd4:	4b60      	ldr	r3, [pc, #384]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004be0:	495d      	ldr	r1, [pc, #372]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d008      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004bf2:	4b59      	ldr	r3, [pc, #356]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf6:	f023 0220 	bic.w	r2, r3, #32
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	4956      	ldr	r1, [pc, #344]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d008      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c10:	4b51      	ldr	r3, [pc, #324]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c14:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1c:	494e      	ldr	r1, [pc, #312]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0308 	and.w	r3, r3, #8
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d008      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c2e:	4b4a      	ldr	r3, [pc, #296]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c32:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	4947      	ldr	r1, [pc, #284]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0310 	and.w	r3, r3, #16
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d008      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c4c:	4b42      	ldr	r3, [pc, #264]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	493f      	ldr	r1, [pc, #252]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d008      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c6a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c76:	4938      	ldr	r1, [pc, #224]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d008      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004c88:	4b33      	ldr	r3, [pc, #204]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c94:	4930      	ldr	r1, [pc, #192]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d008      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004caa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb2:	4929      	ldr	r1, [pc, #164]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d008      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004cc4:	4b24      	ldr	r3, [pc, #144]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cd0:	4921      	ldr	r1, [pc, #132]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d008      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ce6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cee:	491a      	ldr	r1, [pc, #104]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d008      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004d00:	4b15      	ldr	r3, [pc, #84]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d04:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d0c:	4912      	ldr	r1, [pc, #72]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d008      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d22:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2a:	490b      	ldr	r1, [pc, #44]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d008      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004d3c:	4b06      	ldr	r3, [pc, #24]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d40:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d48:	4903      	ldr	r1, [pc, #12]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004d4e:	2300      	movs	r3, #0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3748      	adds	r7, #72	@ 0x48
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	40021000 	.word	0x40021000

08004d5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e09d      	b.n	8004eaa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d108      	bne.n	8004d88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d7e:	d009      	beq.n	8004d94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	61da      	str	r2, [r3, #28]
 8004d86:	e005      	b.n	8004d94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d106      	bne.n	8004db4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7fc fb84 	bl	80014bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2202      	movs	r2, #2
 8004db8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004dd4:	d902      	bls.n	8004ddc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	60fb      	str	r3, [r7, #12]
 8004dda:	e002      	b.n	8004de2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ddc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004de0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004dea:	d007      	beq.n	8004dfc <HAL_SPI_Init+0xa0>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004df4:	d002      	beq.n	8004dfc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004e0c:	431a      	orrs	r2, r3
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	f003 0302 	and.w	r3, r3, #2
 8004e16:	431a      	orrs	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	f003 0301 	and.w	r3, r3, #1
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	69db      	ldr	r3, [r3, #28]
 8004e30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e34:	431a      	orrs	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e3e:	ea42 0103 	orr.w	r1, r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e46:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	0c1b      	lsrs	r3, r3, #16
 8004e58:	f003 0204 	and.w	r2, r3, #4
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e60:	f003 0310 	and.w	r3, r3, #16
 8004e64:	431a      	orrs	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	431a      	orrs	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004e78:	ea42 0103 	orr.w	r1, r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	430a      	orrs	r2, r1
 8004e88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	69da      	ldr	r2, [r3, #28]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <memset>:
 8004eb2:	4402      	add	r2, r0
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d100      	bne.n	8004ebc <memset+0xa>
 8004eba:	4770      	bx	lr
 8004ebc:	f803 1b01 	strb.w	r1, [r3], #1
 8004ec0:	e7f9      	b.n	8004eb6 <memset+0x4>
	...

08004ec4 <__libc_init_array>:
 8004ec4:	b570      	push	{r4, r5, r6, lr}
 8004ec6:	4d0d      	ldr	r5, [pc, #52]	@ (8004efc <__libc_init_array+0x38>)
 8004ec8:	4c0d      	ldr	r4, [pc, #52]	@ (8004f00 <__libc_init_array+0x3c>)
 8004eca:	1b64      	subs	r4, r4, r5
 8004ecc:	10a4      	asrs	r4, r4, #2
 8004ece:	2600      	movs	r6, #0
 8004ed0:	42a6      	cmp	r6, r4
 8004ed2:	d109      	bne.n	8004ee8 <__libc_init_array+0x24>
 8004ed4:	4d0b      	ldr	r5, [pc, #44]	@ (8004f04 <__libc_init_array+0x40>)
 8004ed6:	4c0c      	ldr	r4, [pc, #48]	@ (8004f08 <__libc_init_array+0x44>)
 8004ed8:	f000 f818 	bl	8004f0c <_init>
 8004edc:	1b64      	subs	r4, r4, r5
 8004ede:	10a4      	asrs	r4, r4, #2
 8004ee0:	2600      	movs	r6, #0
 8004ee2:	42a6      	cmp	r6, r4
 8004ee4:	d105      	bne.n	8004ef2 <__libc_init_array+0x2e>
 8004ee6:	bd70      	pop	{r4, r5, r6, pc}
 8004ee8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eec:	4798      	blx	r3
 8004eee:	3601      	adds	r6, #1
 8004ef0:	e7ee      	b.n	8004ed0 <__libc_init_array+0xc>
 8004ef2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ef6:	4798      	blx	r3
 8004ef8:	3601      	adds	r6, #1
 8004efa:	e7f2      	b.n	8004ee2 <__libc_init_array+0x1e>
 8004efc:	08004f54 	.word	0x08004f54
 8004f00:	08004f54 	.word	0x08004f54
 8004f04:	08004f54 	.word	0x08004f54
 8004f08:	08004f58 	.word	0x08004f58

08004f0c <_init>:
 8004f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f0e:	bf00      	nop
 8004f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f12:	bc08      	pop	{r3}
 8004f14:	469e      	mov	lr, r3
 8004f16:	4770      	bx	lr

08004f18 <_fini>:
 8004f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1a:	bf00      	nop
 8004f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f1e:	bc08      	pop	{r3}
 8004f20:	469e      	mov	lr, r3
 8004f22:	4770      	bx	lr
