{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698051140414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698051140414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 19:52:20 2023 " "Processing started: Mon Oct 23 19:52:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698051140414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051140414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EmbeddedStudioA -c EmbeddedStudioA " "Command: quartus_map --read_settings_files=on --write_settings_files=off EmbeddedStudioA -c EmbeddedStudioA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051140415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698051140768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698051140769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file lpmdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpmdiv " "Found entity 1: lpmdiv" {  } { { "lpmdiv.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/lpmdiv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embeddedstudioa.v 1 1 " "Found 1 design units, including 1 entities, in source file embeddedstudioa.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmbeddedStudioA " "Found entity 1: EmbeddedStudioA" {  } { { "EmbeddedStudioA.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEGMENT_DISPLAY " "Found entity 1: SEGMENT_DISPLAY" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_decimal " "Found entity 1: binary_decimal" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_to_BCD " "Found entity 1: Binary_to_BCD" {  } { { "Binary_to_BCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/Binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149254 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD.v(88) " "Verilog HDL information at LCD.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698051149256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 3 3 " "Found 3 design units, including 3 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER " "Found entity 1: BUZZER" {  } { { "BUZZER.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149258 ""} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_12 " "Found entity 2: divide_by_12" {  } { { "BUZZER.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149258 ""} { "Info" "ISGN_ENTITY_NAME" "3 music_ROM " "Found entity 3: music_ROM" {  } { { "BUZZER.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149258 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EmbeddedStudioA " "Elaborating entity \"EmbeddedStudioA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698051149308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:I2C " "Elaborating entity \"I2C\" for hierarchy \"I2C:I2C\"" {  } { { "EmbeddedStudioA.v" "I2C" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:LCD " "Elaborating entity \"LCD\" for hierarchy \"LCD:LCD\"" {  } { { "EmbeddedStudioA.v" "LCD" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD.v(77) " "Verilog HDL assignment warning at LCD.v(77): truncated value with size 32 to match size of target (16)" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051149312 "|EmbeddedStudioA|LCD:LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD.v(118) " "Verilog HDL assignment warning at LCD.v(118): truncated value with size 32 to match size of target (2)" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051149312 "|EmbeddedStudioA|LCD:LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_to_BCD LCD:LCD\|Binary_to_BCD:Binary_to_BCD " "Elaborating entity \"Binary_to_BCD\" for hierarchy \"LCD:LCD\|Binary_to_BCD:Binary_to_BCD\"" {  } { { "LCD.v" "Binary_to_BCD" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Binary_to_BCD.v(14) " "Verilog HDL assignment warning at Binary_to_BCD.v(14): truncated value with size 32 to match size of target (3)" {  } { { "Binary_to_BCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/Binary_to_BCD.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051149312 "|EmbeddedStudioA|LCD:LCD|Binary_to_BCD:Binary_to_BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_BCD.v(20) " "Verilog HDL assignment warning at Binary_to_BCD.v(20): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_BCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/Binary_to_BCD.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051149312 "|EmbeddedStudioA|LCD:LCD|Binary_to_BCD:Binary_to_BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_BCD.v(22) " "Verilog HDL assignment warning at Binary_to_BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_BCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/Binary_to_BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051149312 "|EmbeddedStudioA|LCD:LCD|Binary_to_BCD:Binary_to_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGMENT_DISPLAY SEGMENT_DISPLAY:SEGMENT_DISPLAY " "Elaborating entity \"SEGMENT_DISPLAY\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\"" {  } { { "EmbeddedStudioA.v" "SEGMENT_DISPLAY" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149313 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display SEGMENT_DISPLAY.v(23) " "Verilog HDL Always Construct warning at SEGMENT_DISPLAY.v(23): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698051149314 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SEGMENT_DISPLAY.v(65) " "Verilog HDL assignment warning at SEGMENT_DISPLAY.v(65): truncated value with size 32 to match size of target (17)" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698051149314 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display_data SEGMENT_DISPLAY.v(134) " "Verilog HDL Always Construct warning at SEGMENT_DISPLAY.v(134): variable \"display_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051149314 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display SEGMENT_DISPLAY.v(134) " "Verilog HDL Always Construct warning at SEGMENT_DISPLAY.v(134): variable \"display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051149314 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display SEGMENT_DISPLAY.v(23) " "Inferred latch for \"display\" at SEGMENT_DISPLAY.v(23)" {  } { { "SEGMENT_DISPLAY.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149314 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_decimal SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal " "Elaborating entity \"binary_decimal\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\"" {  } { { "SEGMENT_DISPLAY.v" "binary_decimal" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/SEGMENT_DISPLAY.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149314 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display_data BINARY2DECIMAL.v(60) " "Verilog HDL Always Construct warning at BINARY2DECIMAL.v(60): variable \"display_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051149315 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY|binary_decimal:binary_decimal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "select BINARY2DECIMAL.v(61) " "Verilog HDL Always Construct warning at BINARY2DECIMAL.v(61): variable \"select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051149315 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY|binary_decimal:binary_decimal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "select BINARY2DECIMAL.v(69) " "Verilog HDL Always Construct warning at BINARY2DECIMAL.v(69): variable \"select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698051149315 "|EmbeddedStudioA|SEGMENT_DISPLAY:SEGMENT_DISPLAY|binary_decimal:binary_decimal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpmdiv SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst " "Elaborating entity \"lpmdiv\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\"" {  } { { "BINARY2DECIMAL.v" "lpmdiv_inst" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpmdiv.v" "LPM_DIVIDE_component" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/lpmdiv.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpmdiv.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/lpmdiv.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 7 " "Parameter \"lpm_widthd\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 7 " "Parameter \"lpm_widthn\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149342 ""}  } { { "lpmdiv.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/lpmdiv.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698051149342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_79u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_79u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_79u " "Found entity 1: lpm_divide_79u" {  } { { "db/lpm_divide_79u.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/lpm_divide_79u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_79u SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated " "Elaborating entity \"lpm_divide_79u\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_ekh SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider " "Elaborating entity \"sign_div_unsign_ekh\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\"" {  } { { "db/lpm_divide_79u.tdf" "divider" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/lpm_divide_79u.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_f4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_f4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_f4f " "Found entity 1: alt_u_div_f4f" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/alt_u_div_f4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_f4f SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider " "Elaborating entity \"alt_u_div_f4f\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\"" {  } { { "db/sign_div_unsign_ekh.tdf" "divider" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/sign_div_unsign_ekh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_f4f.tdf" "add_sub_0" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/alt_u_div_f4f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_f4f.tdf" "add_sub_1" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/alt_u_div_f4f.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUZZER BUZZER:BUZZER " "Elaborating entity \"BUZZER\" for hierarchy \"BUZZER:BUZZER\"" {  } { { "EmbeddedStudioA.v" "BUZZER" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_ROM BUZZER:BUZZER\|music_ROM:get_notes " "Elaborating entity \"music_ROM\" for hierarchy \"BUZZER:BUZZER\|music_ROM:get_notes\"" {  } { { "BUZZER.v" "get_notes" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_12 BUZZER:BUZZER\|divide_by_12:note_and_octave " "Elaborating entity \"divide_by_12\" for hierarchy \"BUZZER:BUZZER\|divide_by_12:note_and_octave\"" {  } { { "BUZZER.v" "note_and_octave" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BUZZER.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149506 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BUZZER:BUZZER\|music_ROM:get_notes\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BUZZER:BUZZER\|music_ROM:get_notes\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/EmbeddedStudioA.rom0_music_ROM_a2c732d4.hdl.mif " "Parameter INIT_FILE set to db/EmbeddedStudioA.rom0_music_ROM_a2c732d4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698051149877 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698051149877 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698051149877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUZZER:BUZZER\|music_ROM:get_notes\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"BUZZER:BUZZER\|music_ROM:get_notes\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051149928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUZZER:BUZZER\|music_ROM:get_notes\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"BUZZER:BUZZER\|music_ROM:get_notes\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/EmbeddedStudioA.rom0_music_ROM_a2c732d4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/EmbeddedStudioA.rom0_music_ROM_a2c732d4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698051149928 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698051149928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv71 " "Found entity 1: altsyncram_cv71" {  } { { "db/altsyncram_cv71.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/altsyncram_cv71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698051149969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051149969 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698051150172 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/I2C.v" 19 -1 0 } } { "I2C.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/I2C.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698051150183 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698051150183 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dat\[7\] GND " "Pin \"dat\[7\]\" is stuck at GND" {  } { { "EmbeddedStudioA.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698051150454 "|EmbeddedStudioA|dat[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "EmbeddedStudioA.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698051150454 "|EmbeddedStudioA|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698051150454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698051150528 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698051151029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alici/Documents/EmbeddedStudioA/output_files/EmbeddedStudioA.map.smsg " "Generated suppressed messages file C:/Users/Alici/Documents/EmbeddedStudioA/output_files/EmbeddedStudioA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051151100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698051151204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698051151204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698051151276 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698051151276 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698051151276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698051151276 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698051151276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698051151276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698051151294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 19:52:31 2023 " "Processing ended: Mon Oct 23 19:52:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698051151294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698051151294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698051151294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698051151294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698051152549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698051152550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 19:52:32 2023 " "Processing started: Mon Oct 23 19:52:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698051152550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698051152550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EmbeddedStudioA -c EmbeddedStudioA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EmbeddedStudioA -c EmbeddedStudioA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698051152550 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698051152648 ""}
{ "Info" "0" "" "Project  = EmbeddedStudioA" {  } {  } 0 0 "Project  = EmbeddedStudioA" 0 0 "Fitter" 0 0 1698051152648 ""}
{ "Info" "0" "" "Revision = EmbeddedStudioA" {  } {  } 0 0 "Revision = EmbeddedStudioA" 0 0 "Fitter" 0 0 1698051152648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698051152708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698051152709 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EmbeddedStudioA EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"EmbeddedStudioA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698051152718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698051152761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698051152761 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698051152855 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698051152860 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698051152999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698051152999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698051152999 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698051152999 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698051153002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698051153002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698051153002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698051153002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698051153002 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698051153002 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698051153003 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698051153010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EmbeddedStudioA.sdc " "Synopsys Design Constraints File file not found: 'EmbeddedStudioA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698051153422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698051153422 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698051153427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698051153427 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698051153427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698051153468 ""}  } { { "EmbeddedStudioA.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 1157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698051153468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:LCD\|clkr  " "Automatically promoted node LCD:LCD\|clkr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD\|en " "Destination node LCD:LCD\|en" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD\|clkr~0 " "Destination node LCD:LCD\|clkr~0" {  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698051153469 ""}  } { { "LCD.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/LCD.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698051153469 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[8\]~0 " "Destination node SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[8\]~0" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/alt_u_div_f4f.tdf" 74 10 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|denom\[2\]~0 " "Destination node SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|denom\[2\]~0" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[8\]~1 " "Destination node SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[8\]~1" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/alt_u_div_f4f.tdf" 74 10 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|denom\[1\]~1 " "Destination node SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|denom\[1\]~1" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[7\]~2 " "Destination node SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|StageOut\[7\]~2" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/db/alt_u_div_f4f.tdf" 74 10 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst_2\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|op_5~2 " "Destination node SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|lpmdiv:lpmdiv_inst_2\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|op_5~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|decimal_digit\[2\]~6 " "Destination node SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|decimal_digit\[2\]~6" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|decimal_digit\[1\]~8 " "Destination node SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|decimal_digit\[1\]~8" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|decimal_digit\[3\]~9 " "Destination node SEGMENT_DISPLAY:SEGMENT_DISPLAY\|binary_decimal:binary_decimal\|decimal_digit\[3\]~9" {  } { { "BINARY2DECIMAL.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/BINARY2DECIMAL.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698051153469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698051153469 ""}  } { { "EmbeddedStudioA.v" "" { Text "C:/Users/Alici/Documents/EmbeddedStudioA/EmbeddedStudioA.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698051153469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698051153671 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698051153672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698051153672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698051153673 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698051153674 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698051153676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698051153676 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698051153676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698051153705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698051153706 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698051153706 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698051153730 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698051153738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698051154153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698051154283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698051154297 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698051155173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698051155173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698051155417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Alici/Documents/EmbeddedStudioA/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698051155965 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698051155965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698051156604 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698051156604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698051156608 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698051156722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698051156731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698051156875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698051156876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698051157051 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698051157428 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alici/Documents/EmbeddedStudioA/output_files/EmbeddedStudioA.fit.smsg " "Generated suppressed messages file C:/Users/Alici/Documents/EmbeddedStudioA/output_files/EmbeddedStudioA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698051157705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698051158113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 19:52:38 2023 " "Processing ended: Mon Oct 23 19:52:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698051158113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698051158113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698051158113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698051158113 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698051159246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698051159247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 19:52:39 2023 " "Processing started: Mon Oct 23 19:52:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698051159247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698051159247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EmbeddedStudioA -c EmbeddedStudioA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EmbeddedStudioA -c EmbeddedStudioA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698051159247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698051159539 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698051159773 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698051159796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698051159966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 19:52:39 2023 " "Processing ended: Mon Oct 23 19:52:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698051159966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698051159966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698051159966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698051159966 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698051160687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698051161237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698051161237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 19:52:40 2023 " "Processing started: Mon Oct 23 19:52:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698051161237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698051161237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EmbeddedStudioA -c EmbeddedStudioA " "Command: quartus_sta EmbeddedStudioA -c EmbeddedStudioA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698051161238 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698051161355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698051161504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698051161505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051161555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051161555 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EmbeddedStudioA.sdc " "Synopsys Design Constraints File file not found: 'EmbeddedStudioA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698051161753 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051161754 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698051161755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD:LCD\|clkr LCD:LCD\|clkr " "create_clock -period 1.000 -name LCD:LCD\|clkr LCD:LCD\|clkr" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698051161756 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698051161755 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698051161759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698051161760 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698051161760 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698051161770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698051161809 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698051161809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.847 " "Worst-case setup slack is -5.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.847            -367.269 clk  " "   -5.847            -367.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.017             -30.386 LCD:LCD\|clkr  " "   -4.017             -30.386 LCD:LCD\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051161813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.369 " "Worst-case hold slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 clk  " "    0.369               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 LCD:LCD\|clkr  " "    0.453               0.000 LCD:LCD\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051161821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698051161829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698051161835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -223.303 clk  " "   -3.201            -223.303 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 LCD:LCD\|clkr  " "   -1.487             -47.584 LCD:LCD\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051161840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051161840 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698051161888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698051161906 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698051162123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698051162205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698051162216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698051162216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.315 " "Worst-case setup slack is -5.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.315            -325.389 clk  " "   -5.315            -325.389 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.631             -26.224 LCD:LCD\|clkr  " "   -3.631             -26.224 LCD:LCD\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051162220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk  " "    0.347               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 LCD:LCD\|clkr  " "    0.402               0.000 LCD:LCD\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051162229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698051162234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698051162240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -223.303 clk  " "   -3.201            -223.303 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 LCD:LCD\|clkr  " "   -1.487             -47.584 LCD:LCD\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051162245 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698051162297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698051162414 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698051162416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698051162416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.927 " "Worst-case setup slack is -1.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927             -75.535 clk  " "   -1.927             -75.535 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150              -4.292 LCD:LCD\|clkr  " "   -1.150              -4.292 LCD:LCD\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051162422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 clk  " "    0.118               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 LCD:LCD\|clkr  " "    0.186               0.000 LCD:LCD\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051162429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698051162436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698051162442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -159.915 clk  " "   -3.000            -159.915 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 LCD:LCD\|clkr  " "   -1.000             -32.000 LCD:LCD\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698051162447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698051162447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698051162909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698051162911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698051162998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 19:52:42 2023 " "Processing ended: Mon Oct 23 19:52:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698051162998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698051162998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698051162998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698051162998 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698051163768 ""}
