module audio2fifo_tb ();

// signal into the DUT are variables
reg reset, start2fill, adcdata, bclk, adclrc, wrempty, wrfull;
// signal from DUT get wires
wire wrclk, wrreq;
wire [15:0] audiodata;

// instantiate the DUT
DUT audio2fifo (
   .reset(reset),
   .start2fill(start2fill),
   .adcdata(adcdata),
   .bclk(bclk),
   .adclrc(adclrc),
   // FIFO signals
   .wrempty(wrempty),
   .wrfull(wrfull),
   .audiodata(audiodata),
   .wrclk(wrclk),
   .wrreq(wrreq)
);

always
   #