NewProject(test.ise)

SetProperty(Device Family, virtex5)

SetProperty(Device,xc5vlx110t)

SetProperty(Package,ff1136, project)

SetProperty(Speed Grade, -1, project)

SetProperty(Synthesis Tool, XST (VHDL/Verilog), project)

SetProperty(Simulator, ISE Simulator (VHDL/Verilog), project)

AddSource(../rtl/ddr2_chipscope.v)
AddSource(../rtl/ddr2_ctrl.v)
AddSource(../rtl/ddr2_idelay_ctrl.v)
AddSource(../rtl/ddr2_infrastructure.v)
AddSource(../rtl/ddr2_mem_if_top.v)
AddSource(../rtl/ddr2_phy_calib.v)
AddSource(../rtl/ddr2_phy_ctl_io.v)
AddSource(../rtl/ddr2_phy_dm_iob.v)
AddSource(../rtl/ddr2_phy_dq_iob.v)
AddSource(../rtl/ddr2_phy_dqs_iob.v)
AddSource(../rtl/ddr2_phy_init.v)
AddSource(../rtl/ddr2_phy_io.v)
AddSource(../rtl/ddr2_phy_top.v)
AddSource(../rtl/ddr2_phy_write.v)
AddSource(../rtl/ddr2_sdram.v)
AddSource(../rtl/ddr2_tb_test_addr_gen.v)
AddSource(../rtl/ddr2_tb_test_cmp.v)
AddSource(../rtl/ddr2_tb_test_data_gen.v)
AddSource(../rtl/ddr2_tb_test_gen.v)
AddSource(../rtl/ddr2_tb_top.v)
AddSource(../rtl/ddr2_top.v)
AddSource(../rtl/ddr2_usr_addr_fifo.v)
AddSource(../rtl/ddr2_usr_rd.v)
AddSource(../rtl/ddr2_usr_top.v)
AddSource(../rtl/ddr2_usr_wr.v)

AddSource(ddr2_sdram.ucf,ddr2_sdram)

SetProperty(Optimization Goal,Speed,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Optimization Effort,Normal,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Power Reduction,False,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Use Synthesis Constraints File,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Library Search Order,../synth/ddr2_sdram.lso,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Keep Hierarchy,No,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Global Optimization Goal,AllClockNets,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Generate RTL Schematic,Yes,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Read Cores,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Cores Search Directories,,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Write Timing Constraints,False,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Cross Clock Analysis,False,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Hierarchy Separator,/,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Bus Delimiter,<>,ddr2_sdram,Synthesize - XST, 4)
SetProperty(LUT-FF Pairs Utilization Ratio,100,ddr2_sdram,Synthesize - XST, 4)
SetProperty(BRAM Utilization Ratio,100,ddr2_sdram,Synthesize - XST, 4)
SetProperty(DSP Utilization Ratio,100,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Case,Maintain,ddr2_sdram,Synthesize - XST, 4)
SetProperty(HDL INI File,,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Verilog 2001,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Verilog Include Directories,,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Verilog Macros,,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Custom Compile File List,,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Other XST Command Line Options,,ddr2_sdram,Synthesize - XST, 4)
SetProperty(FSM Encoding Algorithm,Auto,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Safe Implementation,No,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Case Implementation Style,None,ddr2_sdram,Synthesize - XST, 4)
SetProperty(FSM Style,LUT,ddr2_sdram,Synthesize - XST, 4)
SetProperty(RAM Extraction,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(RAM Style,Auto,ddr2_sdram,Synthesize - XST, 4)
SetProperty(ROM Extraction,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(ROM Style,Auto,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Automatic BRAM Packing,False,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Mux Extraction,Yes,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Mux Style,Auto,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Decoder Extraction,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Priority Encoder Extraction,Yes,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Shift Register Extraction,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Logical Shifter Extraction,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(XOR Collapsing,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Resource Sharing,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Use DSP Block,Auto,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Asynchronous To Synchronous,False,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Add I/O Buffers,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Max Fanout,100000,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Number of Clock Buffers,32,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Register Duplication,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Equivalent Register Removal,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Register Balancing,No,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Move First Flip-Flop Stage,False,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Move Last Flip-Flop Stage,False,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Pack I/O Registers into IOBs,Auto,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Slice Packing,True,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Use Clock Enable,Auto,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Use Synchronous Set,Auto,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Use Synchronous Reset,Auto,ddr2_sdram,Synthesize - XST, 4)
SetProperty(Optimize Instantiated Primitives,False,ddr2_sdram,Synthesize - XST, 4)

SetProperty(Use LOC Constraints,True,ddr2_sdram,Translate, 4)
SetProperty(Netlist Translation Type,Timestamp,ddr2_sdram,Translate, 4)
SetProperty(Create I/O Pads from Ports,False,ddr2_sdram,Translate, 4)
SetProperty(Allow Unexpanded Blocks,False,ddr2_sdram,Translate, 4)
SetProperty(Allow Unmatched LOC Constraints,False,ddr2_sdram,Translate, 4)

SetProperty(Placer Effort Level,High,ddr2_sdram,Map, 4)
SetProperty(Placer Extra Effort,None,ddr2_sdram,Map, 4)
SetProperty(Starting Placer Cost Table (1-100),1,ddr2_sdram,Map, 4)
SetProperty(Combinatorial Logic Optimization,False,ddr2_sdram,Map, 4)
SetProperty(Register Duplication,False,ddr2_sdram,Map, 4)
SetProperty(Global Optimization,False,ddr2_sdram,Map, 4)
SetProperty(Trim Unconnected Signals,True,ddr2_sdram,Map, 4)
SetProperty(Replicate Logic to Allow Logic Level Reduction,True,ddr2_sdram,Map, 4)
SetProperty(Allow Logic Optimization Across Hierarchy,False,ddr2_sdram,Map, 4)
SetProperty(Map to Input Functions,6,ddr2_sdram,Map, 4)
SetProperty(Optimization Strategy (Cover Mode),Area,ddr2_sdram,Map, 4)
SetProperty(Generate Detailed MAP Report,False,ddr2_sdram,Map, 4)
SetProperty(Use RLOC Constraints,True,ddr2_sdram,Map, 4)
SetProperty(Pack I/O Registers/Latches into IOBs,Off,ddr2_sdram,Map, 4)
SetProperty(Disable Register Ordering,False,ddr2_sdram,Map, 4)
SetProperty(Map Slice Logic into Unused Block RAMs,False,ddr2_sdram,Map, 4)
SetProperty(Other Map Command Line Options,,ddr2_sdram,Map, 4)

SetProperty(Place And Route Mode,Route Only,ddr2_sdram,Place & Route, 4)
SetProperty(Place & Route Effort Level (Overall),High,ddr2_sdram,Place & Route, 4)
SetProperty(Extra Effort (Highest PAR level only),None,ddr2_sdram,Place & Route, 4)
SetProperty(Starting Placer Cost Table (1-100),1,ddr2_sdram,Place & Route, 4)
SetProperty(Ignore User Timing Constraints,False,ddr2_sdram,Place & Route, 4)
SetProperty(Use Bonded I/Os,False,ddr2_sdram,Place & Route, 4)
SetProperty(Generate Asynchronous Delay Report,False,ddr2_sdram,Place & Route, 4)
SetProperty(Generate Clock Region Report,False,ddr2_sdram,Place & Route, 4)
SetProperty(Generate Post-Place & Route Static Timing Report,True,ddr2_sdram,Place & Route, 4)
SetProperty(Generate Post-Place & Route Simulation Model,False,ddr2_sdram,Place & Route, 4)
SetProperty(Power Reduction,False,ddr2_sdram,Place & Route, 4)

SetProperty(Report Type,Error Report,ddr2_sdram,Generate Post-Map Static Timing, 4)
SetProperty(Number of Paths in Error/Verbose Report,3,ddr2_sdram,Generate Post-Map Static Timing, 4)
SetProperty(Perform Advanced Analysis,False,ddr2_sdram,Generate Post-Map Static Timing, 4)
SetProperty(Change Device Speed To,-1,ddr2_sdram,Generate Post-Map Static Timing, 4)
SetProperty(Report Unconstrained Paths,,ddr2_sdram,Generate Post-Map Static Timing, 4)
SetProperty(Report Fastest Path(s) in Each Constraint,False,ddr2_sdram,Generate Post-Map Static Timing, 4)

SetProperty(Enable Debugging of Serial Mode BitStream,False,ddr2_sdram,Generate Programming File, 4)
SetProperty(Create Binary Configuration File,False,ddr2_sdram,Generate Programming File, 4)
SetProperty(Enable Cyclic Redundancy Checking (CRC),True,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Rate,2,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Clk (Configuration Pins),Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin M0,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin M1,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin M2,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin Program,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin Done,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin Init,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin CS,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin DIn,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin Busy,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Configuration Pin RdWr,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(JTAG Pin TCK,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(JTAG Pin TDI,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(JTAG Pin TDO,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(JTAG Pin TMS,Pull Up,ddr2_sdram,Generate Programming File, 4)
SetProperty(Unused IOB Pins,Pull Down,ddr2_sdram,Generate Programming File, 4)
SetProperty(UserID Code (8 Digit Hexadecimal),0xFFFFFFFF,ddr2_sdram,Generate Programming File, 4)
SetProperty(DCI Update Mode,As Required,ddr2_sdram,Generate Programming File, 4)
SetProperty(FPGA Start-Up Clock,CCLK,ddr2_sdram,Generate Programming File, 4)
SetProperty(Done (Output Events),Default (4),ddr2_sdram,Generate Programming File, 4)
SetProperty(Enable Outputs (Output Events),Default (5),ddr2_sdram,Generate Programming File, 4)
SetProperty(Release Write Enable (Output Events),Default (6),ddr2_sdram,Generate Programming File, 4)
SetProperty(Release DLL (Output Events),Default (NoWait),ddr2_sdram,Generate Programming File, 4)
SetProperty(Enable Internal Done Pipe,False,ddr2_sdram,Generate Programming File, 4)
SetProperty(Match Cycle,Auto,ddr2_sdram,Generate Programming File, 4)
SetProperty(Drive Done Pin High,False,ddr2_sdram,Generate Programming File, 4)
SetProperty(Security,Enable Readback and Reconfiguration,ddr2_sdram,Generate Programming File, 4)
SetProperty(Encrypt Bitstream,False,ddr2_sdram,Generate Programming File, 4)

CloseProject(test.ise)


