/* Generated by Yosys 0.58 (git sha1 157aabb58, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

module regblock(clk, rst, s_apb_psel, s_apb_pwrite, s_apb_penable, s_apb_pprot, s_apb_paddr, s_apb_pwdata, s_apb_pstrb, s_apb_pready, s_apb_prdata, s_apb_pslverr, hwif_out_rw_reg1_f1, hwif_out_rw_reg1_f2, hwif_out_rw_reg1_f3, hwif_out_rw_reg1_f4, hwif_out_rw_reg2_f1, hwif_out_rw_reg2_f2, hwif_out_rw_reg1_lsb0_f1, hwif_out_rw_reg1_lsb0_f2, hwif_out_rw_reg1_lsb0_f3
, hwif_out_rw_reg1_lsb0_f4, hwif_out_rw_reg2_lsb0_f1, hwif_out_rw_reg2_lsb0_f2, hwif_out_r_reg_f0, hwif_in_r_reg_f1, hwif_in_r_reg_f2, hwif_in_r_reg_lsb0_f1, hwif_in_r_reg_lsb0_f2, hwif_in_r_reg2_f1, hwif_in_r_reg2_f2, hwif_out_r_reg3_f1, hwif_out_r_reg4_f1);
  input clk;
  wire clk;
  input rst;
  wire rst;
  input s_apb_psel;
  wire s_apb_psel;
  input s_apb_pwrite;
  wire s_apb_pwrite;
  input s_apb_penable;
  wire s_apb_penable;
  input [2:0] s_apb_pprot;
  wire [2:0] s_apb_pprot;
  input [5:0] s_apb_paddr;
  wire [5:0] s_apb_paddr;
  input [15:0] s_apb_pwdata;
  wire [15:0] s_apb_pwdata;
  input [1:0] s_apb_pstrb;
  wire [1:0] s_apb_pstrb;
  output s_apb_pready;
  wire s_apb_pready;
  output [15:0] s_apb_prdata;
  wire [15:0] s_apb_prdata;
  output s_apb_pslverr;
  wire s_apb_pslverr;
  output [7:0] hwif_out_rw_reg1_f1;
  wire [7:0] hwif_out_rw_reg1_f1;
  output [2:0] hwif_out_rw_reg1_f2;
  wire [2:0] hwif_out_rw_reg1_f2;
  output [0:0] hwif_out_rw_reg1_f3;
  wire [0:0] hwif_out_rw_reg1_f3;
  output [7:0] hwif_out_rw_reg1_f4;
  wire [7:0] hwif_out_rw_reg1_f4;
  output [3:0] hwif_out_rw_reg2_f1;
  wire [3:0] hwif_out_rw_reg2_f1;
  output [15:0] hwif_out_rw_reg2_f2;
  wire [15:0] hwif_out_rw_reg2_f2;
  output [7:0] hwif_out_rw_reg1_lsb0_f1;
  wire [7:0] hwif_out_rw_reg1_lsb0_f1;
  output [2:0] hwif_out_rw_reg1_lsb0_f2;
  wire [2:0] hwif_out_rw_reg1_lsb0_f2;
  output [0:0] hwif_out_rw_reg1_lsb0_f3;
  wire [0:0] hwif_out_rw_reg1_lsb0_f3;
  output [7:0] hwif_out_rw_reg1_lsb0_f4;
  wire [7:0] hwif_out_rw_reg1_lsb0_f4;
  output [3:0] hwif_out_rw_reg2_lsb0_f1;
  wire [3:0] hwif_out_rw_reg2_lsb0_f1;
  output [15:0] hwif_out_rw_reg2_lsb0_f2;
  wire [15:0] hwif_out_rw_reg2_lsb0_f2;
  output [0:0] hwif_out_r_reg_f0;
  wire [0:0] hwif_out_r_reg_f0;
  input [7:0] hwif_in_r_reg_f1;
  wire [7:0] hwif_in_r_reg_f1;
  input [10:0] hwif_in_r_reg_f2;
  wire [10:0] hwif_in_r_reg_f2;
  input [7:0] hwif_in_r_reg_lsb0_f1;
  wire [7:0] hwif_in_r_reg_lsb0_f1;
  input [10:0] hwif_in_r_reg_lsb0_f2;
  wire [10:0] hwif_in_r_reg_lsb0_f2;
  input [19:0] hwif_in_r_reg2_f1;
  wire [19:0] hwif_in_r_reg2_f1;
  input [1:0] hwif_in_r_reg2_f2;
  wire [1:0] hwif_in_r_reg2_f2;
  output [31:0] hwif_out_r_reg3_f1;
  wire [31:0] hwif_out_r_reg3_f1;
  output [31:0] hwif_out_r_reg4_f1;
  wire [31:0] hwif_out_r_reg4_f1;
  wire [7:0] _000_;
  wire [7:0] _001_;
  wire [2:0] _002_;
  wire [2:0] _003_;
  wire _004_;
  wire [7:0] _005_;
  wire [7:0] _006_;
  wire [3:0] _007_;
  wire [15:0] _008_;
  wire [7:0] _009_;
  wire [2:0] _010_;
  wire _011_;
  wire [7:0] _012_;
  wire [3:0] _013_;
  wire [15:0] _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire [1:0] _024_;
  wire _025_;
  wire [1:0] _026_;
  wire _027_;
  wire [1:0] _028_;
  wire _029_;
  wire _030_;
  wire [1:0] _031_;
  wire _032_;
  wire _033_;
  wire [1:0] _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire [1:0] _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire [2:0] _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire [7:0] _102_;
  wire [2:0] _103_;
  wire [7:0] _104_;
  wire [2:0] _105_;
  wire _106_;
  wire [7:0] _107_;
  wire [3:0] _108_;
  wire [15:0] _109_;
  wire [7:0] _110_;
  wire [2:0] _111_;
  wire _112_;
  wire [7:0] _113_;
  wire [3:0] _114_;
  wire [15:0] _115_;
  wire _116_;
  wire [15:0] _117_;
  wire [15:0] _118_;
  wire [15:0] _119_;
  wire [15:0] _120_;
  wire [15:0] _121_;
  wire [15:0] _122_;
  wire [15:0] _123_;
  wire [15:0] _124_;
  wire [15:0] _125_;
  wire [15:0] _126_;
  wire [15:0] _127_;
  wire [15:0] _128_;
  wire [15:0] _129_;
  wire [15:0] _130_;
  wire [15:0] _131_;
  wire [15:0] _132_;
  wire [15:0] _133_;
  wire [15:0] _134_;
  wire _135_;
  wire _136_;
  wire [7:0] _137_;
  wire [7:0] _138_;
  wire [7:0] _139_;
  wire [7:0] _140_;
  wire [7:0] _141_;
  wire [7:0] _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire [5:0] cpuif_addr;
  wire cpuif_rd_ack;
  wire [15:0] cpuif_rd_data;
  wire cpuif_rd_err;
  reg cpuif_req;
  reg cpuif_req_is_wr;
  wire cpuif_req_masked;
  wire cpuif_req_stall_rd;
  wire cpuif_req_stall_wr;
  wire cpuif_wr_ack;
  wire [15:0] cpuif_wr_biten;
  reg [15:0] cpuif_wr_data;
  wire cpuif_wr_err;
  wire [0:0] decoded_reg_strb_counter_reg;
  wire [1:0] decoded_reg_strb_r_reg;
  wire [3:0] decoded_reg_strb_r_reg2;
  wire [1:0] decoded_reg_strb_r_reg3;
  wire [1:0] decoded_reg_strb_r_reg4;
  wire [1:0] decoded_reg_strb_r_reg_lsb0;
  wire [3:0] decoded_reg_strb_rw_reg1;
  wire [3:0] decoded_reg_strb_rw_reg1_lsb0;
  wire [3:0] decoded_reg_strb_rw_reg2;
  wire [3:0] decoded_reg_strb_rw_reg2_lsb0;
  wire decoded_req;
  wire decoded_req_is_wr;
  wire [15:0] decoded_wr_biten;
  wire [15:0] decoded_wr_biten_bswap;
  wire [15:0] decoded_wr_data;
  wire [15:0] decoded_wr_data_bswap;
  wire field_combo_counter_reg_f1_cnt_load_next;
  wire field_combo_counter_reg_f2_cnt_load_next;
  wire field_combo_r_reg_f0_load_next;
  wire field_combo_rw_reg1_f1_load_next;
  wire field_combo_rw_reg1_f2_load_next;
  wire field_combo_rw_reg1_f3_load_next;
  wire field_combo_rw_reg1_f4_load_next;
  wire field_combo_rw_reg1_lsb0_f1_load_next;
  wire field_combo_rw_reg1_lsb0_f2_load_next;
  wire field_combo_rw_reg1_lsb0_f3_load_next;
  wire field_combo_rw_reg1_lsb0_f4_load_next;
  wire field_combo_rw_reg2_f1_load_next;
  wire field_combo_rw_reg2_f2_load_next;
  wire field_combo_rw_reg2_lsb0_f1_load_next;
  wire field_combo_rw_reg2_lsb0_f2_load_next;
  reg [7:0] field_storage_counter_reg_f1_cnt_value;
  reg [7:0] field_storage_counter_reg_f2_cnt_value;
  reg [0:0] field_storage_r_reg_f0_value;
  reg [7:0] field_storage_rw_reg1_f1_value;
  reg [2:0] field_storage_rw_reg1_f2_value;
  reg [0:0] field_storage_rw_reg1_f3_value;
  reg [7:0] field_storage_rw_reg1_f4_value;
  reg [7:0] field_storage_rw_reg1_lsb0_f1_value;
  reg [2:0] field_storage_rw_reg1_lsb0_f2_value;
  reg [0:0] field_storage_rw_reg1_lsb0_f3_value;
  reg [7:0] field_storage_rw_reg1_lsb0_f4_value;
  reg [3:0] field_storage_rw_reg2_f1_value;
  reg [15:0] field_storage_rw_reg2_f2_value;
  reg [3:0] field_storage_rw_reg2_lsb0_f1_value;
  reg [15:0] field_storage_rw_reg2_lsb0_f2_value;
  reg is_active;
  wire [15:0] \readback_array[0] ;
  wire [15:0] \readback_array[10] ;
  wire [15:0] \readback_array[11] ;
  wire [15:0] \readback_array[12] ;
  wire [15:0] \readback_array[13] ;
  wire [15:0] \readback_array[14] ;
  wire [15:0] \readback_array[15] ;
  wire [15:0] \readback_array[16] ;
  wire [15:0] \readback_array[17] ;
  wire [15:0] \readback_array[18] ;
  wire [15:0] \readback_array[19] ;
  wire [15:0] \readback_array[1] ;
  wire [15:0] \readback_array[20] ;
  wire [15:0] \readback_array[21] ;
  wire [15:0] \readback_array[22] ;
  wire [15:0] \readback_array[23] ;
  wire [15:0] \readback_array[24] ;
  wire [15:0] \readback_array[2] ;
  wire [15:0] \readback_array[3] ;
  wire [15:0] \readback_array[4] ;
  wire [15:0] \readback_array[5] ;
  wire [15:0] \readback_array[6] ;
  wire [15:0] \readback_array[7] ;
  wire [15:0] \readback_array[8] ;
  wire [15:0] \readback_array[9] ;
  wire [15:0] readback_data;
  wire readback_done;
  wire readback_err;
  wire readback_external_rd_ack;
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[0] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[0] <= _115_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[1] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[1] <= _115_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[2] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[2] <= _115_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[3] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[3] <= _115_[3];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[4] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[4] <= _115_[4];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[5] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[5] <= _115_[5];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[6] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[6] <= _115_[6];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[7] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[7] <= _115_[7];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[8] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[8] <= _115_[8];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[9] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[9] <= _115_[9];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[10] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[10] <= _115_[10];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[11] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[11] <= _115_[11];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[12] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[12] <= _115_[12];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[13] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[13] <= _115_[13];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[14] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[14] <= _115_[14];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f2_value[15] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f2_load_next) field_storage_rw_reg2_lsb0_f2_value[15] <= _115_[15];
  reg \cpuif_wr_biten_reg[12] ;
  always @(posedge clk)
    if (rst) \cpuif_wr_biten_reg[12]  <= 1'h0;
    else if (_016_) \cpuif_wr_biten_reg[12]  <= s_apb_pstrb[1];
  assign cpuif_wr_biten[12] = \cpuif_wr_biten_reg[12] ;
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f4_value[0] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f3_load_next) field_storage_rw_reg1_lsb0_f4_value[0] <= _113_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f4_value[1] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f3_load_next) field_storage_rw_reg1_lsb0_f4_value[1] <= _113_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f4_value[2] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f3_load_next) field_storage_rw_reg1_lsb0_f4_value[2] <= _113_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f4_value[3] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f3_load_next) field_storage_rw_reg1_lsb0_f4_value[3] <= _113_[3];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f4_value[4] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f3_load_next) field_storage_rw_reg1_lsb0_f4_value[4] <= _113_[4];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f4_value[5] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f3_load_next) field_storage_rw_reg1_lsb0_f4_value[5] <= _113_[5];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f4_value[6] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f3_load_next) field_storage_rw_reg1_lsb0_f4_value[6] <= _113_[6];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f4_value[7] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f3_load_next) field_storage_rw_reg1_lsb0_f4_value[7] <= _113_[7];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f2_cnt_value[0] <= 1'h0;
    else if (field_combo_counter_reg_f2_cnt_load_next) field_storage_counter_reg_f2_cnt_value[0] <= _141_[0];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f2_cnt_value[1] <= 1'h0;
    else if (field_combo_counter_reg_f2_cnt_load_next) field_storage_counter_reg_f2_cnt_value[1] <= _142_[1];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f2_cnt_value[2] <= 1'h0;
    else if (field_combo_counter_reg_f2_cnt_load_next) field_storage_counter_reg_f2_cnt_value[2] <= _142_[2];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f2_cnt_value[3] <= 1'h0;
    else if (field_combo_counter_reg_f2_cnt_load_next) field_storage_counter_reg_f2_cnt_value[3] <= _142_[3];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f2_cnt_value[4] <= 1'h0;
    else if (field_combo_counter_reg_f2_cnt_load_next) field_storage_counter_reg_f2_cnt_value[4] <= _142_[4];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f2_cnt_value[5] <= 1'h0;
    else if (field_combo_counter_reg_f2_cnt_load_next) field_storage_counter_reg_f2_cnt_value[5] <= _142_[5];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f2_cnt_value[6] <= 1'h0;
    else if (field_combo_counter_reg_f2_cnt_load_next) field_storage_counter_reg_f2_cnt_value[6] <= _142_[6];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f2_cnt_value[7] <= 1'h0;
    else if (field_combo_counter_reg_f2_cnt_load_next) field_storage_counter_reg_f2_cnt_value[7] <= _142_[7];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f1_cnt_value[0] <= 1'h0;
    else if (field_combo_counter_reg_f1_cnt_load_next) field_storage_counter_reg_f1_cnt_value[0] <= _138_[0];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f1_cnt_value[1] <= 1'h0;
    else if (field_combo_counter_reg_f1_cnt_load_next) field_storage_counter_reg_f1_cnt_value[1] <= _139_[1];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f1_cnt_value[2] <= 1'h0;
    else if (field_combo_counter_reg_f1_cnt_load_next) field_storage_counter_reg_f1_cnt_value[2] <= _139_[2];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f1_cnt_value[3] <= 1'h0;
    else if (field_combo_counter_reg_f1_cnt_load_next) field_storage_counter_reg_f1_cnt_value[3] <= _139_[3];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f1_cnt_value[4] <= 1'h0;
    else if (field_combo_counter_reg_f1_cnt_load_next) field_storage_counter_reg_f1_cnt_value[4] <= _139_[4];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f1_cnt_value[5] <= 1'h0;
    else if (field_combo_counter_reg_f1_cnt_load_next) field_storage_counter_reg_f1_cnt_value[5] <= _139_[5];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f1_cnt_value[6] <= 1'h0;
    else if (field_combo_counter_reg_f1_cnt_load_next) field_storage_counter_reg_f1_cnt_value[6] <= _139_[6];
  always @(posedge clk)
    if (rst) field_storage_counter_reg_f1_cnt_value[7] <= 1'h0;
    else if (field_combo_counter_reg_f1_cnt_load_next) field_storage_counter_reg_f1_cnt_value[7] <= _139_[7];
  always @(posedge clk)
    if (rst) field_storage_r_reg_f0_value <= 1'h0;
    else if (field_combo_r_reg_f0_load_next) field_storage_r_reg_f0_value <= _116_;
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f3_value <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f3_load_next) field_storage_rw_reg1_lsb0_f3_value <= _112_;
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f2_value[0] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f2_value[0] <= _111_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f2_value[1] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f2_value[1] <= _111_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f2_value[2] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f2_value[2] <= _111_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f1_value[0] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f1_value[0] <= _110_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f1_value[1] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f1_value[1] <= _110_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f1_value[2] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f1_value[2] <= _110_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f1_value[3] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f1_value[3] <= _110_[3];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f1_value[4] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f1_value[4] <= _110_[4];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f1_value[5] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f1_value[5] <= _110_[5];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f1_value[6] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f1_value[6] <= _110_[6];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_lsb0_f1_value[7] <= 1'h0;
    else if (field_combo_rw_reg1_lsb0_f1_load_next) field_storage_rw_reg1_lsb0_f1_value[7] <= _110_[7];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[0] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[0] <= _109_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[1] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[1] <= _109_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[2] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[2] <= _109_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[3] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[3] <= _109_[3];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[4] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[4] <= _109_[4];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[5] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[5] <= _109_[5];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[6] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[6] <= _109_[6];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[7] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[7] <= _109_[7];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[8] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[8] <= _109_[8];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[9] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[9] <= _109_[9];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[10] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[10] <= _109_[10];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[11] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[11] <= _109_[11];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[12] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[12] <= _109_[12];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[13] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[13] <= _109_[13];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[14] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[14] <= _109_[14];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f2_value[15] <= 1'h0;
    else if (field_combo_rw_reg2_f2_load_next) field_storage_rw_reg2_f2_value[15] <= _109_[15];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f1_value[0] <= 1'h0;
    else if (field_combo_rw_reg2_f1_load_next) field_storage_rw_reg2_f1_value[0] <= _108_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f1_value[1] <= 1'h0;
    else if (field_combo_rw_reg2_f1_load_next) field_storage_rw_reg2_f1_value[1] <= _108_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f1_value[2] <= 1'h0;
    else if (field_combo_rw_reg2_f1_load_next) field_storage_rw_reg2_f1_value[2] <= _108_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_f1_value[3] <= 1'h0;
    else if (field_combo_rw_reg2_f1_load_next) field_storage_rw_reg2_f1_value[3] <= _108_[3];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f4_value[0] <= 1'h0;
    else if (field_combo_rw_reg1_f3_load_next) field_storage_rw_reg1_f4_value[0] <= _107_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f4_value[1] <= 1'h0;
    else if (field_combo_rw_reg1_f3_load_next) field_storage_rw_reg1_f4_value[1] <= _107_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f4_value[2] <= 1'h0;
    else if (field_combo_rw_reg1_f3_load_next) field_storage_rw_reg1_f4_value[2] <= _107_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f4_value[3] <= 1'h0;
    else if (field_combo_rw_reg1_f3_load_next) field_storage_rw_reg1_f4_value[3] <= _107_[3];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f4_value[4] <= 1'h0;
    else if (field_combo_rw_reg1_f3_load_next) field_storage_rw_reg1_f4_value[4] <= _107_[4];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f4_value[5] <= 1'h0;
    else if (field_combo_rw_reg1_f3_load_next) field_storage_rw_reg1_f4_value[5] <= _107_[5];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f4_value[6] <= 1'h0;
    else if (field_combo_rw_reg1_f3_load_next) field_storage_rw_reg1_f4_value[6] <= _107_[6];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f4_value[7] <= 1'h0;
    else if (field_combo_rw_reg1_f3_load_next) field_storage_rw_reg1_f4_value[7] <= _107_[7];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f3_value <= 1'h0;
    else if (field_combo_rw_reg1_f3_load_next) field_storage_rw_reg1_f3_value <= _106_;
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f2_value[0] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f2_value[0] <= _105_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f2_value[1] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f2_value[1] <= _105_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f2_value[2] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f2_value[2] <= _105_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f1_value[0] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f1_value[0] <= _104_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f1_value[1] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f1_value[1] <= _104_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f1_value[2] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f1_value[2] <= _104_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f1_value[3] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f1_value[3] <= _104_[3];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f1_value[4] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f1_value[4] <= _104_[4];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f1_value[5] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f1_value[5] <= _104_[5];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f1_value[6] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f1_value[6] <= _104_[6];
  always @(posedge clk)
    if (rst) field_storage_rw_reg1_f1_value[7] <= 1'h0;
    else if (field_combo_rw_reg1_f1_load_next) field_storage_rw_reg1_f1_value[7] <= _104_[7];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f1_value[0] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f1_load_next) field_storage_rw_reg2_lsb0_f1_value[0] <= _114_[0];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f1_value[1] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f1_load_next) field_storage_rw_reg2_lsb0_f1_value[1] <= _114_[1];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f1_value[2] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f1_load_next) field_storage_rw_reg2_lsb0_f1_value[2] <= _114_[2];
  always @(posedge clk)
    if (rst) field_storage_rw_reg2_lsb0_f1_value[3] <= 1'h0;
    else if (field_combo_rw_reg2_lsb0_f1_load_next) field_storage_rw_reg2_lsb0_f1_value[3] <= _114_[3];
  always @(posedge clk)
    if (_017_) cpuif_req <= 1'h0;
    else if (s_apb_psel) cpuif_req <= 1'h1;
  always @(posedge clk)
    if (rst) cpuif_req_is_wr <= 1'h0;
    else if (_016_) cpuif_req_is_wr <= s_apb_pwrite;
  always @(posedge clk)
    if (rst) cpuif_wr_data[0] <= 1'h0;
    else if (_016_) cpuif_wr_data[0] <= s_apb_pwdata[0];
  always @(posedge clk)
    if (rst) cpuif_wr_data[1] <= 1'h0;
    else if (_016_) cpuif_wr_data[1] <= s_apb_pwdata[1];
  always @(posedge clk)
    if (rst) cpuif_wr_data[2] <= 1'h0;
    else if (_016_) cpuif_wr_data[2] <= s_apb_pwdata[2];
  always @(posedge clk)
    if (rst) cpuif_wr_data[3] <= 1'h0;
    else if (_016_) cpuif_wr_data[3] <= s_apb_pwdata[3];
  always @(posedge clk)
    if (rst) cpuif_wr_data[4] <= 1'h0;
    else if (_016_) cpuif_wr_data[4] <= s_apb_pwdata[4];
  always @(posedge clk)
    if (rst) cpuif_wr_data[5] <= 1'h0;
    else if (_016_) cpuif_wr_data[5] <= s_apb_pwdata[5];
  always @(posedge clk)
    if (rst) cpuif_wr_data[6] <= 1'h0;
    else if (_016_) cpuif_wr_data[6] <= s_apb_pwdata[6];
  always @(posedge clk)
    if (rst) cpuif_wr_data[7] <= 1'h0;
    else if (_016_) cpuif_wr_data[7] <= s_apb_pwdata[7];
  always @(posedge clk)
    if (rst) cpuif_wr_data[8] <= 1'h0;
    else if (_016_) cpuif_wr_data[8] <= s_apb_pwdata[8];
  always @(posedge clk)
    if (rst) cpuif_wr_data[9] <= 1'h0;
    else if (_016_) cpuif_wr_data[9] <= s_apb_pwdata[9];
  always @(posedge clk)
    if (rst) cpuif_wr_data[10] <= 1'h0;
    else if (_016_) cpuif_wr_data[10] <= s_apb_pwdata[10];
  always @(posedge clk)
    if (rst) cpuif_wr_data[11] <= 1'h0;
    else if (_016_) cpuif_wr_data[11] <= s_apb_pwdata[11];
  always @(posedge clk)
    if (rst) cpuif_wr_data[12] <= 1'h0;
    else if (_016_) cpuif_wr_data[12] <= s_apb_pwdata[12];
  always @(posedge clk)
    if (rst) cpuif_wr_data[13] <= 1'h0;
    else if (_016_) cpuif_wr_data[13] <= s_apb_pwdata[13];
  always @(posedge clk)
    if (rst) cpuif_wr_data[14] <= 1'h0;
    else if (_016_) cpuif_wr_data[14] <= s_apb_pwdata[14];
  always @(posedge clk)
    if (rst) cpuif_wr_data[15] <= 1'h0;
    else if (_016_) cpuif_wr_data[15] <= s_apb_pwdata[15];
  reg \cpuif_wr_biten_reg[0] ;
  always @(posedge clk)
    if (rst) \cpuif_wr_biten_reg[0]  <= 1'h0;
    else if (_016_) \cpuif_wr_biten_reg[0]  <= s_apb_pstrb[0];
  assign cpuif_wr_biten[0] = \cpuif_wr_biten_reg[0] ;
  reg \cpuif_addr_reg[1] ;
  always @(posedge clk)
    if (rst) \cpuif_addr_reg[1]  <= 1'h0;
    else if (_016_) \cpuif_addr_reg[1]  <= s_apb_paddr[1];
  assign cpuif_addr[1] = \cpuif_addr_reg[1] ;
  reg \cpuif_addr_reg[2] ;
  always @(posedge clk)
    if (rst) \cpuif_addr_reg[2]  <= 1'h0;
    else if (_016_) \cpuif_addr_reg[2]  <= s_apb_paddr[2];
  assign cpuif_addr[2] = \cpuif_addr_reg[2] ;
  reg \cpuif_addr_reg[3] ;
  always @(posedge clk)
    if (rst) \cpuif_addr_reg[3]  <= 1'h0;
    else if (_016_) \cpuif_addr_reg[3]  <= s_apb_paddr[3];
  assign cpuif_addr[3] = \cpuif_addr_reg[3] ;
  reg \cpuif_addr_reg[4] ;
  always @(posedge clk)
    if (rst) \cpuif_addr_reg[4]  <= 1'h0;
    else if (_016_) \cpuif_addr_reg[4]  <= s_apb_paddr[4];
  assign cpuif_addr[4] = \cpuif_addr_reg[4] ;
  reg \cpuif_addr_reg[5] ;
  always @(posedge clk)
    if (rst) \cpuif_addr_reg[5]  <= 1'h0;
    else if (_016_) \cpuif_addr_reg[5]  <= s_apb_paddr[5];
  assign cpuif_addr[5] = \cpuif_addr_reg[5] ;
  always @(posedge clk)
    if (rst) is_active <= 1'h0;
    else is_active <= _136_;
  assign _022_ = ~cpuif_addr[4];
  assign _020_ = ~cpuif_addr[3];
  assign _021_ = ~cpuif_addr[1];
  assign _023_ = ~cpuif_addr[5];
  assign _019_ = ~cpuif_addr[2];
  assign _138_[0] = ~field_storage_counter_reg_f1_cnt_value[0];
  assign _141_[0] = ~field_storage_counter_reg_f2_cnt_value[0];
  assign decoded_reg_strb_rw_reg1_lsb0[2] = cpuif_req & _070_;
  assign decoded_reg_strb_rw_reg2_lsb0[1] = cpuif_req & _071_;
  assign decoded_reg_strb_rw_reg2_lsb0[3] = cpuif_req & _072_;
  assign decoded_reg_strb_r_reg[0] = cpuif_req & _073_;
  assign decoded_reg_strb_r_reg[1] = cpuif_req & _074_;
  assign decoded_reg_strb_r_reg_lsb0[0] = cpuif_req & _075_;
  assign decoded_reg_strb_r_reg_lsb0[1] = cpuif_req & _076_;
  assign decoded_reg_strb_r_reg2[0] = cpuif_req & _077_;
  assign decoded_reg_strb_r_reg2[1] = cpuif_req & _078_;
  assign field_combo_counter_reg_f2_cnt_load_next = cpuif_req & _079_;
  assign decoded_reg_strb_counter_reg = cpuif_req & _080_;
  assign decoded_reg_strb_r_reg3[0] = cpuif_req & _081_;
  assign decoded_reg_strb_r_reg3[1] = cpuif_req & _082_;
  assign decoded_reg_strb_r_reg4[0] = cpuif_req & _083_;
  assign decoded_reg_strb_r_reg4[1] = cpuif_req & _084_;
  assign _000_[0] = field_storage_rw_reg1_f1_value[0] & _102_[7];
  assign _000_[1] = field_storage_rw_reg1_f1_value[1] & _102_[7];
  assign _000_[2] = field_storage_rw_reg1_f1_value[2] & _102_[7];
  assign _000_[3] = field_storage_rw_reg1_f1_value[3] & _102_[7];
  assign _000_[4] = field_storage_rw_reg1_f1_value[4] & _102_[7];
  assign _000_[5] = field_storage_rw_reg1_f1_value[5] & _102_[7];
  assign _000_[6] = field_storage_rw_reg1_f1_value[6] & _102_[7];
  assign _000_[7] = field_storage_rw_reg1_f1_value[7] & _102_[7];
  assign _104_[0] = _000_[0] | _001_[0];
  assign _104_[1] = _000_[1] | _001_[1];
  assign _104_[2] = _000_[2] | _001_[2];
  assign _104_[3] = _000_[3] | _001_[3];
  assign _104_[4] = _000_[4] | _001_[4];
  assign _104_[5] = _000_[5] | _001_[5];
  assign _104_[6] = _000_[6] | _001_[6];
  assign _104_[7] = _000_[7] | _001_[7];
  assign _002_[0] = field_storage_rw_reg1_f2_value[0] & _103_[2];
  assign _002_[1] = field_storage_rw_reg1_f2_value[1] & _103_[2];
  assign _002_[2] = field_storage_rw_reg1_f2_value[2] & _103_[2];
  assign _105_[0] = _002_[0] | _003_[0];
  assign _105_[1] = _002_[1] | _003_[1];
  assign _105_[2] = _002_[2] | _003_[2];
  assign _004_ = field_storage_rw_reg1_f3_value & _102_[7];
  assign _106_ = _004_ | _001_[4];
  assign _005_[0] = field_storage_rw_reg1_f4_value[0] & _103_[2];
  assign _005_[1] = field_storage_rw_reg1_f4_value[1] & _103_[2];
  assign _005_[2] = field_storage_rw_reg1_f4_value[2] & _103_[2];
  assign _005_[3] = field_storage_rw_reg1_f4_value[3] & _103_[2];
  assign _005_[4] = field_storage_rw_reg1_f4_value[4] & _103_[2];
  assign _005_[5] = field_storage_rw_reg1_f4_value[5] & _103_[2];
  assign _005_[6] = field_storage_rw_reg1_f4_value[6] & _103_[2];
  assign _005_[7] = field_storage_rw_reg1_f4_value[7] & _103_[2];
  assign _107_[0] = _005_[0] | _006_[0];
  assign _107_[1] = _005_[1] | _006_[1];
  assign _107_[2] = _005_[2] | _006_[2];
  assign _107_[3] = _005_[3] | _006_[3];
  assign _107_[4] = _005_[4] | _003_[0];
  assign _107_[5] = _005_[5] | _003_[1];
  assign _107_[6] = _005_[6] | _003_[2];
  assign _107_[7] = _005_[7] | _006_[7];
  assign _007_[0] = field_storage_rw_reg2_f1_value[0] & _102_[7];
  assign _007_[1] = field_storage_rw_reg2_f1_value[1] & _102_[7];
  assign _007_[2] = field_storage_rw_reg2_f1_value[2] & _102_[7];
  assign _007_[3] = field_storage_rw_reg2_f1_value[3] & _102_[7];
  assign _108_[0] = _007_[0] | _001_[0];
  assign _108_[1] = _007_[1] | _001_[1];
  assign _108_[2] = _007_[2] | _001_[2];
  assign _108_[3] = _007_[3] | _001_[3];
  assign _008_[0] = field_storage_rw_reg2_f2_value[0] & _102_[7];
  assign _008_[1] = field_storage_rw_reg2_f2_value[1] & _102_[7];
  assign _008_[2] = field_storage_rw_reg2_f2_value[2] & _102_[7];
  assign _008_[3] = field_storage_rw_reg2_f2_value[3] & _102_[7];
  assign _008_[4] = field_storage_rw_reg2_f2_value[4] & _102_[7];
  assign _008_[5] = field_storage_rw_reg2_f2_value[5] & _102_[7];
  assign _008_[6] = field_storage_rw_reg2_f2_value[6] & _102_[7];
  assign _008_[7] = field_storage_rw_reg2_f2_value[7] & _102_[7];
  assign _008_[8] = field_storage_rw_reg2_f2_value[8] & _103_[2];
  assign _008_[9] = field_storage_rw_reg2_f2_value[9] & _103_[2];
  assign _008_[10] = field_storage_rw_reg2_f2_value[10] & _103_[2];
  assign _008_[11] = field_storage_rw_reg2_f2_value[11] & _103_[2];
  assign _008_[12] = field_storage_rw_reg2_f2_value[12] & _103_[2];
  assign _008_[13] = field_storage_rw_reg2_f2_value[13] & _103_[2];
  assign _008_[14] = field_storage_rw_reg2_f2_value[14] & _103_[2];
  assign _008_[15] = field_storage_rw_reg2_f2_value[15] & _103_[2];
  assign _001_[0] = cpuif_wr_data[0] & cpuif_wr_biten[0];
  assign _109_[0] = _008_[0] | _001_[0];
  assign _109_[1] = _008_[1] | _001_[1];
  assign _109_[2] = _008_[2] | _001_[2];
  assign _109_[3] = _008_[3] | _001_[3];
  assign _109_[4] = _008_[4] | _001_[4];
  assign _109_[5] = _008_[5] | _001_[5];
  assign _109_[6] = _008_[6] | _001_[6];
  assign _109_[7] = _008_[7] | _001_[7];
  assign _109_[8] = _008_[8] | _006_[0];
  assign _109_[9] = _008_[9] | _006_[1];
  assign _109_[10] = _008_[10] | _006_[2];
  assign _109_[11] = _008_[11] | _006_[3];
  assign _109_[12] = _008_[12] | _003_[0];
  assign _109_[13] = _008_[13] | _003_[1];
  assign _109_[14] = _008_[14] | _003_[2];
  assign _109_[15] = _008_[15] | _006_[7];
  assign _009_[0] = field_storage_rw_reg1_lsb0_f1_value[0] & _102_[7];
  assign _009_[1] = field_storage_rw_reg1_lsb0_f1_value[1] & _102_[7];
  assign _009_[2] = field_storage_rw_reg1_lsb0_f1_value[2] & _102_[7];
  assign _009_[3] = field_storage_rw_reg1_lsb0_f1_value[3] & _102_[7];
  assign _009_[4] = field_storage_rw_reg1_lsb0_f1_value[4] & _102_[7];
  assign _009_[5] = field_storage_rw_reg1_lsb0_f1_value[5] & _102_[7];
  assign _009_[6] = field_storage_rw_reg1_lsb0_f1_value[6] & _102_[7];
  assign _009_[7] = field_storage_rw_reg1_lsb0_f1_value[7] & _102_[7];
  assign _110_[0] = _009_[0] | _001_[7];
  assign _110_[1] = _009_[1] | _001_[6];
  assign _110_[2] = _009_[2] | _001_[5];
  assign _110_[3] = _009_[3] | _001_[4];
  assign _110_[4] = _009_[4] | _001_[3];
  assign _110_[5] = _009_[5] | _001_[2];
  assign _110_[6] = _009_[6] | _001_[1];
  assign _110_[7] = _009_[7] | _001_[0];
  assign _010_[0] = field_storage_rw_reg1_lsb0_f2_value[0] & _103_[2];
  assign _010_[1] = field_storage_rw_reg1_lsb0_f2_value[1] & _103_[2];
  assign _010_[2] = field_storage_rw_reg1_lsb0_f2_value[2] & _103_[2];
  assign _111_[0] = _010_[0] | _003_[2];
  assign _111_[1] = _010_[1] | _003_[1];
  assign _111_[2] = _010_[2] | _003_[0];
  assign _011_ = field_storage_rw_reg1_lsb0_f3_value & _102_[7];
  assign _112_ = _011_ | _001_[4];
  assign _012_[0] = field_storage_rw_reg1_lsb0_f4_value[0] & _103_[2];
  assign _012_[1] = field_storage_rw_reg1_lsb0_f4_value[1] & _103_[2];
  assign _012_[2] = field_storage_rw_reg1_lsb0_f4_value[2] & _103_[2];
  assign _012_[3] = field_storage_rw_reg1_lsb0_f4_value[3] & _103_[2];
  assign _012_[4] = field_storage_rw_reg1_lsb0_f4_value[4] & _103_[2];
  assign _012_[5] = field_storage_rw_reg1_lsb0_f4_value[5] & _103_[2];
  assign _012_[6] = field_storage_rw_reg1_lsb0_f4_value[6] & _103_[2];
  assign _012_[7] = field_storage_rw_reg1_lsb0_f4_value[7] & _103_[2];
  assign _113_[0] = _012_[0] | _006_[7];
  assign _113_[1] = _012_[1] | _003_[2];
  assign _113_[2] = _012_[2] | _003_[1];
  assign _113_[3] = _012_[3] | _003_[0];
  assign _113_[4] = _012_[4] | _006_[3];
  assign _113_[5] = _012_[5] | _006_[2];
  assign _113_[6] = _012_[6] | _006_[1];
  assign _113_[7] = _012_[7] | _006_[0];
  assign _013_[0] = field_storage_rw_reg2_lsb0_f1_value[0] & _102_[7];
  assign _013_[1] = field_storage_rw_reg2_lsb0_f1_value[1] & _102_[7];
  assign _013_[2] = field_storage_rw_reg2_lsb0_f1_value[2] & _102_[7];
  assign _013_[3] = field_storage_rw_reg2_lsb0_f1_value[3] & _102_[7];
  assign _114_[0] = _013_[0] | _001_[3];
  assign _114_[1] = _013_[1] | _001_[2];
  assign _114_[2] = _013_[2] | _001_[1];
  assign _114_[3] = _013_[3] | _001_[0];
  assign _014_[0] = field_storage_rw_reg2_lsb0_f2_value[0] & _103_[2];
  assign _014_[1] = field_storage_rw_reg2_lsb0_f2_value[1] & _103_[2];
  assign _014_[2] = field_storage_rw_reg2_lsb0_f2_value[2] & _103_[2];
  assign _014_[3] = field_storage_rw_reg2_lsb0_f2_value[3] & _103_[2];
  assign _014_[4] = field_storage_rw_reg2_lsb0_f2_value[4] & _103_[2];
  assign _014_[5] = field_storage_rw_reg2_lsb0_f2_value[5] & _103_[2];
  assign _014_[6] = field_storage_rw_reg2_lsb0_f2_value[6] & _103_[2];
  assign _014_[7] = field_storage_rw_reg2_lsb0_f2_value[7] & _103_[2];
  assign _014_[8] = field_storage_rw_reg2_lsb0_f2_value[8] & _102_[7];
  assign _014_[9] = field_storage_rw_reg2_lsb0_f2_value[9] & _102_[7];
  assign _014_[10] = field_storage_rw_reg2_lsb0_f2_value[10] & _102_[7];
  assign _014_[11] = field_storage_rw_reg2_lsb0_f2_value[11] & _102_[7];
  assign _014_[12] = field_storage_rw_reg2_lsb0_f2_value[12] & _102_[7];
  assign _014_[13] = field_storage_rw_reg2_lsb0_f2_value[13] & _102_[7];
  assign _014_[14] = field_storage_rw_reg2_lsb0_f2_value[14] & _102_[7];
  assign _014_[15] = field_storage_rw_reg2_lsb0_f2_value[15] & _102_[7];
  assign _006_[7] = cpuif_wr_data[15] & cpuif_wr_biten[12];
  assign _003_[2] = cpuif_wr_data[14] & cpuif_wr_biten[12];
  assign _003_[1] = cpuif_wr_data[13] & cpuif_wr_biten[12];
  assign _003_[0] = cpuif_wr_data[12] & cpuif_wr_biten[12];
  assign _006_[3] = cpuif_wr_data[11] & cpuif_wr_biten[12];
  assign _006_[2] = cpuif_wr_data[10] & cpuif_wr_biten[12];
  assign _006_[1] = cpuif_wr_data[9] & cpuif_wr_biten[12];
  assign _006_[0] = cpuif_wr_data[8] & cpuif_wr_biten[12];
  assign _001_[7] = cpuif_wr_data[7] & cpuif_wr_biten[0];
  assign _001_[6] = cpuif_wr_data[6] & cpuif_wr_biten[0];
  assign _001_[5] = cpuif_wr_data[5] & cpuif_wr_biten[0];
  assign _001_[4] = cpuif_wr_data[4] & cpuif_wr_biten[0];
  assign _001_[3] = cpuif_wr_data[3] & cpuif_wr_biten[0];
  assign _001_[2] = cpuif_wr_data[2] & cpuif_wr_biten[0];
  assign _001_[1] = cpuif_wr_data[1] & cpuif_wr_biten[0];
  assign _115_[0] = _014_[0] | _006_[7];
  assign _115_[1] = _014_[1] | _003_[2];
  assign _115_[2] = _014_[2] | _003_[1];
  assign _115_[3] = _014_[3] | _003_[0];
  assign _115_[4] = _014_[4] | _006_[3];
  assign _115_[5] = _014_[5] | _006_[2];
  assign _115_[6] = _014_[6] | _006_[1];
  assign _115_[7] = _014_[7] | _006_[0];
  assign _115_[8] = _014_[8] | _001_[7];
  assign _115_[9] = _014_[9] | _001_[6];
  assign _115_[10] = _014_[10] | _001_[5];
  assign _115_[11] = _014_[11] | _001_[4];
  assign _115_[12] = _014_[12] | _001_[3];
  assign _115_[13] = _014_[13] | _001_[2];
  assign _115_[14] = _014_[14] | _001_[1];
  assign _115_[15] = _014_[15] | _001_[0];
  assign _015_ = field_storage_r_reg_f0_value & _102_[7];
  assign _116_ = _015_ | _001_[3];
  assign cpuif_wr_ack = cpuif_req & cpuif_req_is_wr;
  assign cpuif_rd_ack = cpuif_req & _101_;
  assign _117_[4] = \readback_array[0] [4] | \readback_array[1] [4];
  assign _117_[12] = \readback_array[0] [12] | \readback_array[1] [12];
  assign _117_[13] = \readback_array[0] [13] | \readback_array[1] [13];
  assign _117_[14] = \readback_array[0] [14] | \readback_array[1] [14];
  assign _118_[0] = \readback_array[0] [0] | \readback_array[3] [0];
  assign _118_[1] = \readback_array[0] [1] | \readback_array[3] [1];
  assign _118_[2] = \readback_array[0] [2] | \readback_array[3] [2];
  assign _118_[3] = \readback_array[0] [3] | \readback_array[3] [3];
  assign _119_[0] = _118_[0] | \readback_array[4] [0];
  assign _119_[1] = _118_[1] | \readback_array[4] [1];
  assign _119_[2] = _118_[2] | \readback_array[4] [2];
  assign _119_[3] = _118_[3] | \readback_array[4] [3];
  assign _119_[4] = _117_[4] | \readback_array[4] [4];
  assign _119_[5] = \readback_array[0] [5] | \readback_array[4] [5];
  assign _119_[6] = \readback_array[0] [6] | \readback_array[4] [6];
  assign _119_[7] = \readback_array[0] [7] | \readback_array[4] [7];
  assign _119_[8] = \readback_array[1] [8] | \readback_array[4] [8];
  assign _119_[9] = \readback_array[1] [9] | \readback_array[4] [9];
  assign _119_[10] = \readback_array[1] [10] | \readback_array[4] [10];
  assign _119_[11] = \readback_array[1] [11] | \readback_array[4] [11];
  assign _119_[12] = _117_[12] | \readback_array[4] [12];
  assign _119_[13] = _117_[13] | \readback_array[4] [13];
  assign _119_[14] = _117_[14] | \readback_array[4] [14];
  assign _119_[15] = \readback_array[1] [15] | \readback_array[4] [15];
  assign _120_[0] = _119_[0] | \readback_array[5] [0];
  assign _120_[1] = _119_[1] | \readback_array[5] [1];
  assign _120_[2] = _119_[2] | \readback_array[5] [2];
  assign _120_[3] = _119_[3] | \readback_array[5] [3];
  assign _120_[4] = _119_[4] | \readback_array[5] [4];
  assign _120_[5] = _119_[5] | \readback_array[5] [5];
  assign _120_[6] = _119_[6] | \readback_array[5] [6];
  assign _120_[7] = _119_[7] | \readback_array[5] [7];
  assign _120_[12] = _119_[12] | \readback_array[5] [12];
  assign _120_[13] = _119_[13] | \readback_array[5] [13];
  assign _120_[14] = _119_[14] | \readback_array[5] [14];
  assign _121_[4] = _120_[4] | \readback_array[6] [4];
  assign _121_[8] = _119_[8] | \readback_array[6] [8];
  assign _121_[9] = _119_[9] | \readback_array[6] [9];
  assign _121_[10] = _119_[10] | \readback_array[6] [10];
  assign _121_[11] = _119_[11] | \readback_array[6] [11];
  assign _121_[12] = _120_[12] | \readback_array[6] [12];
  assign _121_[13] = _120_[13] | \readback_array[6] [13];
  assign _121_[14] = _120_[14] | \readback_array[6] [14];
  assign _121_[15] = _119_[15] | \readback_array[6] [15];
  assign _122_[0] = _120_[0] | \readback_array[8] [0];
  assign _122_[1] = _120_[1] | \readback_array[8] [1];
  assign _122_[2] = _120_[2] | \readback_array[8] [2];
  assign _122_[3] = _120_[3] | \readback_array[8] [3];
  assign _123_[0] = _122_[0] | \readback_array[9] [0];
  assign _123_[1] = _122_[1] | \readback_array[9] [1];
  assign _123_[2] = _122_[2] | \readback_array[9] [2];
  assign _123_[3] = _122_[3] | \readback_array[9] [3];
  assign _123_[4] = _121_[4] | \readback_array[9] [4];
  assign _123_[5] = _120_[5] | \readback_array[9] [5];
  assign _123_[6] = _120_[6] | \readback_array[9] [6];
  assign _123_[7] = _120_[7] | \readback_array[9] [7];
  assign _123_[8] = _121_[8] | \readback_array[9] [8];
  assign _123_[9] = _121_[9] | \readback_array[9] [9];
  assign _123_[10] = _121_[10] | \readback_array[9] [10];
  assign _123_[11] = _121_[11] | \readback_array[9] [11];
  assign _123_[12] = _121_[12] | \readback_array[9] [12];
  assign _123_[13] = _121_[13] | \readback_array[9] [13];
  assign _123_[14] = _121_[14] | \readback_array[9] [14];
  assign _123_[15] = _121_[15] | \readback_array[9] [15];
  assign _124_[12] = _123_[12] | \readback_array[10] [12];
  assign _124_[13] = _123_[13] | \readback_array[10] [13];
  assign _124_[14] = _123_[14] | \readback_array[10] [14];
  assign _124_[15] = _123_[15] | \readback_array[10] [15];
  assign _125_[0] = _123_[0] | \readback_array[11] [0];
  assign _125_[1] = _123_[1] | \readback_array[11] [1];
  assign _125_[2] = _123_[2] | \readback_array[11] [2];
  assign _125_[3] = _123_[3] | \readback_array[11] [3];
  assign _125_[4] = _123_[4] | \readback_array[11] [4];
  assign _125_[5] = _123_[5] | \readback_array[11] [5];
  assign _125_[6] = _123_[6] | \readback_array[11] [6];
  assign _125_[7] = _123_[7] | \readback_array[11] [7];
  assign _125_[8] = _123_[8] | \readback_array[11] [8];
  assign _125_[9] = _123_[9] | \readback_array[11] [9];
  assign _125_[10] = _123_[10] | \readback_array[11] [10];
  assign _125_[11] = _123_[11] | \readback_array[11] [11];
  assign _125_[12] = _124_[12] | \readback_array[11] [12];
  assign _125_[13] = _124_[13] | \readback_array[11] [13];
  assign _125_[14] = _124_[14] | \readback_array[11] [14];
  assign _126_[12] = _125_[12] | \readback_array[13] [12];
  assign _126_[13] = _125_[13] | \readback_array[13] [13];
  assign _126_[14] = _125_[14] | \readback_array[13] [14];
  assign _126_[15] = _124_[15] | \readback_array[13] [15];
  assign _127_[0] = _125_[0] | \readback_array[14] [0];
  assign _127_[1] = _125_[1] | \readback_array[14] [1];
  assign _127_[2] = _125_[2] | \readback_array[14] [2];
  assign _127_[3] = _125_[3] | \readback_array[14] [3];
  assign _127_[4] = _125_[4] | \readback_array[14] [4];
  assign _127_[5] = _125_[5] | \readback_array[14] [5];
  assign _127_[6] = _125_[6] | \readback_array[14] [6];
  assign _127_[7] = _125_[7] | \readback_array[14] [7];
  assign _127_[8] = _125_[8] | \readback_array[14] [8];
  assign _127_[9] = _125_[9] | \readback_array[14] [9];
  assign _127_[10] = _125_[10] | \readback_array[14] [10];
  assign _127_[11] = _125_[11] | \readback_array[14] [11];
  assign _127_[12] = _126_[12] | \readback_array[14] [12];
  assign _127_[13] = _126_[13] | \readback_array[14] [13];
  assign _127_[14] = _126_[14] | \readback_array[14] [14];
  assign _128_[12] = _127_[12] | \readback_array[16] [12];
  assign _128_[13] = _127_[13] | \readback_array[16] [13];
  assign _128_[14] = _127_[14] | \readback_array[16] [14];
  assign _128_[15] = _126_[15] | \readback_array[16] [15];
  assign _129_[0] = _127_[0] | \readback_array[17] [0];
  assign _129_[1] = _127_[1] | \readback_array[17] [1];
  assign _129_[2] = _127_[2] | \readback_array[17] [2];
  assign _129_[3] = _127_[3] | \readback_array[17] [3];
  assign _129_[4] = _127_[4] | \readback_array[17] [4];
  assign _129_[5] = _127_[5] | \readback_array[17] [5];
  assign _129_[6] = _127_[6] | \readback_array[17] [6];
  assign _129_[7] = _127_[7] | \readback_array[17] [7];
  assign _129_[8] = _127_[8] | \readback_array[17] [8];
  assign _129_[9] = _127_[9] | \readback_array[17] [9];
  assign _129_[10] = _127_[10] | \readback_array[17] [10];
  assign _129_[11] = _127_[11] | \readback_array[17] [11];
  assign _129_[12] = _128_[12] | \readback_array[17] [12];
  assign _129_[13] = _128_[13] | \readback_array[17] [13];
  assign _129_[14] = _128_[14] | \readback_array[17] [14];
  assign _129_[15] = _128_[15] | \readback_array[17] [15];
  assign _130_[0] = _129_[0] | \readback_array[18] [0];
  assign _130_[1] = _129_[1] | \readback_array[18] [1];
  assign s_apb_prdata[0] = _130_[0] | \readback_array[20] [0];
  assign _131_[1] = _130_[1] | \readback_array[20] [1];
  assign _131_[2] = _129_[2] | \readback_array[20] [2];
  assign _131_[3] = _129_[3] | \readback_array[20] [3];
  assign _131_[4] = _129_[4] | \readback_array[20] [4];
  assign _131_[5] = _129_[5] | \readback_array[20] [5];
  assign _131_[6] = _129_[6] | \readback_array[20] [6];
  assign s_apb_prdata[7] = _129_[7] | \readback_array[20] [7];
  assign s_apb_prdata[8] = _129_[8] | \readback_array[20] [8];
  assign _131_[9] = _129_[9] | \readback_array[20] [9];
  assign _131_[10] = _129_[10] | \readback_array[20] [10];
  assign _131_[11] = _129_[11] | \readback_array[20] [11];
  assign _131_[12] = _129_[12] | \readback_array[20] [12];
  assign _131_[13] = _129_[13] | \readback_array[20] [13];
  assign _131_[14] = _129_[14] | \readback_array[20] [14];
  assign s_apb_prdata[15] = _129_[15] | \readback_array[20] [15];
  assign _132_[3] = _131_[3] | \readback_array[21] [14];
  assign _132_[4] = _131_[4] | \readback_array[21] [14];
  assign _132_[5] = _131_[5] | \readback_array[21] [14];
  assign _132_[6] = _131_[6] | \readback_array[21] [14];
  assign _132_[9] = _131_[9] | \readback_array[21] [14];
  assign _132_[10] = _131_[10] | \readback_array[21] [14];
  assign _132_[12] = _131_[12] | \readback_array[21] [14];
  assign s_apb_prdata[14] = _131_[14] | \readback_array[21] [14];
  assign s_apb_prdata[2] = _131_[2] | \readback_array[22] [12];
  assign s_apb_prdata[4] = _132_[4] | \readback_array[22] [12];
  assign _133_[5] = _132_[5] | \readback_array[22] [12];
  assign _133_[9] = _132_[9] | \readback_array[22] [12];
  assign _133_[12] = _132_[12] | \readback_array[22] [12];
  assign _134_[3] = _132_[3] | \readback_array[23] [13];
  assign _134_[6] = _132_[6] | \readback_array[23] [13];
  assign _134_[10] = _132_[10] | \readback_array[23] [13];
  assign _134_[11] = _131_[11] | \readback_array[23] [13];
  assign s_apb_prdata[13] = _131_[13] | \readback_array[23] [13];
  assign s_apb_prdata[1] = _131_[1] | \readback_array[24] [12];
  assign s_apb_prdata[3] = _134_[3] | \readback_array[24] [12];
  assign s_apb_prdata[5] = _133_[5] | \readback_array[24] [12];
  assign s_apb_prdata[6] = _134_[6] | \readback_array[24] [12];
  assign s_apb_prdata[9] = _133_[9] | \readback_array[24] [12];
  assign s_apb_prdata[10] = _134_[10] | \readback_array[24] [12];
  assign s_apb_prdata[11] = _134_[11] | \readback_array[24] [12];
  assign s_apb_prdata[12] = _133_[12] | \readback_array[24] [12];
  assign _139_[1] = field_storage_counter_reg_f1_cnt_value[1] ^ field_storage_counter_reg_f1_cnt_value[0];
  assign _139_[2] = field_storage_counter_reg_f1_cnt_value[2] ^ _137_[1];
  assign _139_[3] = field_storage_counter_reg_f1_cnt_value[3] ^ _137_[2];
  assign _139_[4] = field_storage_counter_reg_f1_cnt_value[4] ^ _137_[3];
  assign _139_[5] = field_storage_counter_reg_f1_cnt_value[5] ^ _137_[4];
  assign _139_[6] = field_storage_counter_reg_f1_cnt_value[6] ^ _137_[5];
  assign _139_[7] = field_storage_counter_reg_f1_cnt_value[7] ^ _137_[6];
  assign _142_[1] = field_storage_counter_reg_f2_cnt_value[1] ^ field_storage_counter_reg_f2_cnt_value[0];
  assign _142_[2] = field_storage_counter_reg_f2_cnt_value[2] ^ _140_[1];
  assign _142_[3] = field_storage_counter_reg_f2_cnt_value[3] ^ _140_[2];
  assign _142_[4] = field_storage_counter_reg_f2_cnt_value[4] ^ _140_[3];
  assign _142_[5] = field_storage_counter_reg_f2_cnt_value[5] ^ _140_[4];
  assign _142_[6] = field_storage_counter_reg_f2_cnt_value[6] ^ _140_[5];
  assign _142_[7] = field_storage_counter_reg_f2_cnt_value[7] ^ _140_[6];
  assign _137_[1] = field_storage_counter_reg_f1_cnt_value[1] & field_storage_counter_reg_f1_cnt_value[0];
  assign _137_[3] = _143_ & _137_[1];
  assign _143_ = field_storage_counter_reg_f1_cnt_value[3] & field_storage_counter_reg_f1_cnt_value[2];
  assign _144_ = field_storage_counter_reg_f1_cnt_value[5] & field_storage_counter_reg_f1_cnt_value[4];
  assign _137_[5] = _144_ & _137_[3];
  assign _137_[2] = field_storage_counter_reg_f1_cnt_value[2] & _137_[1];
  assign _137_[4] = field_storage_counter_reg_f1_cnt_value[4] & _137_[3];
  assign _137_[6] = field_storage_counter_reg_f1_cnt_value[6] & _137_[5];
  assign _140_[1] = field_storage_counter_reg_f2_cnt_value[1] & field_storage_counter_reg_f2_cnt_value[0];
  assign _140_[3] = _145_ & _140_[1];
  assign _145_ = field_storage_counter_reg_f2_cnt_value[3] & field_storage_counter_reg_f2_cnt_value[2];
  assign _146_ = field_storage_counter_reg_f2_cnt_value[5] & field_storage_counter_reg_f2_cnt_value[4];
  assign _140_[5] = _146_ & _140_[3];
  assign _140_[2] = field_storage_counter_reg_f2_cnt_value[2] & _140_[1];
  assign _140_[4] = field_storage_counter_reg_f2_cnt_value[4] & _140_[3];
  assign _140_[6] = field_storage_counter_reg_f2_cnt_value[6] & _140_[5];
  assign decoded_reg_strb_rw_reg1[0] = cpuif_req & _065_;
  assign decoded_reg_strb_rw_reg1[2] = cpuif_req & _066_;
  assign decoded_reg_strb_rw_reg2[1] = cpuif_req & _067_;
  assign decoded_reg_strb_rw_reg2[3] = cpuif_req & _068_;
  assign decoded_reg_strb_rw_reg1_lsb0[0] = cpuif_req & _069_;
  assign _064_ = _040_ | cpuif_addr[5];
  assign _046_ = _025_ | cpuif_addr[5];
  assign _027_ = _026_[0] | _024_[1];
  assign _047_ = _027_ | cpuif_addr[5];
  assign _029_ = _028_[0] | _028_[1];
  assign _048_ = _029_ | _023_;
  assign _030_ = _024_[0] | _028_[1];
  assign _049_ = _030_ | _023_;
  assign _032_ = _031_[0] | _028_[1];
  assign _050_ = _032_ | _023_;
  assign _028_[1] = cpuif_addr[3] | cpuif_addr[4];
  assign _033_ = _026_[0] | _028_[1];
  assign _051_ = _033_ | _023_;
  assign _035_ = _028_[0] | _034_[1];
  assign _052_ = _035_ | _023_;
  assign _036_ = _024_[0] | _034_[1];
  assign _053_ = _036_ | _023_;
  assign _034_[1] = _020_ | cpuif_addr[4];
  assign _037_ = _026_[0] | _034_[1];
  assign _054_ = _037_ | _023_;
  assign _039_ = _028_[0] | _038_[1];
  assign _055_ = _039_ | _023_;
  assign _031_[0] = cpuif_addr[1] | _019_;
  assign _040_ = _031_[0] | _038_[1];
  assign _056_ = _040_ | _023_;
  assign _026_[0] = _021_ | _019_;
  assign _038_[1] = cpuif_addr[3] | _022_;
  assign _041_ = _026_[0] | _038_[1];
  assign _057_ = _041_ | _023_;
  assign _028_[0] = cpuif_addr[1] | cpuif_addr[2];
  assign _042_ = _028_[0] | _024_[1];
  assign _058_ = _042_ | _023_;
  assign _024_[0] = _021_ | cpuif_addr[2];
  assign _024_[1] = _020_ | _022_;
  assign _025_ = _024_[0] | _024_[1];
  assign _059_ = _025_ | _023_;
  assign field_combo_counter_reg_f1_cnt_load_next = decoded_reg_strb_r_reg2[0] | decoded_reg_strb_r_reg2[1];
  assign _016_ = s_apb_psel & _018_;
  assign _017_ = rst | is_active;
  assign _060_ = _032_ | cpuif_addr[5];
  assign _061_ = _036_ | cpuif_addr[5];
  assign _062_ = _037_ | cpuif_addr[5];
  assign _063_ = _039_ | cpuif_addr[5];
  assign _043_[1] = cpuif_addr[2] | cpuif_addr[3];
  assign _043_[2] = cpuif_addr[4] | cpuif_addr[5];
  assign _044_ = cpuif_addr[1] | _043_[1];
  assign _045_ = _044_ | _043_[2];
  assign _070_ = ~_064_;
  assign _071_ = ~_046_;
  assign _072_ = ~_047_;
  assign _073_ = ~_048_;
  assign _074_ = ~_049_;
  assign _075_ = ~_050_;
  assign _076_ = ~_051_;
  assign _077_ = ~_052_;
  assign _078_ = ~_053_;
  assign _079_ = ~_054_;
  assign _080_ = ~_055_;
  assign _081_ = ~_056_;
  assign _082_ = ~_057_;
  assign _083_ = ~_058_;
  assign _084_ = ~_059_;
  assign _101_ = ~cpuif_req_is_wr;
  assign _065_ = ~_045_;
  assign _066_ = ~_060_;
  assign _067_ = ~_061_;
  assign _068_ = ~_062_;
  assign _069_ = ~_063_;
  assign field_combo_rw_reg1_f1_load_next = decoded_reg_strb_rw_reg1[0] & cpuif_req_is_wr;
  assign field_combo_rw_reg1_f3_load_next = decoded_reg_strb_rw_reg1[2] & cpuif_req_is_wr;
  assign field_combo_rw_reg2_f1_load_next = decoded_reg_strb_rw_reg2[1] & cpuif_req_is_wr;
  assign field_combo_rw_reg2_f2_load_next = decoded_reg_strb_rw_reg2[3] & cpuif_req_is_wr;
  assign field_combo_rw_reg1_lsb0_f1_load_next = decoded_reg_strb_rw_reg1_lsb0[0] & cpuif_req_is_wr;
  assign field_combo_rw_reg1_lsb0_f3_load_next = decoded_reg_strb_rw_reg1_lsb0[2] & cpuif_req_is_wr;
  assign field_combo_rw_reg2_lsb0_f1_load_next = decoded_reg_strb_rw_reg2_lsb0[1] & cpuif_req_is_wr;
  assign field_combo_rw_reg2_lsb0_f2_load_next = decoded_reg_strb_rw_reg2_lsb0[3] & cpuif_req_is_wr;
  assign field_combo_r_reg_f0_load_next = decoded_reg_strb_r_reg[0] & cpuif_req_is_wr;
  assign _085_ = decoded_reg_strb_rw_reg1[0] & _101_;
  assign _086_ = decoded_reg_strb_rw_reg1[2] & _101_;
  assign _087_ = decoded_reg_strb_rw_reg2[1] & _101_;
  assign _088_ = decoded_reg_strb_rw_reg2[3] & _101_;
  assign _089_ = decoded_reg_strb_rw_reg1_lsb0[0] & _101_;
  assign _090_ = decoded_reg_strb_rw_reg1_lsb0[2] & _101_;
  assign _091_ = decoded_reg_strb_rw_reg2_lsb0[1] & _101_;
  assign _092_ = decoded_reg_strb_rw_reg2_lsb0[3] & _101_;
  assign _093_ = decoded_reg_strb_r_reg[0] & _101_;
  assign _094_ = decoded_reg_strb_r_reg[1] & _101_;
  assign _095_ = decoded_reg_strb_r_reg_lsb0[0] & _101_;
  assign _096_ = decoded_reg_strb_r_reg_lsb0[1] & _101_;
  assign _097_ = decoded_reg_strb_r_reg2[0] & _101_;
  assign _098_ = decoded_reg_strb_r_reg2[1] & _101_;
  assign _099_ = field_combo_counter_reg_f2_cnt_load_next & _101_;
  assign _100_ = decoded_reg_strb_counter_reg & _101_;
  assign \readback_array[21] [14] = decoded_reg_strb_r_reg3[0] & _101_;
  assign \readback_array[22] [12] = decoded_reg_strb_r_reg3[1] & _101_;
  assign \readback_array[23] [13] = decoded_reg_strb_r_reg4[0] & _101_;
  assign \readback_array[24] [12] = decoded_reg_strb_r_reg4[1] & _101_;
  assign s_apb_pready = cpuif_rd_ack | cpuif_wr_ack;
  assign \readback_array[0] [0] = _085_ ? field_storage_rw_reg1_f1_value[0] : 1'h0;
  assign \readback_array[0] [1] = _085_ ? field_storage_rw_reg1_f1_value[1] : 1'h0;
  assign \readback_array[0] [2] = _085_ ? field_storage_rw_reg1_f1_value[2] : 1'h0;
  assign \readback_array[0] [3] = _085_ ? field_storage_rw_reg1_f1_value[3] : 1'h0;
  assign \readback_array[0] [4] = _085_ ? field_storage_rw_reg1_f1_value[4] : 1'h0;
  assign \readback_array[0] [5] = _085_ ? field_storage_rw_reg1_f1_value[5] : 1'h0;
  assign \readback_array[0] [6] = _085_ ? field_storage_rw_reg1_f1_value[6] : 1'h0;
  assign \readback_array[0] [7] = _085_ ? field_storage_rw_reg1_f1_value[7] : 1'h0;
  assign \readback_array[0] [12] = _085_ ? field_storage_rw_reg1_f2_value[0] : 1'h0;
  assign \readback_array[0] [13] = _085_ ? field_storage_rw_reg1_f2_value[1] : 1'h0;
  assign \readback_array[0] [14] = _085_ ? field_storage_rw_reg1_f2_value[2] : 1'h0;
  assign \readback_array[1] [4] = _086_ ? field_storage_rw_reg1_f3_value : 1'h0;
  assign \readback_array[1] [8] = _086_ ? field_storage_rw_reg1_f4_value[0] : 1'h0;
  assign \readback_array[1] [9] = _086_ ? field_storage_rw_reg1_f4_value[1] : 1'h0;
  assign \readback_array[1] [10] = _086_ ? field_storage_rw_reg1_f4_value[2] : 1'h0;
  assign \readback_array[1] [11] = _086_ ? field_storage_rw_reg1_f4_value[3] : 1'h0;
  assign \readback_array[1] [12] = _086_ ? field_storage_rw_reg1_f4_value[4] : 1'h0;
  assign \readback_array[1] [13] = _086_ ? field_storage_rw_reg1_f4_value[5] : 1'h0;
  assign \readback_array[1] [14] = _086_ ? field_storage_rw_reg1_f4_value[6] : 1'h0;
  assign \readback_array[1] [15] = _086_ ? field_storage_rw_reg1_f4_value[7] : 1'h0;
  assign \readback_array[3] [0] = _087_ ? field_storage_rw_reg2_f1_value[0] : 1'h0;
  assign \readback_array[3] [1] = _087_ ? field_storage_rw_reg2_f1_value[1] : 1'h0;
  assign \readback_array[3] [2] = _087_ ? field_storage_rw_reg2_f1_value[2] : 1'h0;
  assign \readback_array[3] [3] = _087_ ? field_storage_rw_reg2_f1_value[3] : 1'h0;
  assign \readback_array[4] [0] = _088_ ? field_storage_rw_reg2_f2_value[0] : 1'h0;
  assign \readback_array[4] [1] = _088_ ? field_storage_rw_reg2_f2_value[1] : 1'h0;
  assign \readback_array[4] [2] = _088_ ? field_storage_rw_reg2_f2_value[2] : 1'h0;
  assign \readback_array[4] [3] = _088_ ? field_storage_rw_reg2_f2_value[3] : 1'h0;
  assign \readback_array[4] [4] = _088_ ? field_storage_rw_reg2_f2_value[4] : 1'h0;
  assign \readback_array[4] [5] = _088_ ? field_storage_rw_reg2_f2_value[5] : 1'h0;
  assign \readback_array[4] [6] = _088_ ? field_storage_rw_reg2_f2_value[6] : 1'h0;
  assign \readback_array[4] [7] = _088_ ? field_storage_rw_reg2_f2_value[7] : 1'h0;
  assign \readback_array[4] [8] = _088_ ? field_storage_rw_reg2_f2_value[8] : 1'h0;
  assign \readback_array[4] [9] = _088_ ? field_storage_rw_reg2_f2_value[9] : 1'h0;
  assign \readback_array[4] [10] = _088_ ? field_storage_rw_reg2_f2_value[10] : 1'h0;
  assign \readback_array[4] [11] = _088_ ? field_storage_rw_reg2_f2_value[11] : 1'h0;
  assign \readback_array[4] [12] = _088_ ? field_storage_rw_reg2_f2_value[12] : 1'h0;
  assign \readback_array[4] [13] = _088_ ? field_storage_rw_reg2_f2_value[13] : 1'h0;
  assign \readback_array[4] [14] = _088_ ? field_storage_rw_reg2_f2_value[14] : 1'h0;
  assign \readback_array[4] [15] = _088_ ? field_storage_rw_reg2_f2_value[15] : 1'h0;
  assign \readback_array[5] [0] = _089_ ? field_storage_rw_reg1_lsb0_f1_value[7] : 1'h0;
  assign \readback_array[5] [1] = _089_ ? field_storage_rw_reg1_lsb0_f1_value[6] : 1'h0;
  assign \readback_array[5] [2] = _089_ ? field_storage_rw_reg1_lsb0_f1_value[5] : 1'h0;
  assign \readback_array[5] [3] = _089_ ? field_storage_rw_reg1_lsb0_f1_value[4] : 1'h0;
  assign \readback_array[5] [4] = _089_ ? field_storage_rw_reg1_lsb0_f1_value[3] : 1'h0;
  assign \readback_array[5] [5] = _089_ ? field_storage_rw_reg1_lsb0_f1_value[2] : 1'h0;
  assign \readback_array[5] [6] = _089_ ? field_storage_rw_reg1_lsb0_f1_value[1] : 1'h0;
  assign \readback_array[5] [7] = _089_ ? field_storage_rw_reg1_lsb0_f1_value[0] : 1'h0;
  assign \readback_array[5] [12] = _089_ ? field_storage_rw_reg1_lsb0_f2_value[2] : 1'h0;
  assign \readback_array[5] [13] = _089_ ? field_storage_rw_reg1_lsb0_f2_value[1] : 1'h0;
  assign \readback_array[5] [14] = _089_ ? field_storage_rw_reg1_lsb0_f2_value[0] : 1'h0;
  assign \readback_array[6] [4] = _090_ ? field_storage_rw_reg1_lsb0_f3_value : 1'h0;
  assign \readback_array[6] [8] = _090_ ? field_storage_rw_reg1_lsb0_f4_value[7] : 1'h0;
  assign \readback_array[6] [9] = _090_ ? field_storage_rw_reg1_lsb0_f4_value[6] : 1'h0;
  assign \readback_array[6] [10] = _090_ ? field_storage_rw_reg1_lsb0_f4_value[5] : 1'h0;
  assign \readback_array[6] [11] = _090_ ? field_storage_rw_reg1_lsb0_f4_value[4] : 1'h0;
  assign \readback_array[6] [12] = _090_ ? field_storage_rw_reg1_lsb0_f4_value[3] : 1'h0;
  assign \readback_array[6] [13] = _090_ ? field_storage_rw_reg1_lsb0_f4_value[2] : 1'h0;
  assign \readback_array[6] [14] = _090_ ? field_storage_rw_reg1_lsb0_f4_value[1] : 1'h0;
  assign \readback_array[6] [15] = _090_ ? field_storage_rw_reg1_lsb0_f4_value[0] : 1'h0;
  assign \readback_array[8] [0] = _091_ ? field_storage_rw_reg2_lsb0_f1_value[3] : 1'h0;
  assign \readback_array[8] [1] = _091_ ? field_storage_rw_reg2_lsb0_f1_value[2] : 1'h0;
  assign \readback_array[8] [2] = _091_ ? field_storage_rw_reg2_lsb0_f1_value[1] : 1'h0;
  assign \readback_array[8] [3] = _091_ ? field_storage_rw_reg2_lsb0_f1_value[0] : 1'h0;
  assign \readback_array[9] [0] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[15] : 1'h0;
  assign \readback_array[9] [1] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[14] : 1'h0;
  assign \readback_array[9] [2] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[13] : 1'h0;
  assign \readback_array[9] [3] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[12] : 1'h0;
  assign \readback_array[9] [4] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[11] : 1'h0;
  assign \readback_array[9] [5] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[10] : 1'h0;
  assign \readback_array[9] [6] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[9] : 1'h0;
  assign \readback_array[9] [7] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[8] : 1'h0;
  assign \readback_array[9] [8] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[7] : 1'h0;
  assign \readback_array[9] [9] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[6] : 1'h0;
  assign \readback_array[9] [10] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[5] : 1'h0;
  assign \readback_array[9] [11] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[4] : 1'h0;
  assign \readback_array[9] [12] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[3] : 1'h0;
  assign \readback_array[9] [13] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[2] : 1'h0;
  assign \readback_array[9] [14] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[1] : 1'h0;
  assign \readback_array[9] [15] = _092_ ? field_storage_rw_reg2_lsb0_f2_value[0] : 1'h0;
  assign \readback_array[10] [12] = _093_ ? hwif_in_r_reg_f1[0] : 1'h0;
  assign \readback_array[10] [13] = _093_ ? hwif_in_r_reg_f1[1] : 1'h0;
  assign \readback_array[10] [14] = _093_ ? hwif_in_r_reg_f1[2] : 1'h0;
  assign \readback_array[10] [15] = _093_ ? hwif_in_r_reg_f1[3] : 1'h0;
  assign \readback_array[11] [0] = _094_ ? hwif_in_r_reg_f1[4] : 1'h0;
  assign \readback_array[11] [1] = _094_ ? hwif_in_r_reg_f1[5] : 1'h0;
  assign \readback_array[11] [2] = _094_ ? hwif_in_r_reg_f1[6] : 1'h0;
  assign \readback_array[11] [3] = _094_ ? hwif_in_r_reg_f1[7] : 1'h0;
  assign \readback_array[11] [4] = _094_ ? hwif_in_r_reg_f2[0] : 1'h0;
  assign \readback_array[11] [5] = _094_ ? hwif_in_r_reg_f2[1] : 1'h0;
  assign \readback_array[11] [6] = _094_ ? hwif_in_r_reg_f2[2] : 1'h0;
  assign \readback_array[11] [7] = _094_ ? hwif_in_r_reg_f2[3] : 1'h0;
  assign \readback_array[11] [8] = _094_ ? hwif_in_r_reg_f2[4] : 1'h0;
  assign \readback_array[11] [9] = _094_ ? hwif_in_r_reg_f2[5] : 1'h0;
  assign \readback_array[11] [10] = _094_ ? hwif_in_r_reg_f2[6] : 1'h0;
  assign \readback_array[11] [11] = _094_ ? hwif_in_r_reg_f2[7] : 1'h0;
  assign \readback_array[11] [12] = _094_ ? hwif_in_r_reg_f2[8] : 1'h0;
  assign \readback_array[11] [13] = _094_ ? hwif_in_r_reg_f2[9] : 1'h0;
  assign \readback_array[11] [14] = _094_ ? hwif_in_r_reg_f2[10] : 1'h0;
  assign \readback_array[13] [12] = _095_ ? hwif_in_r_reg_lsb0_f1[7] : 1'h0;
  assign \readback_array[13] [13] = _095_ ? hwif_in_r_reg_lsb0_f1[6] : 1'h0;
  assign \readback_array[13] [14] = _095_ ? hwif_in_r_reg_lsb0_f1[5] : 1'h0;
  assign \readback_array[13] [15] = _095_ ? hwif_in_r_reg_lsb0_f1[4] : 1'h0;
  assign \readback_array[14] [0] = _096_ ? hwif_in_r_reg_lsb0_f1[3] : 1'h0;
  assign \readback_array[14] [1] = _096_ ? hwif_in_r_reg_lsb0_f1[2] : 1'h0;
  assign \readback_array[14] [2] = _096_ ? hwif_in_r_reg_lsb0_f1[1] : 1'h0;
  assign \readback_array[14] [3] = _096_ ? hwif_in_r_reg_lsb0_f1[0] : 1'h0;
  assign \readback_array[14] [4] = _096_ ? hwif_in_r_reg_lsb0_f2[10] : 1'h0;
  assign \readback_array[14] [5] = _096_ ? hwif_in_r_reg_lsb0_f2[9] : 1'h0;
  assign \readback_array[14] [6] = _096_ ? hwif_in_r_reg_lsb0_f2[8] : 1'h0;
  assign \readback_array[14] [7] = _096_ ? hwif_in_r_reg_lsb0_f2[7] : 1'h0;
  assign \readback_array[14] [8] = _096_ ? hwif_in_r_reg_lsb0_f2[6] : 1'h0;
  assign \readback_array[14] [9] = _096_ ? hwif_in_r_reg_lsb0_f2[5] : 1'h0;
  assign \readback_array[14] [10] = _096_ ? hwif_in_r_reg_lsb0_f2[4] : 1'h0;
  assign \readback_array[14] [11] = _096_ ? hwif_in_r_reg_lsb0_f2[3] : 1'h0;
  assign \readback_array[14] [12] = _096_ ? hwif_in_r_reg_lsb0_f2[2] : 1'h0;
  assign \readback_array[14] [13] = _096_ ? hwif_in_r_reg_lsb0_f2[1] : 1'h0;
  assign \readback_array[14] [14] = _096_ ? hwif_in_r_reg_lsb0_f2[0] : 1'h0;
  assign \readback_array[16] [12] = _097_ ? hwif_in_r_reg2_f1[0] : 1'h0;
  assign \readback_array[16] [13] = _097_ ? hwif_in_r_reg2_f1[1] : 1'h0;
  assign \readback_array[16] [14] = _097_ ? hwif_in_r_reg2_f1[2] : 1'h0;
  assign \readback_array[16] [15] = _097_ ? hwif_in_r_reg2_f1[3] : 1'h0;
  assign \readback_array[17] [0] = _098_ ? hwif_in_r_reg2_f1[4] : 1'h0;
  assign \readback_array[17] [1] = _098_ ? hwif_in_r_reg2_f1[5] : 1'h0;
  assign \readback_array[17] [2] = _098_ ? hwif_in_r_reg2_f1[6] : 1'h0;
  assign \readback_array[17] [3] = _098_ ? hwif_in_r_reg2_f1[7] : 1'h0;
  assign \readback_array[17] [4] = _098_ ? hwif_in_r_reg2_f1[8] : 1'h0;
  assign \readback_array[17] [5] = _098_ ? hwif_in_r_reg2_f1[9] : 1'h0;
  assign \readback_array[17] [6] = _098_ ? hwif_in_r_reg2_f1[10] : 1'h0;
  assign \readback_array[17] [7] = _098_ ? hwif_in_r_reg2_f1[11] : 1'h0;
  assign \readback_array[17] [8] = _098_ ? hwif_in_r_reg2_f1[12] : 1'h0;
  assign \readback_array[17] [9] = _098_ ? hwif_in_r_reg2_f1[13] : 1'h0;
  assign \readback_array[17] [10] = _098_ ? hwif_in_r_reg2_f1[14] : 1'h0;
  assign \readback_array[17] [11] = _098_ ? hwif_in_r_reg2_f1[15] : 1'h0;
  assign \readback_array[17] [12] = _098_ ? hwif_in_r_reg2_f1[16] : 1'h0;
  assign \readback_array[17] [13] = _098_ ? hwif_in_r_reg2_f1[17] : 1'h0;
  assign \readback_array[17] [14] = _098_ ? hwif_in_r_reg2_f1[18] : 1'h0;
  assign \readback_array[17] [15] = _098_ ? hwif_in_r_reg2_f1[19] : 1'h0;
  assign \readback_array[18] [0] = _099_ ? hwif_in_r_reg2_f2[0] : 1'h0;
  assign \readback_array[18] [1] = _099_ ? hwif_in_r_reg2_f2[1] : 1'h0;
  assign \readback_array[20] [0] = _100_ ? field_storage_counter_reg_f1_cnt_value[0] : 1'h0;
  assign \readback_array[20] [1] = _100_ ? field_storage_counter_reg_f1_cnt_value[1] : 1'h0;
  assign \readback_array[20] [2] = _100_ ? field_storage_counter_reg_f1_cnt_value[2] : 1'h0;
  assign \readback_array[20] [3] = _100_ ? field_storage_counter_reg_f1_cnt_value[3] : 1'h0;
  assign \readback_array[20] [4] = _100_ ? field_storage_counter_reg_f1_cnt_value[4] : 1'h0;
  assign \readback_array[20] [5] = _100_ ? field_storage_counter_reg_f1_cnt_value[5] : 1'h0;
  assign \readback_array[20] [6] = _100_ ? field_storage_counter_reg_f1_cnt_value[6] : 1'h0;
  assign \readback_array[20] [7] = _100_ ? field_storage_counter_reg_f1_cnt_value[7] : 1'h0;
  assign \readback_array[20] [8] = _100_ ? field_storage_counter_reg_f2_cnt_value[0] : 1'h0;
  assign \readback_array[20] [9] = _100_ ? field_storage_counter_reg_f2_cnt_value[1] : 1'h0;
  assign \readback_array[20] [10] = _100_ ? field_storage_counter_reg_f2_cnt_value[2] : 1'h0;
  assign \readback_array[20] [11] = _100_ ? field_storage_counter_reg_f2_cnt_value[3] : 1'h0;
  assign \readback_array[20] [12] = _100_ ? field_storage_counter_reg_f2_cnt_value[4] : 1'h0;
  assign \readback_array[20] [13] = _100_ ? field_storage_counter_reg_f2_cnt_value[5] : 1'h0;
  assign \readback_array[20] [14] = _100_ ? field_storage_counter_reg_f2_cnt_value[6] : 1'h0;
  assign \readback_array[20] [15] = _100_ ? field_storage_counter_reg_f2_cnt_value[7] : 1'h0;
  assign _135_ = ~s_apb_pready;
  assign _136_ = is_active ? _135_ : s_apb_psel;
  assign _103_[2] = ~cpuif_wr_biten[12];
  assign _102_[7] = ~cpuif_wr_biten[0];
  assign _018_ = ~is_active;
  assign _006_[6:4] = _003_;
  assign _026_[1] = _024_[1];
  assign _031_[1] = _028_[1];
  assign _034_[0] = _028_[0];
  assign _038_[0] = _028_[0];
  assign _043_[0] = cpuif_addr[1];
  assign _102_[6:0] = { _102_[7], _102_[7], _102_[7], _102_[7], _102_[7], _102_[7], _102_[7] };
  assign _103_[1:0] = { _103_[2], _103_[2] };
  assign { _117_[15], _117_[11:5], _117_[3:0] } = { \readback_array[1] [15], \readback_array[1] [11:8], \readback_array[0] [7:5], \readback_array[0] [3:0] };
  assign _118_[15:4] = { \readback_array[1] [15], _117_[14:12], \readback_array[1] [11:8], \readback_array[0] [7:5], _117_[4] };
  assign { _120_[15], _120_[11:8] } = { _119_[15], _119_[11:8] };
  assign { _121_[7:5], _121_[3:0] } = { _120_[7:5], _120_[3:0] };
  assign _122_[15:4] = { _121_[15:8], _120_[7:5], _121_[4] };
  assign _124_[11:0] = _123_[11:0];
  assign _125_[15] = _124_[15];
  assign _126_[11:0] = _125_[11:0];
  assign _127_[15] = _126_[15];
  assign _128_[11:0] = _127_[11:0];
  assign _130_[15:2] = _129_[15:2];
  assign { _131_[15], _131_[8:7], _131_[0] } = { s_apb_prdata[15], s_apb_prdata[8:7], s_apb_prdata[0] };
  assign { _132_[15:13], _132_[11], _132_[8:7], _132_[2:0] } = { s_apb_prdata[15:14], _131_[13], _131_[11], s_apb_prdata[8:7], _131_[2:1], s_apb_prdata[0] };
  assign { _133_[15:13], _133_[11:10], _133_[8:6], _133_[4:0] } = { s_apb_prdata[15:14], _131_[13], _131_[11], _132_[10], s_apb_prdata[8:7], _132_[6], s_apb_prdata[4], _132_[3], s_apb_prdata[2], _131_[1], s_apb_prdata[0] };
  assign { _134_[15:12], _134_[9:7], _134_[5:4], _134_[2:0] } = { s_apb_prdata[15:13], _133_[12], _133_[9], s_apb_prdata[8:7], _133_[5], s_apb_prdata[4], s_apb_prdata[2], _131_[1], s_apb_prdata[0] };
  assign _137_[0] = field_storage_counter_reg_f1_cnt_value[0];
  assign _138_[7:1] = field_storage_counter_reg_f1_cnt_value[7:1];
  assign _139_[0] = _138_[0];
  assign _140_[0] = field_storage_counter_reg_f2_cnt_value[0];
  assign _141_[7:1] = field_storage_counter_reg_f2_cnt_value[7:1];
  assign _142_[0] = _141_[0];
  assign cpuif_addr[0] = 1'h0;
  assign cpuif_rd_data = s_apb_prdata;
  assign cpuif_rd_err = 1'h0;
  assign cpuif_req_masked = cpuif_req;
  assign cpuif_req_stall_rd = 1'h0;
  assign cpuif_req_stall_wr = 1'h0;
  assign { cpuif_wr_biten[15:13], cpuif_wr_biten[11:1] } = { cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0] };
  assign cpuif_wr_err = 1'h0;
  assign decoded_reg_strb_r_reg2[3] = field_combo_counter_reg_f2_cnt_load_next;
  assign decoded_req = cpuif_req;
  assign decoded_req_is_wr = cpuif_req_is_wr;
  assign decoded_wr_biten = { cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0] };
  assign decoded_wr_biten_bswap = { cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[0], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12], cpuif_wr_biten[12] };
  assign decoded_wr_data = cpuif_wr_data;
  assign decoded_wr_data_bswap = { cpuif_wr_data[0], cpuif_wr_data[1], cpuif_wr_data[2], cpuif_wr_data[3], cpuif_wr_data[4], cpuif_wr_data[5], cpuif_wr_data[6], cpuif_wr_data[7], cpuif_wr_data[8], cpuif_wr_data[9], cpuif_wr_data[10], cpuif_wr_data[11], cpuif_wr_data[12], cpuif_wr_data[13], cpuif_wr_data[14], cpuif_wr_data[15] };
  assign field_combo_rw_reg1_f2_load_next = field_combo_rw_reg1_f1_load_next;
  assign field_combo_rw_reg1_f4_load_next = field_combo_rw_reg1_f3_load_next;
  assign field_combo_rw_reg1_lsb0_f2_load_next = field_combo_rw_reg1_lsb0_f1_load_next;
  assign field_combo_rw_reg1_lsb0_f4_load_next = field_combo_rw_reg1_lsb0_f3_load_next;
  assign hwif_out_r_reg3_f1 = 32'd305419896;
  assign hwif_out_r_reg4_f1 = 32'd305419896;
  assign hwif_out_r_reg_f0 = field_storage_r_reg_f0_value;
  assign hwif_out_rw_reg1_f1 = field_storage_rw_reg1_f1_value;
  assign hwif_out_rw_reg1_f2 = field_storage_rw_reg1_f2_value;
  assign hwif_out_rw_reg1_f3 = field_storage_rw_reg1_f3_value;
  assign hwif_out_rw_reg1_f4 = field_storage_rw_reg1_f4_value;
  assign hwif_out_rw_reg1_lsb0_f1 = field_storage_rw_reg1_lsb0_f1_value;
  assign hwif_out_rw_reg1_lsb0_f2 = field_storage_rw_reg1_lsb0_f2_value;
  assign hwif_out_rw_reg1_lsb0_f3 = field_storage_rw_reg1_lsb0_f3_value;
  assign hwif_out_rw_reg1_lsb0_f4 = field_storage_rw_reg1_lsb0_f4_value;
  assign hwif_out_rw_reg2_f1 = field_storage_rw_reg2_f1_value;
  assign hwif_out_rw_reg2_f2 = field_storage_rw_reg2_f2_value;
  assign hwif_out_rw_reg2_lsb0_f1 = field_storage_rw_reg2_lsb0_f1_value;
  assign hwif_out_rw_reg2_lsb0_f2 = field_storage_rw_reg2_lsb0_f2_value;
  assign { \readback_array[0] [15], \readback_array[0] [11:8] } = 5'h00;
  assign \readback_array[10] [11:0] = 12'h000;
  assign \readback_array[11] [15] = 1'h0;
  assign \readback_array[12]  = 16'h0000;
  assign \readback_array[13] [11:0] = 12'h000;
  assign \readback_array[14] [15] = 1'h0;
  assign \readback_array[15]  = 16'h0000;
  assign \readback_array[16] [11:0] = 12'h000;
  assign \readback_array[18] [15:2] = 14'h0000;
  assign \readback_array[19]  = 16'h0000;
  assign { \readback_array[1] [7:5], \readback_array[1] [3:0] } = 7'h00;
  assign { \readback_array[21] [15], \readback_array[21] [13:0] } = { 2'h0, \readback_array[21] [14], 1'h0, \readback_array[21] [14], \readback_array[21] [14], 2'h0, \readback_array[21] [14], \readback_array[21] [14], \readback_array[21] [14], \readback_array[21] [14], 3'h0 };
  assign { \readback_array[22] [15:13], \readback_array[22] [11:0] } = { 5'h00, \readback_array[22] [12], 3'h0, \readback_array[22] [12], \readback_array[22] [12], 1'h0, \readback_array[22] [12], 2'h0 };
  assign { \readback_array[23] [15:14], \readback_array[23] [12:0] } = { 3'h0, \readback_array[23] [13], \readback_array[23] [13], 3'h0, \readback_array[23] [13], 2'h0, \readback_array[23] [13], 3'h0 };
  assign { \readback_array[24] [15:13], \readback_array[24] [11:0] } = { 3'h0, \readback_array[24] [12], \readback_array[24] [12], \readback_array[24] [12], 2'h0, \readback_array[24] [12], \readback_array[24] [12], 1'h0, \readback_array[24] [12], 1'h0, \readback_array[24] [12], 1'h0 };
  assign \readback_array[2]  = 16'h0000;
  assign \readback_array[3] [15:4] = 12'h000;
  assign { \readback_array[5] [15], \readback_array[5] [11:8] } = 5'h00;
  assign { \readback_array[6] [7:5], \readback_array[6] [3:0] } = 7'h00;
  assign \readback_array[7]  = 16'h0000;
  assign \readback_array[8] [15:4] = 12'h000;
  assign readback_data = s_apb_prdata;
  assign readback_done = cpuif_rd_ack;
  assign readback_err = 1'h0;
  assign readback_external_rd_ack = 1'h0;
  assign s_apb_pslverr = 1'h0;
endmodule
