Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/John/Desktop/ENSIMAG/VHDL/RMVO/main_integration_test_isim_beh.exe -prj C:/Users/John/Desktop/ENSIMAG/VHDL/RMVO/main_integration_test_beh.prj work.main_integration_test 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/John/Desktop/ENSIMAG/VHDL/RMVO/target.vhd" into library work
Parsing VHDL file "C:/Users/John/Desktop/ENSIMAG/VHDL/RMVO/device.vhd" into library work
Parsing VHDL file "C:/Users/John/Desktop/ENSIMAG/VHDL/RMVO/config.vhd" into library work
Parsing VHDL file "C:/Users/John/Desktop/ENSIMAG/VHDL/RMVO/data_memory.vhd" into library work
Parsing VHDL file "C:/Users/John/Desktop/ENSIMAG/VHDL/RMVO/main.vhd" into library work
Parsing VHDL file "C:/Users/John/Desktop/ENSIMAG/VHDL/RMVO/main_integration_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package target
Compiling package device
Compiling package config
Compiling architecture behavioral of entity data_memory [data_memory_default]
Compiling architecture behavioral of entity main [main_default]
Compiling architecture behavior of entity main_integration_test
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/John/Desktop/ENSIMAG/VHDL/RMVO/main_integration_test_isim_beh.exe
Fuse Memory Usage: 36724 KB
Fuse CPU Usage: 1044 ms
