<profile>

<section name = "Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_79_2'" level="0">
<item name = "Date">Mon May 13 18:48:16 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">receiver</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.124 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">99, 99, 0.792 us, 0.792 us, 99, 99, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_79_2">97, 97, 3, 1, 1, 96, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 62, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln79_fu_98_p2">+, 0, 0, 14, 7, 2</column>
<column name="icmp_ln79_fu_92_p2">icmp, 0, 0, 14, 7, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 7, 14</column>
<column name="i_1_fu_30">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="delay_line_I_load_reg_146">18, 0, 18, 0</column>
<column name="delay_line_Q_load_reg_151">18, 0, 18, 0</column>
<column name="i_1_fu_30">7, 0, 7, 0</column>
<column name="i_reg_127">7, 0, 7, 0</column>
<column name="i_reg_127_pp0_iter1_reg">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_79_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_79_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_79_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_79_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_79_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_79_2, return value</column>
<column name="delay_line_I_address0">out, 7, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_ce0">out, 1, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_we0">out, 1, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_d0">out, 18, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_address1">out, 7, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_ce1">out, 1, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_q1">in, 18, ap_memory, delay_line_I, array</column>
<column name="delay_line_Q_address0">out, 7, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_ce0">out, 1, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_we0">out, 1, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_d0">out, 18, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_address1">out, 7, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_ce1">out, 1, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_q1">in, 18, ap_memory, delay_line_Q, array</column>
</table>
</item>
</section>
</profile>
