
eDP-Adapter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015278  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000025c  08015338  08015338  00016338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015594  08015594  000172bc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08015594  08015594  000172bc  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08015594  08015594  000172bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015594  08015594  00016594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015598  08015598  00016598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002bc  20000000  0801559c  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000050c0  200002bc  08015858  000172bc  2**2
                  ALLOC
 10 ._user_heap_stack 00001e04  2000537c  08015858  0001737c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000172bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028e59  00000000  00000000  000172ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000659f  00000000  00000000  00040143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002620  00000000  00000000  000466e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d16  00000000  00000000  00048d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000af59  00000000  00000000  0004aa1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c94f  00000000  00000000  00055977  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4e5e  00000000  00000000  000822c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000041e7  00000000  00000000  00167124  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  0000033c  00000000  00000000  0016b30b  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000024  00000000  00000000  0016b648  2**2
                  CONTENTS, READONLY
 22 .debug_frame  00009d40  00000000  00000000  0016b66c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000058  00000000  00000000  001753ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002bc 	.word	0x200002bc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08015320 	.word	0x08015320

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002c0 	.word	0x200002c0
 8000104:	08015320 	.word	0x08015320

08000108 <USBPD_CAD_Init>:
 8000108:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	0015      	movs	r5, r2
 800010e:	001e      	movs	r6, r3
 8000110:	2400      	movs	r4, #0
 8000112:	4668      	mov	r0, sp
 8000114:	7a00      	ldrb	r0, [r0, #8]
 8000116:	2803      	cmp	r0, #3
 8000118:	d301      	bcc.n	800011e <USBPD_CAD_Init+0x16>
 800011a:	2401      	movs	r4, #1
 800011c:	e01f      	b.n	800015e <USBPD_CAD_Init+0x56>
 800011e:	9100      	str	r1, [sp, #0]
 8000120:	2900      	cmp	r1, #0
 8000122:	d101      	bne.n	8000128 <USBPD_CAD_Init+0x20>
 8000124:	2402      	movs	r4, #2
 8000126:	e01a      	b.n	800015e <USBPD_CAD_Init+0x56>
 8000128:	200c      	movs	r0, #12
 800012a:	f014 ff89 	bl	8015040 <malloc>
 800012e:	0007      	movs	r7, r0
 8000130:	d101      	bne.n	8000136 <USBPD_CAD_Init+0x2e>
 8000132:	2403      	movs	r4, #3
 8000134:	e013      	b.n	800015e <USBPD_CAD_Init+0x56>
 8000136:	210c      	movs	r1, #12
 8000138:	f015 f899 	bl	801526e <__aeabi_memclr>
 800013c:	603e      	str	r6, [r7, #0]
 800013e:	723c      	strb	r4, [r7, #8]
 8000140:	9800      	ldr	r0, [sp, #0]
 8000142:	6078      	str	r0, [r7, #4]
 8000144:	484a      	ldr	r0, [pc, #296]	@ (8000270 <.text_6>)
 8000146:	4669      	mov	r1, sp
 8000148:	7a09      	ldrb	r1, [r1, #8]
 800014a:	0089      	lsls	r1, r1, #2
 800014c:	5047      	str	r7, [r0, r1]
 800014e:	9800      	ldr	r0, [sp, #0]
 8000150:	6843      	ldr	r3, [r0, #4]
 8000152:	0032      	movs	r2, r6
 8000154:	0029      	movs	r1, r5
 8000156:	4668      	mov	r0, sp
 8000158:	7a00      	ldrb	r0, [r0, #8]
 800015a:	f011 fb8f 	bl	801187c <CAD_Init>
 800015e:	0020      	movs	r0, r4
 8000160:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000162 <USBPD_CAD_PortEnable>:
 8000162:	2803      	cmp	r0, #3
 8000164:	d203      	bcs.n	800016e <USBPD_CAD_PortEnable+0xc>
 8000166:	4a42      	ldr	r2, [pc, #264]	@ (8000270 <.text_6>)
 8000168:	0080      	lsls	r0, r0, #2
 800016a:	5810      	ldr	r0, [r2, r0]
 800016c:	7201      	strb	r1, [r0, #8]
 800016e:	4770      	bx	lr

08000170 <USBPD_CAD_Process>:
 8000170:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000172:	2400      	movs	r4, #0
 8000174:	4669      	mov	r1, sp
 8000176:	700c      	strb	r4, [r1, #0]
 8000178:	9401      	str	r4, [sp, #4]
 800017a:	2500      	movs	r5, #0
 800017c:	43ed      	mvns	r5, r5
 800017e:	4f3d      	ldr	r7, [pc, #244]	@ (8000274 <.text_7>)
 8000180:	483b      	ldr	r0, [pc, #236]	@ (8000270 <.text_6>)
 8000182:	00a1      	lsls	r1, r4, #2
 8000184:	1846      	adds	r6, r0, r1
 8000186:	6830      	ldr	r0, [r6, #0]
 8000188:	2800      	cmp	r0, #0
 800018a:	d06c      	beq.n	8000266 <USBPD_CAD_Process+0xf6>
 800018c:	7a00      	ldrb	r0, [r0, #8]
 800018e:	2801      	cmp	r0, #1
 8000190:	d169      	bne.n	8000266 <USBPD_CAD_Process+0xf6>
 8000192:	aa01      	add	r2, sp, #4
 8000194:	4669      	mov	r1, sp
 8000196:	b2e0      	uxtb	r0, r4
 8000198:	f011 fd18 	bl	8011bcc <CAD_StateMachine>
 800019c:	42a8      	cmp	r0, r5
 800019e:	d800      	bhi.n	80001a2 <USBPD_CAD_Process+0x32>
 80001a0:	0005      	movs	r5, r0
 80001a2:	4668      	mov	r0, sp
 80001a4:	7800      	ldrb	r0, [r0, #0]
 80001a6:	2801      	cmp	r0, #1
 80001a8:	d004      	beq.n	80001b4 <USBPD_CAD_Process+0x44>
 80001aa:	2802      	cmp	r0, #2
 80001ac:	d012      	beq.n	80001d4 <USBPD_CAD_Process+0x64>
 80001ae:	2804      	cmp	r0, #4
 80001b0:	d010      	beq.n	80001d4 <USBPD_CAD_Process+0x64>
 80001b2:	e040      	b.n	8000236 <USBPD_CAD_Process+0xc6>
 80001b4:	6830      	ldr	r0, [r6, #0]
 80001b6:	6801      	ldr	r1, [r0, #0]
 80001b8:	680a      	ldr	r2, [r1, #0]
 80001ba:	4b2f      	ldr	r3, [pc, #188]	@ (8000278 <.text_8>)
 80001bc:	4013      	ands	r3, r2
 80001be:	600b      	str	r3, [r1, #0]
 80001c0:	6801      	ldr	r1, [r0, #0]
 80001c2:	680a      	ldr	r2, [r1, #0]
 80001c4:	23c0      	movs	r3, #192	@ 0xc0
 80001c6:	439a      	bics	r2, r3
 80001c8:	600a      	str	r2, [r1, #0]
 80001ca:	6800      	ldr	r0, [r0, #0]
 80001cc:	6801      	ldr	r1, [r0, #0]
 80001ce:	4039      	ands	r1, r7
 80001d0:	6001      	str	r1, [r0, #0]
 80001d2:	e034      	b.n	800023e <USBPD_CAD_Process+0xce>
 80001d4:	6830      	ldr	r0, [r6, #0]
 80001d6:	9901      	ldr	r1, [sp, #4]
 80001d8:	2901      	cmp	r1, #1
 80001da:	6801      	ldr	r1, [r0, #0]
 80001dc:	680a      	ldr	r2, [r1, #0]
 80001de:	d103      	bne.n	80001e8 <USBPD_CAD_Process+0x78>
 80001e0:	403a      	ands	r2, r7
 80001e2:	2380      	movs	r3, #128	@ 0x80
 80001e4:	01db      	lsls	r3, r3, #7
 80001e6:	e002      	b.n	80001ee <USBPD_CAD_Process+0x7e>
 80001e8:	403a      	ands	r2, r7
 80001ea:	2380      	movs	r3, #128	@ 0x80
 80001ec:	019b      	lsls	r3, r3, #6
 80001ee:	4313      	orrs	r3, r2
 80001f0:	600b      	str	r3, [r1, #0]
 80001f2:	6801      	ldr	r1, [r0, #0]
 80001f4:	680b      	ldr	r3, [r1, #0]
 80001f6:	22c0      	movs	r2, #192	@ 0xc0
 80001f8:	4393      	bics	r3, r2
 80001fa:	469c      	mov	ip, r3
 80001fc:	9a01      	ldr	r2, [sp, #4]
 80001fe:	0193      	lsls	r3, r2, #6
 8000200:	22c0      	movs	r2, #192	@ 0xc0
 8000202:	401a      	ands	r2, r3
 8000204:	4663      	mov	r3, ip
 8000206:	431a      	orrs	r2, r3
 8000208:	600a      	str	r2, [r1, #0]
 800020a:	6801      	ldr	r1, [r0, #0]
 800020c:	680a      	ldr	r2, [r1, #0]
 800020e:	2380      	movs	r3, #128	@ 0x80
 8000210:	015b      	lsls	r3, r3, #5
 8000212:	4313      	orrs	r3, r2
 8000214:	600b      	str	r3, [r1, #0]
 8000216:	6800      	ldr	r0, [r0, #0]
 8000218:	6801      	ldr	r1, [r0, #0]
 800021a:	074a      	lsls	r2, r1, #29
 800021c:	0fd2      	lsrs	r2, r2, #31
 800021e:	d103      	bne.n	8000228 <USBPD_CAD_Process+0xb8>
 8000220:	2208      	movs	r2, #8
 8000222:	4391      	bics	r1, r2
 8000224:	6001      	str	r1, [r0, #0]
 8000226:	e002      	b.n	800022e <USBPD_CAD_Process+0xbe>
 8000228:	2208      	movs	r2, #8
 800022a:	430a      	orrs	r2, r1
 800022c:	6002      	str	r2, [r0, #0]
 800022e:	2168      	movs	r1, #104	@ 0x68
 8000230:	b2e0      	uxtb	r0, r4
 8000232:	f000 f925 	bl	8000480 <USBPD_PE_Notification>
 8000236:	4668      	mov	r0, sp
 8000238:	7800      	ldrb	r0, [r0, #0]
 800023a:	2800      	cmp	r0, #0
 800023c:	d013      	beq.n	8000266 <USBPD_CAD_Process+0xf6>
 800023e:	9a01      	ldr	r2, [sp, #4]
 8000240:	4668      	mov	r0, sp
 8000242:	7801      	ldrb	r1, [r0, #0]
 8000244:	b2e0      	uxtb	r0, r4
 8000246:	6833      	ldr	r3, [r6, #0]
 8000248:	685b      	ldr	r3, [r3, #4]
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4798      	blx	r3
 800024e:	4668      	mov	r0, sp
 8000250:	7800      	ldrb	r0, [r0, #0]
 8000252:	2801      	cmp	r0, #1
 8000254:	d003      	beq.n	800025e <USBPD_CAD_Process+0xee>
 8000256:	4668      	mov	r0, sp
 8000258:	7800      	ldrb	r0, [r0, #0]
 800025a:	2803      	cmp	r0, #3
 800025c:	d103      	bne.n	8000266 <USBPD_CAD_Process+0xf6>
 800025e:	2169      	movs	r1, #105	@ 0x69
 8000260:	b2e0      	uxtb	r0, r4
 8000262:	f000 f90d 	bl	8000480 <USBPD_PE_Notification>
 8000266:	1c64      	adds	r4, r4, #1
 8000268:	2c03      	cmp	r4, #3
 800026a:	d389      	bcc.n	8000180 <USBPD_CAD_Process+0x10>
 800026c:	0028      	movs	r0, r5
 800026e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000270 <.text_6>:
 8000270:	200002d8 	.word	0x200002d8

08000274 <.text_7>:
 8000274:	ffff9fff 	.word	0xffff9fff

08000278 <.text_8>:
 8000278:	ffffefff 	.word	0xffffefff

0800027c <USBPD_CAD_AssertRd>:
 800027c:	b510      	push	{r4, lr}
 800027e:	0004      	movs	r4, r0
 8000280:	f013 f936 	bl	80134f0 <USBPDM1_DeAssertRp>
 8000284:	0020      	movs	r0, r4
 8000286:	f013 f93d 	bl	8013504 <USBPDM1_AssertRd>
 800028a:	bd10      	pop	{r4, pc}

0800028c <USBPD_CAD_AssertRp>:
 800028c:	b510      	push	{r4, lr}
 800028e:	0004      	movs	r4, r0
 8000290:	f013 f9de 	bl	8013650 <USBPDM1_DeAssertRd>
 8000294:	0020      	movs	r0, r4
 8000296:	f013 f873 	bl	8013380 <USBPDM1_AssertRp>
 800029a:	bd10      	pop	{r4, pc}

0800029c <USBPD_CAD_EnterErrorRecovery>:
 800029c:	b580      	push	{r7, lr}
 800029e:	f011 fbcf 	bl	8011a40 <CAD_Enter_ErrorRecovery>
 80002a2:	bd01      	pop	{r0, pc}

080002a4 <USBPD_CAD_SRC_SetRpResistor>:
 80002a4:	b510      	push	{r4, lr}
 80002a6:	2404      	movs	r4, #4
 80002a8:	f011 fc34 	bl	8011b14 <CAD_Set_ResistorRp>
 80002ac:	2800      	cmp	r0, #0
 80002ae:	d100      	bne.n	80002b2 <USBPD_CAD_SRC_SetRpResistor+0xe>
 80002b0:	2400      	movs	r4, #0
 80002b2:	0020      	movs	r0, r4
 80002b4:	bd10      	pop	{r4, pc}

080002b6 <USBPD_CAD_SetRpResistor>:
 80002b6:	b580      	push	{r7, lr}
 80002b8:	f7ff fff4 	bl	80002a4 <USBPD_CAD_SRC_SetRpResistor>
 80002bc:	bd02      	pop	{r1, pc}

080002be <USBPD_CAD_GetMemoryConsumption>:
 80002be:	2024      	movs	r0, #36	@ 0x24
 80002c0:	4770      	bx	lr
	...

080002c4 <USBPD_PE_Init>:
 80002c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002c6:	000e      	movs	r6, r1
 80002c8:	0017      	movs	r7, r2
 80002ca:	001c      	movs	r4, r3
 80002cc:	6871      	ldr	r1, [r6, #4]
 80002ce:	070a      	lsls	r2, r1, #28
 80002d0:	0fd2      	lsrs	r2, r2, #31
 80002d2:	d002      	beq.n	80002da <USBPD_PE_Init+0x16>
 80002d4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d002      	beq.n	80002e0 <USBPD_PE_Init+0x1c>
 80002da:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80002dc:	2900      	cmp	r1, #0
 80002de:	d101      	bne.n	80002e4 <USBPD_PE_Init+0x20>
 80002e0:	241b      	movs	r4, #27
 80002e2:	e04a      	b.n	800037a <USBPD_PE_Init+0xb6>
 80002e4:	4669      	mov	r1, sp
 80002e6:	7008      	strb	r0, [r1, #0]
 80002e8:	4668      	mov	r0, sp
 80002ea:	7800      	ldrb	r0, [r0, #0]
 80002ec:	2803      	cmp	r0, #3
 80002ee:	d301      	bcc.n	80002f4 <USBPD_PE_Init+0x30>
 80002f0:	2417      	movs	r4, #23
 80002f2:	e042      	b.n	800037a <USBPD_PE_Init+0xb6>
 80002f4:	2096      	movs	r0, #150	@ 0x96
 80002f6:	00c0      	lsls	r0, r0, #3
 80002f8:	f014 fea2 	bl	8015040 <malloc>
 80002fc:	0005      	movs	r5, r0
 80002fe:	d101      	bne.n	8000304 <USBPD_PE_Init+0x40>
 8000300:	2416      	movs	r4, #22
 8000302:	e03a      	b.n	800037a <USBPD_PE_Init+0xb6>
 8000304:	2196      	movs	r1, #150	@ 0x96
 8000306:	00c9      	lsls	r1, r1, #3
 8000308:	f014 ffb1 	bl	801526e <__aeabi_memclr>
 800030c:	487a      	ldr	r0, [pc, #488]	@ (80004f8 <.text_16>)
 800030e:	4669      	mov	r1, sp
 8000310:	7809      	ldrb	r1, [r1, #0]
 8000312:	0089      	lsls	r1, r1, #2
 8000314:	5045      	str	r5, [r0, r1]
 8000316:	602e      	str	r6, [r5, #0]
 8000318:	606f      	str	r7, [r5, #4]
 800031a:	4668      	mov	r0, sp
 800031c:	7800      	ldrb	r0, [r0, #0]
 800031e:	7428      	strb	r0, [r5, #16]
 8000320:	60ac      	str	r4, [r5, #8]
 8000322:	4876      	ldr	r0, [pc, #472]	@ (80004fc <.text_17>)
 8000324:	182b      	adds	r3, r5, r0
 8000326:	4876      	ldr	r0, [pc, #472]	@ (8000500 <.text_18>)
 8000328:	182a      	adds	r2, r5, r0
 800032a:	0031      	movs	r1, r6
 800032c:	4668      	mov	r0, sp
 800032e:	7800      	ldrb	r0, [r0, #0]
 8000330:	f005 f98c 	bl	800564c <USBPD_PRL_Init>
 8000334:	0004      	movs	r4, r0
 8000336:	d120      	bne.n	800037a <USBPD_PE_Init+0xb6>
 8000338:	6868      	ldr	r0, [r5, #4]
 800033a:	6801      	ldr	r1, [r0, #0]
 800033c:	2703      	movs	r7, #3
 800033e:	682a      	ldr	r2, [r5, #0]
 8000340:	6852      	ldr	r2, [r2, #4]
 8000342:	0753      	lsls	r3, r2, #29
 8000344:	0fdb      	lsrs	r3, r3, #31
 8000346:	d006      	beq.n	8000356 <USBPD_PE_Init+0x92>
 8000348:	2208      	movs	r2, #8
 800034a:	430a      	orrs	r2, r1
 800034c:	6002      	str	r2, [r0, #0]
 800034e:	6873      	ldr	r3, [r6, #4]
 8000350:	403b      	ands	r3, r7
 8000352:	2201      	movs	r2, #1
 8000354:	e005      	b.n	8000362 <USBPD_PE_Init+0x9e>
 8000356:	2208      	movs	r2, #8
 8000358:	4391      	bics	r1, r2
 800035a:	6001      	str	r1, [r0, #0]
 800035c:	6873      	ldr	r3, [r6, #4]
 800035e:	403b      	ands	r3, r7
 8000360:	2200      	movs	r2, #0
 8000362:	4611      	mov	r1, r2
 8000364:	4668      	mov	r0, sp
 8000366:	7800      	ldrb	r0, [r0, #0]
 8000368:	f005 f9ab 	bl	80056c2 <USBPD_PRL_SetHeader>
 800036c:	6870      	ldr	r0, [r6, #4]
 800036e:	4007      	ands	r7, r0
 8000370:	0039      	movs	r1, r7
 8000372:	4668      	mov	r0, sp
 8000374:	7800      	ldrb	r0, [r0, #0]
 8000376:	f005 f9e2 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 800037a:	0020      	movs	r0, r4
 800037c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800037e <USBPD_PE_TimerCounter>:
 800037e:	495e      	ldr	r1, [pc, #376]	@ (80004f8 <.text_16>)
 8000380:	0080      	lsls	r0, r0, #2
 8000382:	5808      	ldr	r0, [r1, r0]
 8000384:	49b4      	ldr	r1, [pc, #720]	@ (8000658 <.text_20>)
 8000386:	084a      	lsrs	r2, r1, #1
 8000388:	8bc3      	ldrh	r3, [r0, #30]
 800038a:	4213      	tst	r3, r2
 800038c:	d002      	beq.n	8000394 <USBPD_PE_TimerCounter+0x16>
 800038e:	8bc3      	ldrh	r3, [r0, #30]
 8000390:	185b      	adds	r3, r3, r1
 8000392:	83c3      	strh	r3, [r0, #30]
 8000394:	8c03      	ldrh	r3, [r0, #32]
 8000396:	4213      	tst	r3, r2
 8000398:	d002      	beq.n	80003a0 <USBPD_PE_TimerCounter+0x22>
 800039a:	8c03      	ldrh	r3, [r0, #32]
 800039c:	185b      	adds	r3, r3, r1
 800039e:	8403      	strh	r3, [r0, #32]
 80003a0:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 80003a2:	4213      	tst	r3, r2
 80003a4:	d002      	beq.n	80003ac <USBPD_PE_TimerCounter+0x2e>
 80003a6:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 80003a8:	185b      	adds	r3, r3, r1
 80003aa:	84c3      	strh	r3, [r0, #38]	@ 0x26
 80003ac:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80003ae:	4213      	tst	r3, r2
 80003b0:	d002      	beq.n	80003b8 <USBPD_PE_TimerCounter+0x3a>
 80003b2:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80003b4:	185b      	adds	r3, r3, r1
 80003b6:	8443      	strh	r3, [r0, #34]	@ 0x22
 80003b8:	8c83      	ldrh	r3, [r0, #36]	@ 0x24
 80003ba:	4213      	tst	r3, r2
 80003bc:	d002      	beq.n	80003c4 <USBPD_PE_TimerCounter+0x46>
 80003be:	8c82      	ldrh	r2, [r0, #36]	@ 0x24
 80003c0:	1851      	adds	r1, r2, r1
 80003c2:	8481      	strh	r1, [r0, #36]	@ 0x24
 80003c4:	4770      	bx	lr

080003c6 <USBPD_PE_TimerCounteUpdate>:
 80003c6:	b570      	push	{r4, r5, r6, lr}
 80003c8:	000e      	movs	r6, r1
 80003ca:	494b      	ldr	r1, [pc, #300]	@ (80004f8 <.text_16>)
 80003cc:	0080      	lsls	r0, r0, #2
 80003ce:	580c      	ldr	r4, [r1, r0]
 80003d0:	2180      	movs	r1, #128	@ 0x80
 80003d2:	0209      	lsls	r1, r1, #8
 80003d4:	428e      	cmp	r6, r1
 80003d6:	da28      	bge.n	800042a <USBPD_PE_TimerCounteUpdate+0x64>
 80003d8:	1e4d      	subs	r5, r1, #1
 80003da:	8be0      	ldrh	r0, [r4, #30]
 80003dc:	4228      	tst	r0, r5
 80003de:	d004      	beq.n	80003ea <USBPD_PE_TimerCounteUpdate+0x24>
 80003e0:	0031      	movs	r1, r6
 80003e2:	8be0      	ldrh	r0, [r4, #30]
 80003e4:	f000 ffcb 	bl	800137e <PE_UpdateTimer>
 80003e8:	83e0      	strh	r0, [r4, #30]
 80003ea:	8c20      	ldrh	r0, [r4, #32]
 80003ec:	4228      	tst	r0, r5
 80003ee:	d004      	beq.n	80003fa <USBPD_PE_TimerCounteUpdate+0x34>
 80003f0:	0031      	movs	r1, r6
 80003f2:	8c20      	ldrh	r0, [r4, #32]
 80003f4:	f000 ffc3 	bl	800137e <PE_UpdateTimer>
 80003f8:	8420      	strh	r0, [r4, #32]
 80003fa:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 80003fc:	4228      	tst	r0, r5
 80003fe:	d004      	beq.n	800040a <USBPD_PE_TimerCounteUpdate+0x44>
 8000400:	0031      	movs	r1, r6
 8000402:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8000404:	f000 ffbb 	bl	800137e <PE_UpdateTimer>
 8000408:	84e0      	strh	r0, [r4, #38]	@ 0x26
 800040a:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 800040c:	4228      	tst	r0, r5
 800040e:	d004      	beq.n	800041a <USBPD_PE_TimerCounteUpdate+0x54>
 8000410:	0031      	movs	r1, r6
 8000412:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8000414:	f000 ffb3 	bl	800137e <PE_UpdateTimer>
 8000418:	8460      	strh	r0, [r4, #34]	@ 0x22
 800041a:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 800041c:	4228      	tst	r0, r5
 800041e:	d004      	beq.n	800042a <USBPD_PE_TimerCounteUpdate+0x64>
 8000420:	0031      	movs	r1, r6
 8000422:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8000424:	f000 ffab 	bl	800137e <PE_UpdateTimer>
 8000428:	84a0      	strh	r0, [r4, #36]	@ 0x24
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <USBPD_PE_IsCableConnected>:
 800042c:	b510      	push	{r4, lr}
 800042e:	4a32      	ldr	r2, [pc, #200]	@ (80004f8 <.text_16>)
 8000430:	0080      	lsls	r0, r0, #2
 8000432:	5810      	ldr	r0, [r2, r0]
 8000434:	6842      	ldr	r2, [r0, #4]
 8000436:	6813      	ldr	r3, [r2, #0]
 8000438:	4cb2      	ldr	r4, [pc, #712]	@ (8000704 <.text_22>)
 800043a:	401c      	ands	r4, r3
 800043c:	0309      	lsls	r1, r1, #12
 800043e:	2380      	movs	r3, #128	@ 0x80
 8000440:	015b      	lsls	r3, r3, #5
 8000442:	4019      	ands	r1, r3
 8000444:	4321      	orrs	r1, r4
 8000446:	6011      	str	r1, [r2, #0]
 8000448:	2148      	movs	r1, #72	@ 0x48
 800044a:	7441      	strb	r1, [r0, #17]
 800044c:	bd10      	pop	{r4, pc}

0800044e <USBPD_PE_StateMachine_Reset>:
 800044e:	2148      	movs	r1, #72	@ 0x48
 8000450:	4a29      	ldr	r2, [pc, #164]	@ (80004f8 <.text_16>)
 8000452:	0080      	lsls	r0, r0, #2
 8000454:	5810      	ldr	r0, [r2, r0]
 8000456:	7441      	strb	r1, [r0, #17]
 8000458:	4770      	bx	lr

0800045a <USBPD_PE_StateMachine_Stop>:
 800045a:	b580      	push	{r7, lr}
 800045c:	f005 fc34 	bl	8005cc8 <USBPD_PRL_Stop>
 8000460:	bd01      	pop	{r0, pc}

08000462 <USBPD_PE_StateMachine_DRP>:
 8000462:	b580      	push	{r7, lr}
 8000464:	4924      	ldr	r1, [pc, #144]	@ (80004f8 <.text_16>)
 8000466:	0082      	lsls	r2, r0, #2
 8000468:	5889      	ldr	r1, [r1, r2]
 800046a:	6849      	ldr	r1, [r1, #4]
 800046c:	6809      	ldr	r1, [r1, #0]
 800046e:	074a      	lsls	r2, r1, #29
 8000470:	0fd2      	lsrs	r2, r2, #31
 8000472:	d002      	beq.n	800047a <USBPD_PE_StateMachine_DRP+0x18>
 8000474:	f002 fb8a 	bl	8002b8c <USBPD_PE_StateMachine_SRC>
 8000478:	bd02      	pop	{r1, pc}
 800047a:	f001 fcd5 	bl	8001e28 <USBPD_PE_StateMachine_SNK>
 800047e:	bd02      	pop	{r1, pc}

08000480 <USBPD_PE_Notification>:
 8000480:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8000482:	0004      	movs	r4, r0
 8000484:	2803      	cmp	r0, #3
 8000486:	d211      	bcs.n	80004ac <USBPD_PE_Notification+0x2c>
 8000488:	000d      	movs	r5, r1
 800048a:	2000      	movs	r0, #0
 800048c:	9000      	str	r0, [sp, #0]
 800048e:	2300      	movs	r3, #0
 8000490:	002a      	movs	r2, r5
 8000492:	0021      	movs	r1, r4
 8000494:	2009      	movs	r0, #9
 8000496:	4eb2      	ldr	r6, [pc, #712]	@ (8000760 <.text_24>)
 8000498:	6836      	ldr	r6, [r6, #0]
 800049a:	47b0      	blx	r6
 800049c:	0029      	movs	r1, r5
 800049e:	0020      	movs	r0, r4
 80004a0:	4ab0      	ldr	r2, [pc, #704]	@ (8000764 <.text_25>)
 80004a2:	00a3      	lsls	r3, r4, #2
 80004a4:	58d2      	ldr	r2, [r2, r3]
 80004a6:	6892      	ldr	r2, [r2, #8]
 80004a8:	68d2      	ldr	r2, [r2, #12]
 80004aa:	4790      	blx	r2
 80004ac:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

080004ae <USBPD_PE_InitVDM_Callback>:
 80004ae:	4aad      	ldr	r2, [pc, #692]	@ (8000764 <.text_25>)
 80004b0:	0080      	lsls	r0, r0, #2
 80004b2:	5810      	ldr	r0, [r2, r0]
 80004b4:	60c1      	str	r1, [r0, #12]
 80004b6:	4770      	bx	lr

080004b8 <USBPD_PE_Request_HardReset>:
 80004b8:	b580      	push	{r7, lr}
 80004ba:	49aa      	ldr	r1, [pc, #680]	@ (8000764 <.text_25>)
 80004bc:	0082      	lsls	r2, r0, #2
 80004be:	5889      	ldr	r1, [r1, r2]
 80004c0:	220f      	movs	r2, #15
 80004c2:	2332      	movs	r3, #50	@ 0x32
 80004c4:	54ca      	strb	r2, [r1, r3]
 80004c6:	6889      	ldr	r1, [r1, #8]
 80004c8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80004ca:	4788      	blx	r1
 80004cc:	2000      	movs	r0, #0
 80004ce:	bd02      	pop	{r1, pc}

080004d0 <USBPD_PE_Request_CableReset>:
 80004d0:	b580      	push	{r7, lr}
 80004d2:	4909      	ldr	r1, [pc, #36]	@ (80004f8 <.text_16>)
 80004d4:	0082      	lsls	r2, r0, #2
 80004d6:	5889      	ldr	r1, [r1, r2]
 80004d8:	684a      	ldr	r2, [r1, #4]
 80004da:	6812      	ldr	r2, [r2, #0]
 80004dc:	4ba2      	ldr	r3, [pc, #648]	@ (8000768 <.text_26>)
 80004de:	4013      	ands	r3, r2
 80004e0:	4aa2      	ldr	r2, [pc, #648]	@ (800076c <.text_27>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d105      	bne.n	80004f2 <USBPD_PE_Request_CableReset+0x22>
 80004e6:	2299      	movs	r2, #153	@ 0x99
 80004e8:	2332      	movs	r3, #50	@ 0x32
 80004ea:	54ca      	strb	r2, [r1, r3]
 80004ec:	6889      	ldr	r1, [r1, #8]
 80004ee:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80004f0:	4788      	blx	r1
 80004f2:	2010      	movs	r0, #16
 80004f4:	bd02      	pop	{r1, pc}
	...

080004f8 <.text_16>:
 80004f8:	200002e4 	.word	0x200002e4

080004fc <.text_17>:
 80004fc:	0000048e 	.word	0x0000048e

08000500 <.text_18>:
 8000500:	00000281 	.word	0x00000281

08000504 <USBPD_PE_Request_CtrlMessage>:
 8000504:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000506:	b096      	sub	sp, #88	@ 0x58
 8000508:	4896      	ldr	r0, [pc, #600]	@ (8000764 <.text_25>)
 800050a:	a916      	add	r1, sp, #88	@ 0x58
 800050c:	7809      	ldrb	r1, [r1, #0]
 800050e:	0089      	lsls	r1, r1, #2
 8000510:	5840      	ldr	r0, [r0, r1]
 8000512:	9001      	str	r0, [sp, #4]
 8000514:	2400      	movs	r4, #0
 8000516:	a802      	add	r0, sp, #8
 8000518:	4995      	ldr	r1, [pc, #596]	@ (8000770 <.text_28>)
 800051a:	224c      	movs	r2, #76	@ 0x4c
 800051c:	f014 fe9c 	bl	8015258 <__aeabi_memcpy>
 8000520:	2303      	movs	r3, #3
 8000522:	9801      	ldr	r0, [sp, #4]
 8000524:	2132      	movs	r1, #50	@ 0x32
 8000526:	5c40      	ldrb	r0, [r0, r1]
 8000528:	2800      	cmp	r0, #0
 800052a:	d105      	bne.n	8000538 <USBPD_PE_Request_CtrlMessage+0x34>
 800052c:	9801      	ldr	r0, [sp, #4]
 800052e:	6840      	ldr	r0, [r0, #4]
 8000530:	6800      	ldr	r0, [r0, #0]
 8000532:	04c1      	lsls	r1, r0, #19
 8000534:	0fc9      	lsrs	r1, r1, #31
 8000536:	d101      	bne.n	800053c <USBPD_PE_Request_CtrlMessage+0x38>
 8000538:	2403      	movs	r4, #3
 800053a:	e089      	b.n	8000650 <USBPD_PE_Request_CtrlMessage+0x14c>
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	6809      	ldr	r1, [r1, #0]
 8000540:	684a      	ldr	r2, [r1, #4]
 8000542:	0712      	lsls	r2, r2, #28
 8000544:	0fd5      	lsrs	r5, r2, #31
 8000546:	466a      	mov	r2, sp
 8000548:	7055      	strb	r5, [r2, #1]
 800054a:	2201      	movs	r2, #1
 800054c:	0885      	lsrs	r5, r0, #2
 800054e:	4015      	ands	r5, r2
 8000550:	d103      	bne.n	800055a <USBPD_PE_Request_CtrlMessage+0x56>
 8000552:	2502      	movs	r5, #2
 8000554:	466f      	mov	r7, sp
 8000556:	703c      	strb	r4, [r7, #0]
 8000558:	e003      	b.n	8000562 <USBPD_PE_Request_CtrlMessage+0x5e>
 800055a:	2500      	movs	r5, #0
 800055c:	2604      	movs	r6, #4
 800055e:	466f      	mov	r7, sp
 8000560:	703e      	strb	r6, [r7, #0]
 8000562:	0546      	lsls	r6, r0, #21
 8000564:	0f76      	lsrs	r6, r6, #29
 8000566:	2e03      	cmp	r6, #3
 8000568:	d101      	bne.n	800056e <USBPD_PE_Request_CtrlMessage+0x6a>
 800056a:	2608      	movs	r6, #8
 800056c:	e000      	b.n	8000570 <USBPD_PE_Request_CtrlMessage+0x6c>
 800056e:	2600      	movs	r6, #0
 8000570:	4018      	ands	r0, r3
 8000572:	2802      	cmp	r0, #2
 8000574:	d101      	bne.n	800057a <USBPD_PE_Request_CtrlMessage+0x76>
 8000576:	2040      	movs	r0, #64	@ 0x40
 8000578:	e000      	b.n	800057c <USBPD_PE_Request_CtrlMessage+0x78>
 800057a:	2000      	movs	r0, #0
 800057c:	787f      	ldrb	r7, [r7, #1]
 800057e:	433d      	orrs	r5, r7
 8000580:	466f      	mov	r7, sp
 8000582:	783f      	ldrb	r7, [r7, #0]
 8000584:	432f      	orrs	r7, r5
 8000586:	433e      	orrs	r6, r7
 8000588:	4330      	orrs	r0, r6
 800058a:	4003      	ands	r3, r0
 800058c:	d002      	beq.n	8000594 <USBPD_PE_Request_CtrlMessage+0x90>
 800058e:	0003      	movs	r3, r0
 8000590:	2010      	movs	r0, #16
 8000592:	4318      	orrs	r0, r3
 8000594:	2505      	movs	r5, #5
 8000596:	4228      	tst	r0, r5
 8000598:	d002      	beq.n	80005a0 <USBPD_PE_Request_CtrlMessage+0x9c>
 800059a:	0003      	movs	r3, r0
 800059c:	2020      	movs	r0, #32
 800059e:	4318      	orrs	r0, r3
 80005a0:	ab17      	add	r3, sp, #92	@ 0x5c
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	005e      	lsls	r6, r3, #1
 80005a6:	18f3      	adds	r3, r6, r3
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	ab02      	add	r3, sp, #8
 80005ac:	9e00      	ldr	r6, [sp, #0]
 80005ae:	5d9e      	ldrb	r6, [r3, r6]
 80005b0:	4030      	ands	r0, r6
 80005b2:	42b0      	cmp	r0, r6
 80005b4:	d11f      	bne.n	80005f6 <USBPD_PE_Request_CtrlMessage+0xf2>
 80005b6:	9e01      	ldr	r6, [sp, #4]
 80005b8:	2733      	movs	r7, #51	@ 0x33
 80005ba:	55f4      	strb	r4, [r6, r7]
 80005bc:	9801      	ldr	r0, [sp, #4]
 80005be:	4eb2      	ldr	r6, [pc, #712]	@ (8000888 <.text_30>)
 80005c0:	1980      	adds	r0, r0, r6
 80005c2:	ae17      	add	r6, sp, #92	@ 0x5c
 80005c4:	7836      	ldrb	r6, [r6, #0]
 80005c6:	2e05      	cmp	r6, #5
 80005c8:	d031      	beq.n	800062e <USBPD_PE_Request_CtrlMessage+0x12a>
 80005ca:	2e0b      	cmp	r6, #11
 80005cc:	d00e      	beq.n	80005ec <USBPD_PE_Request_CtrlMessage+0xe8>
 80005ce:	2e0d      	cmp	r6, #13
 80005d0:	d028      	beq.n	8000624 <USBPD_PE_Request_CtrlMessage+0x120>
 80005d2:	2e11      	cmp	r6, #17
 80005d4:	d011      	beq.n	80005fa <USBPD_PE_Request_CtrlMessage+0xf6>
 80005d6:	2e12      	cmp	r6, #18
 80005d8:	d013      	beq.n	8000602 <USBPD_PE_Request_CtrlMessage+0xfe>
 80005da:	2e14      	cmp	r6, #20
 80005dc:	d013      	beq.n	8000606 <USBPD_PE_Request_CtrlMessage+0x102>
 80005de:	2e15      	cmp	r6, #21
 80005e0:	d017      	beq.n	8000612 <USBPD_PE_Request_CtrlMessage+0x10e>
 80005e2:	2e16      	cmp	r6, #22
 80005e4:	d00b      	beq.n	80005fe <USBPD_PE_Request_CtrlMessage+0xfa>
 80005e6:	2e18      	cmp	r6, #24
 80005e8:	d01c      	beq.n	8000624 <USBPD_PE_Request_CtrlMessage+0x120>
 80005ea:	e021      	b.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 80005ec:	9901      	ldr	r1, [sp, #4]
 80005ee:	6889      	ldr	r1, [r1, #8]
 80005f0:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 80005f2:	2900      	cmp	r1, #0
 80005f4:	d11c      	bne.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 80005f6:	2402      	movs	r4, #2
 80005f8:	e02a      	b.n	8000650 <USBPD_PE_Request_CtrlMessage+0x14c>
 80005fa:	2111      	movs	r1, #17
 80005fc:	e010      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0x11c>
 80005fe:	2116      	movs	r1, #22
 8000600:	e00e      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000602:	2112      	movs	r1, #18
 8000604:	e00c      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000606:	8909      	ldrh	r1, [r1, #8]
 8000608:	0889      	lsrs	r1, r1, #2
 800060a:	4211      	tst	r1, r2
 800060c:	d110      	bne.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 800060e:	2410      	movs	r4, #16
 8000610:	e01e      	b.n	8000650 <USBPD_PE_Request_CtrlMessage+0x14c>
 8000612:	8909      	ldrh	r1, [r1, #8]
 8000614:	09c9      	lsrs	r1, r1, #7
 8000616:	4211      	tst	r1, r2
 8000618:	d101      	bne.n	800061e <USBPD_PE_Request_CtrlMessage+0x11a>
 800061a:	2010      	movs	r0, #16
 800061c:	e019      	b.n	8000652 <USBPD_PE_Request_CtrlMessage+0x14e>
 800061e:	2115      	movs	r1, #21
 8000620:	7001      	strb	r1, [r0, #0]
 8000622:	e005      	b.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000624:	a918      	add	r1, sp, #96	@ 0x60
 8000626:	7809      	ldrb	r1, [r1, #0]
 8000628:	9a01      	ldr	r2, [sp, #4]
 800062a:	55d1      	strb	r1, [r2, r7]
 800062c:	e000      	b.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 800062e:	7005      	strb	r5, [r0, #0]
 8000630:	9900      	ldr	r1, [sp, #0]
 8000632:	1859      	adds	r1, r3, r1
 8000634:	7849      	ldrb	r1, [r1, #1]
 8000636:	7041      	strb	r1, [r0, #1]
 8000638:	9800      	ldr	r0, [sp, #0]
 800063a:	1818      	adds	r0, r3, r0
 800063c:	7880      	ldrb	r0, [r0, #2]
 800063e:	9901      	ldr	r1, [sp, #4]
 8000640:	2232      	movs	r2, #50	@ 0x32
 8000642:	5488      	strb	r0, [r1, r2]
 8000644:	a816      	add	r0, sp, #88	@ 0x58
 8000646:	7800      	ldrb	r0, [r0, #0]
 8000648:	9901      	ldr	r1, [sp, #4]
 800064a:	6889      	ldr	r1, [r1, #8]
 800064c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800064e:	4788      	blx	r1
 8000650:	0020      	movs	r0, r4
 8000652:	b019      	add	sp, #100	@ 0x64
 8000654:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000658 <.text_20>:
 8000658:	0000ffff 	.word	0x0000ffff

0800065c <USBPD_PE_Request_DataMessage>:
 800065c:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	000b      	movs	r3, r1
 8000662:	0017      	movs	r7, r2
 8000664:	483f      	ldr	r0, [pc, #252]	@ (8000764 <.text_25>)
 8000666:	4669      	mov	r1, sp
 8000668:	7a09      	ldrb	r1, [r1, #8]
 800066a:	0089      	lsls	r1, r1, #2
 800066c:	5841      	ldr	r1, [r0, r1]
 800066e:	2402      	movs	r4, #2
 8000670:	2032      	movs	r0, #50	@ 0x32
 8000672:	5c08      	ldrb	r0, [r1, r0]
 8000674:	2800      	cmp	r0, #0
 8000676:	d105      	bne.n	8000684 <USBPD_PE_Request_DataMessage+0x28>
 8000678:	2001      	movs	r0, #1
 800067a:	684a      	ldr	r2, [r1, #4]
 800067c:	6812      	ldr	r2, [r2, #0]
 800067e:	0b12      	lsrs	r2, r2, #12
 8000680:	4002      	ands	r2, r0
 8000682:	d101      	bne.n	8000688 <USBPD_PE_Request_DataMessage+0x2c>
 8000684:	2403      	movs	r4, #3
 8000686:	e021      	b.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 8000688:	466a      	mov	r2, sp
 800068a:	7013      	strb	r3, [r2, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	2533      	movs	r5, #51	@ 0x33
 8000690:	554a      	strb	r2, [r1, r5]
 8000692:	000b      	movs	r3, r1
 8000694:	3332      	adds	r3, #50	@ 0x32
 8000696:	4dc0      	ldr	r5, [pc, #768]	@ (8000998 <.text_36>)
 8000698:	4ec0      	ldr	r6, [pc, #768]	@ (800099c <.text_37>)
 800069a:	9701      	str	r7, [sp, #4]
 800069c:	466f      	mov	r7, sp
 800069e:	783f      	ldrb	r7, [r7, #0]
 80006a0:	2f01      	cmp	r7, #1
 80006a2:	d004      	beq.n	80006ae <USBPD_PE_Request_DataMessage+0x52>
 80006a4:	2f06      	cmp	r7, #6
 80006a6:	d013      	beq.n	80006d0 <USBPD_PE_Request_DataMessage+0x74>
 80006a8:	2f07      	cmp	r7, #7
 80006aa:	d01b      	beq.n	80006e4 <USBPD_PE_Request_DataMessage+0x88>
 80006ac:	e027      	b.n	80006fe <USBPD_PE_Request_DataMessage+0xa2>
 80006ae:	684d      	ldr	r5, [r1, #4]
 80006b0:	682d      	ldr	r5, [r5, #0]
 80006b2:	08ad      	lsrs	r5, r5, #2
 80006b4:	4005      	ands	r5, r0
 80006b6:	d009      	beq.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 80006b8:	4cc1      	ldr	r4, [pc, #772]	@ (80009c0 <.text_39>)
 80006ba:	5508      	strb	r0, [r1, r4]
 80006bc:	2007      	movs	r0, #7
 80006be:	7018      	strb	r0, [r3, #0]
 80006c0:	2400      	movs	r4, #0
 80006c2:	4668      	mov	r0, sp
 80006c4:	7a00      	ldrb	r0, [r0, #8]
 80006c6:	6889      	ldr	r1, [r1, #8]
 80006c8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80006ca:	4788      	blx	r1
 80006cc:	0020      	movs	r0, r4
 80006ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80006d0:	6848      	ldr	r0, [r1, #4]
 80006d2:	6800      	ldr	r0, [r0, #0]
 80006d4:	4006      	ands	r6, r0
 80006d6:	42ae      	cmp	r6, r5
 80006d8:	d1f8      	bne.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 80006da:	9801      	ldr	r0, [sp, #4]
 80006dc:	6800      	ldr	r0, [r0, #0]
 80006de:	6288      	str	r0, [r1, #40]	@ 0x28
 80006e0:	202b      	movs	r0, #43	@ 0x2b
 80006e2:	e7ec      	b.n	80006be <USBPD_PE_Request_DataMessage+0x62>
 80006e4:	6848      	ldr	r0, [r1, #4]
 80006e6:	6800      	ldr	r0, [r0, #0]
 80006e8:	4006      	ands	r6, r0
 80006ea:	42ae      	cmp	r6, r5
 80006ec:	d1ee      	bne.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 80006ee:	9801      	ldr	r0, [sp, #4]
 80006f0:	6800      	ldr	r0, [r0, #0]
 80006f2:	6288      	str	r0, [r1, #40]	@ 0x28
 80006f4:	205d      	movs	r0, #93	@ 0x5d
 80006f6:	4cb2      	ldr	r4, [pc, #712]	@ (80009c0 <.text_39>)
 80006f8:	5508      	strb	r0, [r1, r4]
 80006fa:	2062      	movs	r0, #98	@ 0x62
 80006fc:	e7df      	b.n	80006be <USBPD_PE_Request_DataMessage+0x62>
 80006fe:	2410      	movs	r4, #16
 8000700:	e7e4      	b.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
	...

08000704 <.text_22>:
 8000704:	ffffefff 	.word	0xffffefff

08000708 <USBPD_PE_Send_Request>:
 8000708:	b570      	push	{r4, r5, r6, lr}
 800070a:	000b      	movs	r3, r1
 800070c:	4915      	ldr	r1, [pc, #84]	@ (8000764 <.text_25>)
 800070e:	0084      	lsls	r4, r0, #2
 8000710:	590d      	ldr	r5, [r1, r4]
 8000712:	2102      	movs	r1, #2
 8000714:	2432      	movs	r4, #50	@ 0x32
 8000716:	5d2c      	ldrb	r4, [r5, r4]
 8000718:	2c00      	cmp	r4, #0
 800071a:	d104      	bne.n	8000726 <USBPD_PE_Send_Request+0x1e>
 800071c:	686c      	ldr	r4, [r5, #4]
 800071e:	6824      	ldr	r4, [r4, #0]
 8000720:	04e6      	lsls	r6, r4, #19
 8000722:	0ff6      	lsrs	r6, r6, #31
 8000724:	d101      	bne.n	800072a <USBPD_PE_Send_Request+0x22>
 8000726:	2103      	movs	r1, #3
 8000728:	e017      	b.n	800075a <USBPD_PE_Send_Request+0x52>
 800072a:	4ea6      	ldr	r6, [pc, #664]	@ (80009c4 <.text_40>)
 800072c:	4026      	ands	r6, r4
 800072e:	24c0      	movs	r4, #192	@ 0xc0
 8000730:	00a4      	lsls	r4, r4, #2
 8000732:	42a6      	cmp	r6, r4
 8000734:	d111      	bne.n	800075a <USBPD_PE_Send_Request+0x52>
 8000736:	2145      	movs	r1, #69	@ 0x45
 8000738:	2432      	movs	r4, #50	@ 0x32
 800073a:	5529      	strb	r1, [r5, r4]
 800073c:	61ab      	str	r3, [r5, #24]
 800073e:	6969      	ldr	r1, [r5, #20]
 8000740:	2318      	movs	r3, #24
 8000742:	4399      	bics	r1, r3
 8000744:	00d2      	lsls	r2, r2, #3
 8000746:	4013      	ands	r3, r2
 8000748:	430b      	orrs	r3, r1
 800074a:	616b      	str	r3, [r5, #20]
 800074c:	2400      	movs	r4, #0
 800074e:	2233      	movs	r2, #51	@ 0x33
 8000750:	54ac      	strb	r4, [r5, r2]
 8000752:	68a9      	ldr	r1, [r5, #8]
 8000754:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000756:	4788      	blx	r1
 8000758:	2100      	movs	r1, #0
 800075a:	0008      	movs	r0, r1
 800075c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000760 <.text_24>:
 8000760:	20000000 	.word	0x20000000

08000764 <.text_25>:
 8000764:	200002e4 	.word	0x200002e4

08000768 <.text_26>:
 8000768:	00008708 	.word	0x00008708

0800076c <.text_27>:
 800076c:	00008308 	.word	0x00008308

08000770 <.text_28>:
 8000770:	0801537c 	.word	0x0801537c

08000774 <USBPD_PE_SendExtendedMessage>:
 8000774:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000776:	b083      	sub	sp, #12
 8000778:	001f      	movs	r7, r3
 800077a:	2400      	movs	r4, #0
 800077c:	2500      	movs	r5, #0
 800077e:	48b5      	ldr	r0, [pc, #724]	@ (8000a54 <.text_43>)
 8000780:	4669      	mov	r1, sp
 8000782:	7b09      	ldrb	r1, [r1, #12]
 8000784:	0089      	lsls	r1, r1, #2
 8000786:	5846      	ldr	r6, [r0, r1]
 8000788:	2003      	movs	r0, #3
 800078a:	2132      	movs	r1, #50	@ 0x32
 800078c:	5c71      	ldrb	r1, [r6, r1]
 800078e:	2900      	cmp	r1, #0
 8000790:	d107      	bne.n	80007a2 <USBPD_PE_SendExtendedMessage+0x2e>
 8000792:	6871      	ldr	r1, [r6, #4]
 8000794:	6809      	ldr	r1, [r1, #0]
 8000796:	9100      	str	r1, [sp, #0]
 8000798:	2101      	movs	r1, #1
 800079a:	9b00      	ldr	r3, [sp, #0]
 800079c:	0b1b      	lsrs	r3, r3, #12
 800079e:	400b      	ands	r3, r1
 80007a0:	d101      	bne.n	80007a6 <USBPD_PE_SendExtendedMessage+0x32>
 80007a2:	2503      	movs	r5, #3
 80007a4:	e06c      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 80007a6:	9b00      	ldr	r3, [sp, #0]
 80007a8:	055b      	lsls	r3, r3, #21
 80007aa:	0f5b      	lsrs	r3, r3, #29
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	d10b      	bne.n	80007c8 <USBPD_PE_SendExtendedMessage+0x54>
 80007b0:	9b00      	ldr	r3, [sp, #0]
 80007b2:	4018      	ands	r0, r3
 80007b4:	2801      	cmp	r0, #1
 80007b6:	d801      	bhi.n	80007bc <USBPD_PE_SendExtendedMessage+0x48>
 80007b8:	2501      	movs	r5, #1
 80007ba:	e061      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 80007bc:	4668      	mov	r0, sp
 80007be:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 80007c0:	21ff      	movs	r1, #255	@ 0xff
 80007c2:	1d89      	adds	r1, r1, #6
 80007c4:	4288      	cmp	r0, r1
 80007c6:	d301      	bcc.n	80007cc <USBPD_PE_SendExtendedMessage+0x58>
 80007c8:	2502      	movs	r5, #2
 80007ca:	e059      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 80007cc:	4668      	mov	r0, sp
 80007ce:	7002      	strb	r2, [r0, #0]
 80007d0:	6970      	ldr	r0, [r6, #20]
 80007d2:	2120      	movs	r1, #32
 80007d4:	4388      	bics	r0, r1
 80007d6:	6170      	str	r0, [r6, #20]
 80007d8:	2020      	movs	r0, #32
 80007da:	4669      	mov	r1, sp
 80007dc:	7809      	ldrb	r1, [r1, #0]
 80007de:	2903      	cmp	r1, #3
 80007e0:	d008      	beq.n	80007f4 <USBPD_PE_SendExtendedMessage+0x80>
 80007e2:	2904      	cmp	r1, #4
 80007e4:	d020      	beq.n	8000828 <USBPD_PE_SendExtendedMessage+0xb4>
 80007e6:	2906      	cmp	r1, #6
 80007e8:	d020      	beq.n	800082c <USBPD_PE_SendExtendedMessage+0xb8>
 80007ea:	2908      	cmp	r1, #8
 80007ec:	d020      	beq.n	8000830 <USBPD_PE_SendExtendedMessage+0xbc>
 80007ee:	290a      	cmp	r1, #10
 80007f0:	d023      	beq.n	800083a <USBPD_PE_SendExtendedMessage+0xc6>
 80007f2:	e024      	b.n	800083e <USBPD_PE_SendExtendedMessage+0xca>
 80007f4:	210c      	movs	r1, #12
 80007f6:	4aac      	ldr	r2, [pc, #688]	@ (8000aa8 <.text_45>)
 80007f8:	18b2      	adds	r2, r6, r2
 80007fa:	7091      	strb	r1, [r2, #2]
 80007fc:	6971      	ldr	r1, [r6, #20]
 80007fe:	4308      	orrs	r0, r1
 8000800:	6170      	str	r0, [r6, #20]
 8000802:	4668      	mov	r0, sp
 8000804:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000806:	2800      	cmp	r0, #0
 8000808:	d027      	beq.n	800085a <USBPD_PE_SendExtendedMessage+0xe6>
 800080a:	9401      	str	r4, [sp, #4]
 800080c:	4668      	mov	r0, sp
 800080e:	7b00      	ldrb	r0, [r0, #12]
 8000810:	f000 fa98 	bl	8000d44 <PE_Get_UnchunkedSupport>
 8000814:	2801      	cmp	r0, #1
 8000816:	d101      	bne.n	800081c <USBPD_PE_SendExtendedMessage+0xa8>
 8000818:	2004      	movs	r0, #4
 800081a:	9001      	str	r0, [sp, #4]
 800081c:	9702      	str	r7, [sp, #8]
 800081e:	9801      	ldr	r0, [sp, #4]
 8000820:	4669      	mov	r1, sp
 8000822:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8000824:	4fa1      	ldr	r7, [pc, #644]	@ (8000aac <.text_46>)
 8000826:	e012      	b.n	800084e <USBPD_PE_SendExtendedMessage+0xda>
 8000828:	210d      	movs	r1, #13
 800082a:	e7e4      	b.n	80007f6 <USBPD_PE_SendExtendedMessage+0x82>
 800082c:	210e      	movs	r1, #14
 800082e:	e7e2      	b.n	80007f6 <USBPD_PE_SendExtendedMessage+0x82>
 8000830:	205b      	movs	r0, #91	@ 0x5b
 8000832:	499d      	ldr	r1, [pc, #628]	@ (8000aa8 <.text_45>)
 8000834:	1871      	adds	r1, r6, r1
 8000836:	7088      	strb	r0, [r1, #2]
 8000838:	e7e3      	b.n	8000802 <USBPD_PE_SendExtendedMessage+0x8e>
 800083a:	205c      	movs	r0, #92	@ 0x5c
 800083c:	e7f9      	b.n	8000832 <USBPD_PE_SendExtendedMessage+0xbe>
 800083e:	2510      	movs	r5, #16
 8000840:	e01e      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 8000842:	9a02      	ldr	r2, [sp, #8]
 8000844:	5d12      	ldrb	r2, [r2, r4]
 8000846:	1823      	adds	r3, r4, r0
 8000848:	18f3      	adds	r3, r6, r3
 800084a:	55da      	strb	r2, [r3, r7]
 800084c:	1c64      	adds	r4, r4, #1
 800084e:	428c      	cmp	r4, r1
 8000850:	d3f7      	bcc.n	8000842 <USBPD_PE_SendExtendedMessage+0xce>
 8000852:	2092      	movs	r0, #146	@ 0x92
 8000854:	00c0      	lsls	r0, r0, #3
 8000856:	5231      	strh	r1, [r6, r0]
 8000858:	e002      	b.n	8000860 <USBPD_PE_SendExtendedMessage+0xec>
 800085a:	2092      	movs	r0, #146	@ 0x92
 800085c:	00c0      	lsls	r0, r0, #3
 800085e:	5234      	strh	r4, [r6, r0]
 8000860:	4668      	mov	r0, sp
 8000862:	7c00      	ldrb	r0, [r0, #16]
 8000864:	2133      	movs	r1, #51	@ 0x33
 8000866:	5470      	strb	r0, [r6, r1]
 8000868:	4668      	mov	r0, sp
 800086a:	7800      	ldrb	r0, [r0, #0]
 800086c:	498e      	ldr	r1, [pc, #568]	@ (8000aa8 <.text_45>)
 800086e:	5470      	strb	r0, [r6, r1]
 8000870:	2031      	movs	r0, #49	@ 0x31
 8000872:	2132      	movs	r1, #50	@ 0x32
 8000874:	5470      	strb	r0, [r6, r1]
 8000876:	4668      	mov	r0, sp
 8000878:	7b00      	ldrb	r0, [r0, #12]
 800087a:	68b1      	ldr	r1, [r6, #8]
 800087c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800087e:	4788      	blx	r1
 8000880:	0028      	movs	r0, r5
 8000882:	b005      	add	sp, #20
 8000884:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000888 <.text_30>:
 8000888:	0000025e 	.word	0x0000025e

0800088c <PE_Send_RESET>:
 800088c:	b538      	push	{r3, r4, r5, lr}
 800088e:	0005      	movs	r5, r0
 8000890:	000c      	movs	r4, r1
 8000892:	2c05      	cmp	r4, #5
 8000894:	d101      	bne.n	800089a <PE_Send_RESET+0xe>
 8000896:	211f      	movs	r1, #31
 8000898:	e000      	b.n	800089c <PE_Send_RESET+0x10>
 800089a:	215e      	movs	r1, #94	@ 0x5e
 800089c:	7c28      	ldrb	r0, [r5, #16]
 800089e:	f7ff fdef 	bl	8000480 <USBPD_PE_Notification>
 80008a2:	0021      	movs	r1, r4
 80008a4:	7c28      	ldrb	r0, [r5, #16]
 80008a6:	f005 f9ab 	bl	8005c00 <USBPD_PRL_ResetRequestProcess>
 80008aa:	f3ef 8010 	mrs	r0, PRIMASK
 80008ae:	b672      	cpsid	i
 80008b0:	2100      	movs	r1, #0
 80008b2:	223c      	movs	r2, #60	@ 0x3c
 80008b4:	54a9      	strb	r1, [r5, r2]
 80008b6:	f380 8810 	msr	PRIMASK, r0
 80008ba:	bd31      	pop	{r0, r4, r5, pc}

080008bc <PE_Get_SpecRevision>:
 80008bc:	4965      	ldr	r1, [pc, #404]	@ (8000a54 <.text_43>)
 80008be:	0080      	lsls	r0, r0, #2
 80008c0:	5808      	ldr	r0, [r1, r0]
 80008c2:	6840      	ldr	r0, [r0, #4]
 80008c4:	7800      	ldrb	r0, [r0, #0]
 80008c6:	0780      	lsls	r0, r0, #30
 80008c8:	0f80      	lsrs	r0, r0, #30
 80008ca:	4770      	bx	lr

080008cc <PE_ChangePowerRole>:
 80008cc:	b538      	push	{r3, r4, r5, lr}
 80008ce:	6842      	ldr	r2, [r0, #4]
 80008d0:	6813      	ldr	r3, [r2, #0]
 80008d2:	2404      	movs	r4, #4
 80008d4:	43a3      	bics	r3, r4
 80008d6:	008c      	lsls	r4, r1, #2
 80008d8:	2504      	movs	r5, #4
 80008da:	402c      	ands	r4, r5
 80008dc:	431c      	orrs	r4, r3
 80008de:	6014      	str	r4, [r2, #0]
 80008e0:	7c00      	ldrb	r0, [r0, #16]
 80008e2:	f004 ff0a 	bl	80056fa <USBPD_PRL_SetHeaderPowerRole>
 80008e6:	bd31      	pop	{r0, r4, r5, pc}

080008e8 <PE_Get_RxEvent>:
 80008e8:	b530      	push	{r4, r5, lr}
 80008ea:	0001      	movs	r1, r0
 80008ec:	2014      	movs	r0, #20
 80008ee:	f3ef 8210 	mrs	r2, PRIMASK
 80008f2:	b672      	cpsid	i
 80008f4:	233c      	movs	r3, #60	@ 0x3c
 80008f6:	5ccc      	ldrb	r4, [r1, r3]
 80008f8:	2c00      	cmp	r4, #0
 80008fa:	d029      	beq.n	8000950 <PE_Get_RxEvent+0x68>
 80008fc:	2393      	movs	r3, #147	@ 0x93
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	18cb      	adds	r3, r1, r3
 8000902:	5d1d      	ldrb	r5, [r3, r4]
 8000904:	066d      	lsls	r5, r5, #25
 8000906:	d401      	bmi.n	800090c <PE_Get_RxEvent+0x24>
 8000908:	2003      	movs	r0, #3
 800090a:	e021      	b.n	8000950 <PE_Get_RxEvent+0x68>
 800090c:	2584      	movs	r5, #132	@ 0x84
 800090e:	006d      	lsls	r5, r5, #1
 8000910:	436c      	muls	r4, r5
 8000912:	190c      	adds	r4, r1, r4
 8000914:	3ccb      	subs	r4, #203	@ 0xcb
 8000916:	638c      	str	r4, [r1, #56]	@ 0x38
 8000918:	7825      	ldrb	r5, [r4, #0]
 800091a:	7864      	ldrb	r4, [r4, #1]
 800091c:	0224      	lsls	r4, r4, #8
 800091e:	192c      	adds	r4, r5, r4
 8000920:	868c      	strh	r4, [r1, #52]	@ 0x34
 8000922:	000c      	movs	r4, r1
 8000924:	3430      	adds	r4, #48	@ 0x30
 8000926:	253c      	movs	r5, #60	@ 0x3c
 8000928:	5d49      	ldrb	r1, [r1, r5]
 800092a:	5c59      	ldrb	r1, [r3, r1]
 800092c:	06c9      	lsls	r1, r1, #27
 800092e:	0ec9      	lsrs	r1, r1, #27
 8000930:	2901      	cmp	r1, #1
 8000932:	d004      	beq.n	800093e <PE_Get_RxEvent+0x56>
 8000934:	2902      	cmp	r1, #2
 8000936:	d005      	beq.n	8000944 <PE_Get_RxEvent+0x5c>
 8000938:	2904      	cmp	r1, #4
 800093a:	d006      	beq.n	800094a <PE_Get_RxEvent+0x62>
 800093c:	e008      	b.n	8000950 <PE_Get_RxEvent+0x68>
 800093e:	2011      	movs	r0, #17
 8000940:	2100      	movs	r1, #0
 8000942:	e004      	b.n	800094e <PE_Get_RxEvent+0x66>
 8000944:	2012      	movs	r0, #18
 8000946:	2101      	movs	r1, #1
 8000948:	e001      	b.n	800094e <PE_Get_RxEvent+0x66>
 800094a:	2013      	movs	r0, #19
 800094c:	2102      	movs	r1, #2
 800094e:	7021      	strb	r1, [r4, #0]
 8000950:	f382 8810 	msr	PRIMASK, r2
 8000954:	bd30      	pop	{r4, r5, pc}

08000956 <PE_Clear_RxEvent>:
 8000956:	b510      	push	{r4, lr}
 8000958:	0001      	movs	r1, r0
 800095a:	f3ef 8010 	mrs	r0, PRIMASK
 800095e:	b672      	cpsid	i
 8000960:	223c      	movs	r2, #60	@ 0x3c
 8000962:	5c8a      	ldrb	r2, [r1, r2]
 8000964:	2a00      	cmp	r2, #0
 8000966:	d014      	beq.n	8000992 <PE_Clear_RxEvent+0x3c>
 8000968:	1e53      	subs	r3, r2, #1
 800096a:	b2db      	uxtb	r3, r3
 800096c:	4acb      	ldr	r2, [pc, #812]	@ (8000c9c <.text_56>)
 800096e:	188c      	adds	r4, r1, r2
 8000970:	2200      	movs	r2, #0
 8000972:	54e2      	strb	r2, [r4, r3]
 8000974:	1e5b      	subs	r3, r3, #1
 8000976:	419b      	sbcs	r3, r3
 8000978:	0fdb      	lsrs	r3, r3, #31
 800097a:	5ce4      	ldrb	r4, [r4, r3]
 800097c:	0664      	lsls	r4, r4, #25
 800097e:	d506      	bpl.n	800098e <PE_Clear_RxEvent+0x38>
 8000980:	1c5b      	adds	r3, r3, #1
 8000982:	223c      	movs	r2, #60	@ 0x3c
 8000984:	548b      	strb	r3, [r1, r2]
 8000986:	f380 8810 	msr	PRIMASK, r0
 800098a:	7c08      	ldrb	r0, [r1, #16]
 800098c:	e168      	b.n	8000c60 <.text_54>
 800098e:	233c      	movs	r3, #60	@ 0x3c
 8000990:	54ca      	strb	r2, [r1, r3]
 8000992:	f380 8810 	msr	PRIMASK, r0
 8000996:	bd10      	pop	{r4, pc}

08000998 <.text_36>:
 8000998:	00000302 	.word	0x00000302

0800099c <.text_37>:
 800099c:	00000703 	.word	0x00000703

080009a0 <PE_PRL_Control_RxEvent>:
 80009a0:	492c      	ldr	r1, [pc, #176]	@ (8000a54 <.text_43>)
 80009a2:	0080      	lsls	r0, r0, #2
 80009a4:	580a      	ldr	r2, [r1, r0]
 80009a6:	2000      	movs	r0, #0
 80009a8:	f3ef 8110 	mrs	r1, PRIMASK
 80009ac:	b672      	cpsid	i
 80009ae:	233c      	movs	r3, #60	@ 0x3c
 80009b0:	5cd2      	ldrb	r2, [r2, r3]
 80009b2:	2a00      	cmp	r2, #0
 80009b4:	d000      	beq.n	80009b8 <PE_PRL_Control_RxEvent+0x18>
 80009b6:	2001      	movs	r0, #1
 80009b8:	f381 8810 	msr	PRIMASK, r1
 80009bc:	4770      	bx	lr
	...

080009c0 <.text_39>:
 80009c0:	0000025f 	.word	0x0000025f

080009c4 <.text_40>:
 80009c4:	00000704 	.word	0x00000704

080009c8 <PE_Convert_SOPRxEvent>:
 80009c8:	2800      	cmp	r0, #0
 80009ca:	d003      	beq.n	80009d4 <PE_Convert_SOPRxEvent+0xc>
 80009cc:	2802      	cmp	r0, #2
 80009ce:	d005      	beq.n	80009dc <PE_Convert_SOPRxEvent+0x14>
 80009d0:	d302      	bcc.n	80009d8 <PE_Convert_SOPRxEvent+0x10>
 80009d2:	e005      	b.n	80009e0 <PE_Convert_SOPRxEvent+0x18>
 80009d4:	2011      	movs	r0, #17
 80009d6:	4770      	bx	lr
 80009d8:	2012      	movs	r0, #18
 80009da:	4770      	bx	lr
 80009dc:	2013      	movs	r0, #19
 80009de:	4770      	bx	lr
 80009e0:	2014      	movs	r0, #20
 80009e2:	4770      	bx	lr

080009e4 <PE_Check_AMSConflict>:
 80009e4:	b570      	push	{r4, r5, r6, lr}
 80009e6:	0005      	movs	r5, r0
 80009e8:	2400      	movs	r4, #0
 80009ea:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80009ec:	49b7      	ldr	r1, [pc, #732]	@ (8000ccc <.text_58>)
 80009ee:	4001      	ands	r1, r0
 80009f0:	290d      	cmp	r1, #13
 80009f2:	d101      	bne.n	80009f8 <PE_Check_AMSConflict+0x14>
 80009f4:	2010      	movs	r0, #16
 80009f6:	e01b      	b.n	8000a30 <PE_Check_AMSConflict+0x4c>
 80009f8:	2603      	movs	r6, #3
 80009fa:	200f      	movs	r0, #15
 80009fc:	7f29      	ldrb	r1, [r5, #28]
 80009fe:	2900      	cmp	r1, #0
 8000a00:	d011      	beq.n	8000a26 <PE_Check_AMSConflict+0x42>
 8000a02:	1e49      	subs	r1, r1, #1
 8000a04:	2901      	cmp	r1, #1
 8000a06:	d912      	bls.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a08:	1e89      	subs	r1, r1, #2
 8000a0a:	d011      	beq.n	8000a30 <PE_Check_AMSConflict+0x4c>
 8000a0c:	1e49      	subs	r1, r1, #1
 8000a0e:	d01d      	beq.n	8000a4c <PE_Check_AMSConflict+0x68>
 8000a10:	1e49      	subs	r1, r1, #1
 8000a12:	2909      	cmp	r1, #9
 8000a14:	d90b      	bls.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a16:	390b      	subs	r1, #11
 8000a18:	2901      	cmp	r1, #1
 8000a1a:	d908      	bls.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a1c:	1e89      	subs	r1, r1, #2
 8000a1e:	d004      	beq.n	8000a2a <PE_Check_AMSConflict+0x46>
 8000a20:	394d      	subs	r1, #77	@ 0x4d
 8000a22:	d004      	beq.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a24:	e006      	b.n	8000a34 <PE_Check_AMSConflict+0x50>
 8000a26:	746e      	strb	r6, [r5, #17]
 8000a28:	e011      	b.n	8000a4e <PE_Check_AMSConflict+0x6a>
 8000a2a:	7468      	strb	r0, [r5, #17]
 8000a2c:	e00f      	b.n	8000a4e <PE_Check_AMSConflict+0x6a>
 8000a2e:	2011      	movs	r0, #17
 8000a30:	7468      	strb	r0, [r5, #17]
 8000a32:	e00b      	b.n	8000a4c <PE_Check_AMSConflict+0x68>
 8000a34:	215c      	movs	r1, #92	@ 0x5c
 8000a36:	7c28      	ldrb	r0, [r5, #16]
 8000a38:	f7ff fd22 	bl	8000480 <USBPD_PE_Notification>
 8000a3c:	746e      	strb	r6, [r5, #17]
 8000a3e:	6868      	ldr	r0, [r5, #4]
 8000a40:	6800      	ldr	r0, [r0, #0]
 8000a42:	49c4      	ldr	r1, [pc, #784]	@ (8000d54 <.text_62>)
 8000a44:	4001      	ands	r1, r0
 8000a46:	0230      	lsls	r0, r6, #8
 8000a48:	4281      	cmp	r1, r0
 8000a4a:	d000      	beq.n	8000a4e <PE_Check_AMSConflict+0x6a>
 8000a4c:	2415      	movs	r4, #21
 8000a4e:	0020      	movs	r0, r4
 8000a50:	bd70      	pop	{r4, r5, r6, pc}
	...

08000a54 <.text_43>:
 8000a54:	200002e4 	.word	0x200002e4

08000a58 <PE_PRL_ResetReceived>:
 8000a58:	b538      	push	{r3, r4, r5, lr}
 8000a5a:	0004      	movs	r4, r0
 8000a5c:	48be      	ldr	r0, [pc, #760]	@ (8000d58 <.text_63>)
 8000a5e:	00a2      	lsls	r2, r4, #2
 8000a60:	5885      	ldr	r5, [r0, r2]
 8000a62:	2905      	cmp	r1, #5
 8000a64:	d115      	bne.n	8000a92 <PE_PRL_ResetReceived+0x3a>
 8000a66:	6868      	ldr	r0, [r5, #4]
 8000a68:	6801      	ldr	r1, [r0, #0]
 8000a6a:	2210      	movs	r2, #16
 8000a6c:	4391      	bics	r1, r2
 8000a6e:	6001      	str	r1, [r0, #0]
 8000a70:	6968      	ldr	r0, [r5, #20]
 8000a72:	49ba      	ldr	r1, [pc, #744]	@ (8000d5c <.text_64>)
 8000a74:	4001      	ands	r1, r0
 8000a76:	0150      	lsls	r0, r2, #5
 8000a78:	4308      	orrs	r0, r1
 8000a7a:	6168      	str	r0, [r5, #20]
 8000a7c:	2014      	movs	r0, #20
 8000a7e:	2132      	movs	r1, #50	@ 0x32
 8000a80:	5468      	strb	r0, [r5, r1]
 8000a82:	2000      	movs	r0, #0
 8000a84:	213c      	movs	r1, #60	@ 0x3c
 8000a86:	5468      	strb	r0, [r5, r1]
 8000a88:	211e      	movs	r1, #30
 8000a8a:	7c28      	ldrb	r0, [r5, #16]
 8000a8c:	f7ff fcf8 	bl	8000480 <USBPD_PE_Notification>
 8000a90:	e004      	b.n	8000a9c <PE_PRL_ResetReceived+0x44>
 8000a92:	6968      	ldr	r0, [r5, #20]
 8000a94:	2180      	movs	r1, #128	@ 0x80
 8000a96:	02c9      	lsls	r1, r1, #11
 8000a98:	4301      	orrs	r1, r0
 8000a9a:	6169      	str	r1, [r5, #20]
 8000a9c:	0020      	movs	r0, r4
 8000a9e:	68a9      	ldr	r1, [r5, #8]
 8000aa0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000aa2:	4788      	blx	r1
 8000aa4:	bd31      	pop	{r0, r4, r5, pc}
	...

08000aa8 <.text_45>:
 8000aa8:	0000025d 	.word	0x0000025d

08000aac <.text_46>:
 8000aac:	00000385 	.word	0x00000385

08000ab0 <PE_PRL_BistCompleted>:
 8000ab0:	4770      	bx	lr

08000ab2 <PE_Reset_HardReset>:
 8000ab2:	b538      	push	{r3, r4, r5, lr}
 8000ab4:	0004      	movs	r4, r0
 8000ab6:	2032      	movs	r0, #50	@ 0x32
 8000ab8:	5c20      	ldrb	r0, [r4, r0]
 8000aba:	2800      	cmp	r0, #0
 8000abc:	d003      	beq.n	8000ac6 <PE_Reset_HardReset+0x14>
 8000abe:	215b      	movs	r1, #91	@ 0x5b
 8000ac0:	7c20      	ldrb	r0, [r4, #16]
 8000ac2:	f7ff fcdd 	bl	8000480 <USBPD_PE_Notification>
 8000ac6:	0020      	movs	r0, r4
 8000ac8:	f000 f82c 	bl	8000b24 <PE_Reset_ZI>
 8000acc:	2503      	movs	r5, #3
 8000ace:	6820      	ldr	r0, [r4, #0]
 8000ad0:	6843      	ldr	r3, [r0, #4]
 8000ad2:	402b      	ands	r3, r5
 8000ad4:	7c20      	ldrb	r0, [r4, #16]
 8000ad6:	6861      	ldr	r1, [r4, #4]
 8000ad8:	6809      	ldr	r1, [r1, #0]
 8000ada:	074a      	lsls	r2, r1, #29
 8000adc:	0fd2      	lsrs	r2, r2, #31
 8000ade:	d008      	beq.n	8000af2 <PE_Reset_HardReset+0x40>
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	f004 fdee 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000ae6:	6860      	ldr	r0, [r4, #4]
 8000ae8:	6801      	ldr	r1, [r0, #0]
 8000aea:	2208      	movs	r2, #8
 8000aec:	430a      	orrs	r2, r1
 8000aee:	6002      	str	r2, [r0, #0]
 8000af0:	e007      	b.n	8000b02 <PE_Reset_HardReset+0x50>
 8000af2:	2100      	movs	r1, #0
 8000af4:	f004 fde5 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000af8:	6860      	ldr	r0, [r4, #4]
 8000afa:	6801      	ldr	r1, [r0, #0]
 8000afc:	2208      	movs	r2, #8
 8000afe:	4391      	bics	r1, r2
 8000b00:	6001      	str	r1, [r0, #0]
 8000b02:	6820      	ldr	r0, [r4, #0]
 8000b04:	6840      	ldr	r0, [r0, #4]
 8000b06:	4005      	ands	r5, r0
 8000b08:	6860      	ldr	r0, [r4, #4]
 8000b0a:	6801      	ldr	r1, [r0, #0]
 8000b0c:	2203      	movs	r2, #3
 8000b0e:	4391      	bics	r1, r2
 8000b10:	430d      	orrs	r5, r1
 8000b12:	6005      	str	r5, [r0, #0]
 8000b14:	2101      	movs	r1, #1
 8000b16:	7c20      	ldrb	r0, [r4, #16]
 8000b18:	f004 fe44 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8000b1c:	7c20      	ldrb	r0, [r4, #16]
 8000b1e:	f005 f8ad 	bl	8005c7c <USBPD_PRL_Reset>
 8000b22:	bd31      	pop	{r0, r4, r5, pc}

08000b24 <PE_Reset_ZI>:
 8000b24:	b53e      	push	{r1, r2, r3, r4, r5, lr}
 8000b26:	0004      	movs	r4, r0
 8000b28:	2000      	movs	r0, #0
 8000b2a:	9001      	str	r0, [sp, #4]
 8000b2c:	6860      	ldr	r0, [r4, #4]
 8000b2e:	6801      	ldr	r1, [r0, #0]
 8000b30:	2210      	movs	r2, #16
 8000b32:	4391      	bics	r1, r2
 8000b34:	6001      	str	r1, [r0, #0]
 8000b36:	2100      	movs	r1, #0
 8000b38:	0020      	movs	r0, r4
 8000b3a:	f000 fc34 	bl	80013a6 <PE_SetPowerNegotiation>
 8000b3e:	2193      	movs	r1, #147	@ 0x93
 8000b40:	0089      	lsls	r1, r1, #2
 8000b42:	0020      	movs	r0, r4
 8000b44:	3014      	adds	r0, #20
 8000b46:	f014 fb92 	bl	801526e <__aeabi_memclr>
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	aa01      	add	r2, sp, #4
 8000b4e:	2102      	movs	r1, #2
 8000b50:	7c20      	ldrb	r0, [r4, #16]
 8000b52:	68a5      	ldr	r5, [r4, #8]
 8000b54:	69ad      	ldr	r5, [r5, #24]
 8000b56:	47a8      	blx	r5
 8000b58:	2080      	movs	r0, #128	@ 0x80
 8000b5a:	0440      	lsls	r0, r0, #17
 8000b5c:	9000      	str	r0, [sp, #0]
 8000b5e:	2304      	movs	r3, #4
 8000b60:	466a      	mov	r2, sp
 8000b62:	2106      	movs	r1, #6
 8000b64:	7c20      	ldrb	r0, [r4, #16]
 8000b66:	68a5      	ldr	r5, [r4, #8]
 8000b68:	69ad      	ldr	r5, [r5, #24]
 8000b6a:	47a8      	blx	r5
 8000b6c:	2503      	movs	r5, #3
 8000b6e:	6820      	ldr	r0, [r4, #0]
 8000b70:	6841      	ldr	r1, [r0, #4]
 8000b72:	4029      	ands	r1, r5
 8000b74:	7c20      	ldrb	r0, [r4, #16]
 8000b76:	f004 fde2 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 8000b7a:	6820      	ldr	r0, [r4, #0]
 8000b7c:	6840      	ldr	r0, [r0, #4]
 8000b7e:	4005      	ands	r5, r0
 8000b80:	6860      	ldr	r0, [r4, #4]
 8000b82:	6801      	ldr	r1, [r0, #0]
 8000b84:	4a76      	ldr	r2, [pc, #472]	@ (8000d60 <.text_65>)
 8000b86:	400a      	ands	r2, r1
 8000b88:	06a9      	lsls	r1, r5, #26
 8000b8a:	4311      	orrs	r1, r2
 8000b8c:	6001      	str	r1, [r0, #0]
 8000b8e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000b90 <PE_Reset_Counter>:
 8000b90:	b580      	push	{r7, lr}
 8000b92:	2103      	movs	r1, #3
 8000b94:	2298      	movs	r2, #152	@ 0x98
 8000b96:	0092      	lsls	r2, r2, #2
 8000b98:	1880      	adds	r0, r0, r2
 8000b9a:	f014 fb68 	bl	801526e <__aeabi_memclr>
 8000b9e:	bd01      	pop	{r0, pc}

08000ba0 <PE_Reset_StateMachine>:
 8000ba0:	b538      	push	{r3, r4, r5, lr}
 8000ba2:	0004      	movs	r4, r0
 8000ba4:	2032      	movs	r0, #50	@ 0x32
 8000ba6:	5c20      	ldrb	r0, [r4, r0]
 8000ba8:	2800      	cmp	r0, #0
 8000baa:	d003      	beq.n	8000bb4 <PE_Reset_StateMachine+0x14>
 8000bac:	215b      	movs	r1, #91	@ 0x5b
 8000bae:	7c20      	ldrb	r0, [r4, #16]
 8000bb0:	f7ff fc66 	bl	8000480 <USBPD_PE_Notification>
 8000bb4:	0020      	movs	r0, r4
 8000bb6:	f7ff ffb5 	bl	8000b24 <PE_Reset_ZI>
 8000bba:	2101      	movs	r1, #1
 8000bbc:	0020      	movs	r0, r4
 8000bbe:	f000 fbf2 	bl	80013a6 <PE_SetPowerNegotiation>
 8000bc2:	7c20      	ldrb	r0, [r4, #16]
 8000bc4:	f005 f85a 	bl	8005c7c <USBPD_PRL_Reset>
 8000bc8:	6860      	ldr	r0, [r4, #4]
 8000bca:	6801      	ldr	r1, [r0, #0]
 8000bcc:	2501      	movs	r5, #1
 8000bce:	08ca      	lsrs	r2, r1, #3
 8000bd0:	402a      	ands	r2, r5
 8000bd2:	078b      	lsls	r3, r1, #30
 8000bd4:	0f9b      	lsrs	r3, r3, #30
 8000bd6:	7c20      	ldrb	r0, [r4, #16]
 8000bd8:	0889      	lsrs	r1, r1, #2
 8000bda:	400d      	ands	r5, r1
 8000bdc:	d004      	beq.n	8000be8 <PE_Reset_StateMachine+0x48>
 8000bde:	2101      	movs	r1, #1
 8000be0:	f004 fd6f 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000be4:	2002      	movs	r0, #2
 8000be6:	e003      	b.n	8000bf0 <PE_Reset_StateMachine+0x50>
 8000be8:	2100      	movs	r1, #0
 8000bea:	f004 fd6a 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000bee:	203e      	movs	r0, #62	@ 0x3e
 8000bf0:	7460      	strb	r0, [r4, #17]
 8000bf2:	bd31      	pop	{r0, r4, r5, pc}

08000bf4 <PE_ExtRevisionInteroperability>:
 8000bf4:	b570      	push	{r4, r5, r6, lr}
 8000bf6:	000a      	movs	r2, r1
 8000bf8:	4957      	ldr	r1, [pc, #348]	@ (8000d58 <.text_63>)
 8000bfa:	0083      	lsls	r3, r0, #2
 8000bfc:	58cb      	ldr	r3, [r1, r3]
 8000bfe:	685c      	ldr	r4, [r3, #4]
 8000c00:	6825      	ldr	r5, [r4, #0]
 8000c02:	2103      	movs	r1, #3
 8000c04:	2603      	movs	r6, #3
 8000c06:	402e      	ands	r6, r5
 8000c08:	42b2      	cmp	r2, r6
 8000c0a:	db00      	blt.n	8000c0e <PE_ExtRevisionInteroperability+0x1a>
 8000c0c:	0032      	movs	r2, r6
 8000c0e:	438d      	bics	r5, r1
 8000c10:	400a      	ands	r2, r1
 8000c12:	432a      	orrs	r2, r5
 8000c14:	6022      	str	r2, [r4, #0]
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	6814      	ldr	r4, [r2, #0]
 8000c1a:	2503      	movs	r5, #3
 8000c1c:	4025      	ands	r5, r4
 8000c1e:	2d01      	cmp	r5, #1
 8000c20:	d101      	bne.n	8000c26 <PE_ExtRevisionInteroperability+0x32>
 8000c22:	2500      	movs	r5, #0
 8000c24:	e000      	b.n	8000c28 <PE_ExtRevisionInteroperability+0x34>
 8000c26:	2520      	movs	r5, #32
 8000c28:	2620      	movs	r6, #32
 8000c2a:	43b4      	bics	r4, r6
 8000c2c:	4325      	orrs	r5, r4
 8000c2e:	6015      	str	r5, [r2, #0]
 8000c30:	685a      	ldr	r2, [r3, #4]
 8000c32:	6812      	ldr	r2, [r2, #0]
 8000c34:	4011      	ands	r1, r2
 8000c36:	f004 fd76 	bl	8005726 <USBPD_PRL_SetHeaderSpecification>
 8000c3a:	bd70      	pop	{r4, r5, r6, pc}

08000c3c <PE_PRL_FastRoleSwapReception>:
 8000c3c:	4946      	ldr	r1, [pc, #280]	@ (8000d58 <.text_63>)
 8000c3e:	0082      	lsls	r2, r0, #2
 8000c40:	5889      	ldr	r1, [r1, r2]
 8000c42:	7f0a      	ldrb	r2, [r1, #28]
 8000c44:	2a09      	cmp	r2, #9
 8000c46:	d100      	bne.n	8000c4a <PE_PRL_FastRoleSwapReception+0xe>
 8000c48:	4770      	bx	lr
 8000c4a:	b510      	push	{r4, lr}
 8000c4c:	684a      	ldr	r2, [r1, #4]
 8000c4e:	6813      	ldr	r3, [r2, #0]
 8000c50:	2410      	movs	r4, #16
 8000c52:	431c      	orrs	r4, r3
 8000c54:	6014      	str	r4, [r2, #0]
 8000c56:	694a      	ldr	r2, [r1, #20]
 8000c58:	2380      	movs	r3, #128	@ 0x80
 8000c5a:	029b      	lsls	r3, r3, #10
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	614b      	str	r3, [r1, #20]

08000c60 <.text_54>:
 8000c60:	6889      	ldr	r1, [r1, #8]
 8000c62:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000c64:	4788      	blx	r1
 8000c66:	bd10      	pop	{r4, pc}

08000c68 <PE_PRL_PostReceiveEvent>:
 8000c68:	b530      	push	{r4, r5, lr}
 8000c6a:	4a3b      	ldr	r2, [pc, #236]	@ (8000d58 <.text_63>)
 8000c6c:	0080      	lsls	r0, r0, #2
 8000c6e:	5813      	ldr	r3, [r2, r0]
 8000c70:	2400      	movs	r4, #0
 8000c72:	2000      	movs	r0, #0
 8000c74:	191a      	adds	r2, r3, r4
 8000c76:	4d09      	ldr	r5, [pc, #36]	@ (8000c9c <.text_56>)
 8000c78:	1952      	adds	r2, r2, r5
 8000c7a:	7815      	ldrb	r5, [r2, #0]
 8000c7c:	2d00      	cmp	r5, #0
 8000c7e:	d004      	beq.n	8000c8a <PE_PRL_PostReceiveEvent+0x22>
 8000c80:	1c64      	adds	r4, r4, #1
 8000c82:	b2e4      	uxtb	r4, r4
 8000c84:	2c01      	cmp	r4, #1
 8000c86:	d9f5      	bls.n	8000c74 <PE_PRL_PostReceiveEvent+0xc>
 8000c88:	bd30      	pop	{r4, r5, pc}
 8000c8a:	2020      	movs	r0, #32
 8000c8c:	7010      	strb	r0, [r2, #0]
 8000c8e:	2001      	movs	r0, #1
 8000c90:	7813      	ldrb	r3, [r2, #0]
 8000c92:	2401      	movs	r4, #1
 8000c94:	408c      	lsls	r4, r1
 8000c96:	431c      	orrs	r4, r3
 8000c98:	7014      	strb	r4, [r2, #0]
 8000c9a:	bd30      	pop	{r4, r5, pc}

08000c9c <.text_56>:
 8000c9c:	0000024d 	.word	0x0000024d

08000ca0 <PE_PRL_PostReceiveEventError>:
 8000ca0:	b530      	push	{r4, r5, lr}
 8000ca2:	492d      	ldr	r1, [pc, #180]	@ (8000d58 <.text_63>)
 8000ca4:	0080      	lsls	r0, r0, #2
 8000ca6:	5809      	ldr	r1, [r1, r0]
 8000ca8:	2000      	movs	r0, #0
 8000caa:	2200      	movs	r2, #0
 8000cac:	b2d3      	uxtb	r3, r2
 8000cae:	18cb      	adds	r3, r1, r3
 8000cb0:	4c2c      	ldr	r4, [pc, #176]	@ (8000d64 <.text_66>)
 8000cb2:	191b      	adds	r3, r3, r4
 8000cb4:	781c      	ldrb	r4, [r3, #0]
 8000cb6:	2560      	movs	r5, #96	@ 0x60
 8000cb8:	4025      	ands	r5, r4
 8000cba:	2d20      	cmp	r5, #32
 8000cbc:	d004      	beq.n	8000cc8 <PE_PRL_PostReceiveEventError+0x28>
 8000cbe:	1c52      	adds	r2, r2, #1
 8000cc0:	b2d3      	uxtb	r3, r2
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d3f2      	bcc.n	8000cac <PE_PRL_PostReceiveEventError+0xc>
 8000cc6:	bd30      	pop	{r4, r5, pc}
 8000cc8:	7018      	strb	r0, [r3, #0]
 8000cca:	bd30      	pop	{r4, r5, pc}

08000ccc <.text_58>:
 8000ccc:	0000f01f 	.word	0x0000f01f

08000cd0 <PE_PRL_PostReceiveEventCopy>:
 8000cd0:	b538      	push	{r3, r4, r5, lr}
 8000cd2:	4a21      	ldr	r2, [pc, #132]	@ (8000d58 <.text_63>)
 8000cd4:	0080      	lsls	r0, r0, #2
 8000cd6:	5813      	ldr	r3, [r2, r0]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	b2d0      	uxtb	r0, r2
 8000cdc:	181c      	adds	r4, r3, r0
 8000cde:	4d21      	ldr	r5, [pc, #132]	@ (8000d64 <.text_66>)
 8000ce0:	5d64      	ldrb	r4, [r4, r5]
 8000ce2:	2560      	movs	r5, #96	@ 0x60
 8000ce4:	4025      	ands	r5, r4
 8000ce6:	2d20      	cmp	r5, #32
 8000ce8:	d004      	beq.n	8000cf4 <PE_PRL_PostReceiveEventCopy+0x24>
 8000cea:	1c52      	adds	r2, r2, #1
 8000cec:	b2d0      	uxtb	r0, r2
 8000cee:	2802      	cmp	r0, #2
 8000cf0:	d3f3      	bcc.n	8000cda <PE_PRL_PostReceiveEventCopy+0xa>
 8000cf2:	bd31      	pop	{r0, r4, r5, pc}
 8000cf4:	2284      	movs	r2, #132	@ 0x84
 8000cf6:	0052      	lsls	r2, r2, #1
 8000cf8:	4350      	muls	r0, r2
 8000cfa:	1818      	adds	r0, r3, r0
 8000cfc:	303d      	adds	r0, #61	@ 0x3d
 8000cfe:	f014 faab 	bl	8015258 <__aeabi_memcpy>
 8000d02:	bd31      	pop	{r0, r4, r5, pc}

08000d04 <PE_PRL_PostReceiveEventComplete>:
 8000d04:	b538      	push	{r3, r4, r5, lr}
 8000d06:	4914      	ldr	r1, [pc, #80]	@ (8000d58 <.text_63>)
 8000d08:	0082      	lsls	r2, r0, #2
 8000d0a:	5889      	ldr	r1, [r1, r2]
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	1c5a      	adds	r2, r3, #1
 8000d10:	18cb      	adds	r3, r1, r3
 8000d12:	4c14      	ldr	r4, [pc, #80]	@ (8000d64 <.text_66>)
 8000d14:	191b      	adds	r3, r3, r4
 8000d16:	781c      	ldrb	r4, [r3, #0]
 8000d18:	2560      	movs	r5, #96	@ 0x60
 8000d1a:	4025      	ands	r5, r4
 8000d1c:	2d20      	cmp	r5, #32
 8000d1e:	d003      	beq.n	8000d28 <PE_PRL_PostReceiveEventComplete+0x24>
 8000d20:	b2d3      	uxtb	r3, r2
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d3f3      	bcc.n	8000d0e <PE_PRL_PostReceiveEventComplete+0xa>
 8000d26:	bd31      	pop	{r0, r4, r5, pc}
 8000d28:	781c      	ldrb	r4, [r3, #0]
 8000d2a:	2540      	movs	r5, #64	@ 0x40
 8000d2c:	4325      	orrs	r5, r4
 8000d2e:	701d      	strb	r5, [r3, #0]
 8000d30:	233c      	movs	r3, #60	@ 0x3c
 8000d32:	5ccb      	ldrb	r3, [r1, r3]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d101      	bne.n	8000d3c <PE_PRL_PostReceiveEventComplete+0x38>
 8000d38:	233c      	movs	r3, #60	@ 0x3c
 8000d3a:	54ca      	strb	r2, [r1, r3]
 8000d3c:	6889      	ldr	r1, [r1, #8]
 8000d3e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000d40:	4788      	blx	r1
 8000d42:	bd31      	pop	{r0, r4, r5, pc}

08000d44 <PE_Get_UnchunkedSupport>:
 8000d44:	4904      	ldr	r1, [pc, #16]	@ (8000d58 <.text_63>)
 8000d46:	0080      	lsls	r0, r0, #2
 8000d48:	5808      	ldr	r0, [r1, r0]
 8000d4a:	6840      	ldr	r0, [r0, #4]
 8000d4c:	6800      	ldr	r0, [r0, #0]
 8000d4e:	0181      	lsls	r1, r0, #6
 8000d50:	0fc8      	lsrs	r0, r1, #31
 8000d52:	4770      	bx	lr

08000d54 <.text_62>:
 8000d54:	00000704 	.word	0x00000704

08000d58 <.text_63>:
 8000d58:	200002e4 	.word	0x200002e4

08000d5c <.text_64>:
 8000d5c:	fffff9ff 	.word	0xfffff9ff

08000d60 <.text_65>:
 8000d60:	f3ffffff 	.word	0xf3ffffff

08000d64 <.text_66>:
 8000d64:	0000024d 	.word	0x0000024d

08000d68 <PE_SubStateMachine_Generic>:
 8000d68:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000d6a:	b08d      	sub	sp, #52	@ 0x34
 8000d6c:	0004      	movs	r4, r0
 8000d6e:	2002      	movs	r0, #2
 8000d70:	9004      	str	r0, [sp, #16]
 8000d72:	2500      	movs	r5, #0
 8000d74:	9503      	str	r5, [sp, #12]
 8000d76:	2601      	movs	r6, #1
 8000d78:	2714      	movs	r7, #20
 8000d7a:	7c61      	ldrb	r1, [r4, #17]
 8000d7c:	2901      	cmp	r1, #1
 8000d7e:	d100      	bne.n	8000d82 <PE_SubStateMachine_Generic+0x1a>
 8000d80:	e195      	b.n	80010ae <PE_SubStateMachine_Generic+0x346>
 8000d82:	2918      	cmp	r1, #24
 8000d84:	d03f      	beq.n	8000e06 <PE_SubStateMachine_Generic+0x9e>
 8000d86:	2919      	cmp	r1, #25
 8000d88:	d050      	beq.n	8000e2c <PE_SubStateMachine_Generic+0xc4>
 8000d8a:	291d      	cmp	r1, #29
 8000d8c:	d100      	bne.n	8000d90 <PE_SubStateMachine_Generic+0x28>
 8000d8e:	e092      	b.n	8000eb6 <PE_SubStateMachine_Generic+0x14e>
 8000d90:	2927      	cmp	r1, #39	@ 0x27
 8000d92:	d100      	bne.n	8000d96 <PE_SubStateMachine_Generic+0x2e>
 8000d94:	e0b0      	b.n	8000ef8 <PE_SubStateMachine_Generic+0x190>
 8000d96:	2928      	cmp	r1, #40	@ 0x28
 8000d98:	d100      	bne.n	8000d9c <PE_SubStateMachine_Generic+0x34>
 8000d9a:	e0b9      	b.n	8000f10 <PE_SubStateMachine_Generic+0x1a8>
 8000d9c:	2929      	cmp	r1, #41	@ 0x29
 8000d9e:	d100      	bne.n	8000da2 <PE_SubStateMachine_Generic+0x3a>
 8000da0:	e0c0      	b.n	8000f24 <PE_SubStateMachine_Generic+0x1bc>
 8000da2:	292c      	cmp	r1, #44	@ 0x2c
 8000da4:	d100      	bne.n	8000da8 <PE_SubStateMachine_Generic+0x40>
 8000da6:	e2bc      	b.n	8001322 <PE_SubStateMachine_Generic+0x5ba>
 8000da8:	2930      	cmp	r1, #48	@ 0x30
 8000daa:	d100      	bne.n	8000dae <PE_SubStateMachine_Generic+0x46>
 8000dac:	e1de      	b.n	800116c <PE_SubStateMachine_Generic+0x404>
 8000dae:	293a      	cmp	r1, #58	@ 0x3a
 8000db0:	d100      	bne.n	8000db4 <PE_SubStateMachine_Generic+0x4c>
 8000db2:	e28c      	b.n	80012ce <PE_SubStateMachine_Generic+0x566>
 8000db4:	293b      	cmp	r1, #59	@ 0x3b
 8000db6:	d100      	bne.n	8000dba <PE_SubStateMachine_Generic+0x52>
 8000db8:	e270      	b.n	800129c <PE_SubStateMachine_Generic+0x534>
 8000dba:	293c      	cmp	r1, #60	@ 0x3c
 8000dbc:	d100      	bne.n	8000dc0 <PE_SubStateMachine_Generic+0x58>
 8000dbe:	e247      	b.n	8001250 <PE_SubStateMachine_Generic+0x4e8>
 8000dc0:	294b      	cmp	r1, #75	@ 0x4b
 8000dc2:	d100      	bne.n	8000dc6 <PE_SubStateMachine_Generic+0x5e>
 8000dc4:	e114      	b.n	8000ff0 <PE_SubStateMachine_Generic+0x288>
 8000dc6:	2963      	cmp	r1, #99	@ 0x63
 8000dc8:	d100      	bne.n	8000dcc <PE_SubStateMachine_Generic+0x64>
 8000dca:	e178      	b.n	80010be <PE_SubStateMachine_Generic+0x356>
 8000dcc:	2964      	cmp	r1, #100	@ 0x64
 8000dce:	d100      	bne.n	8000dd2 <PE_SubStateMachine_Generic+0x6a>
 8000dd0:	e1a0      	b.n	8001114 <PE_SubStateMachine_Generic+0x3ac>
 8000dd2:	2967      	cmp	r1, #103	@ 0x67
 8000dd4:	d100      	bne.n	8000dd8 <PE_SubStateMachine_Generic+0x70>
 8000dd6:	e120      	b.n	800101a <PE_SubStateMachine_Generic+0x2b2>
 8000dd8:	2968      	cmp	r1, #104	@ 0x68
 8000dda:	d100      	bne.n	8000dde <PE_SubStateMachine_Generic+0x76>
 8000ddc:	e138      	b.n	8001050 <PE_SubStateMachine_Generic+0x2e8>
 8000dde:	2974      	cmp	r1, #116	@ 0x74
 8000de0:	d100      	bne.n	8000de4 <PE_SubStateMachine_Generic+0x7c>
 8000de2:	e1f3      	b.n	80011cc <PE_SubStateMachine_Generic+0x464>
 8000de4:	2993      	cmp	r1, #147	@ 0x93
 8000de6:	d100      	bne.n	8000dea <PE_SubStateMachine_Generic+0x82>
 8000de8:	e0a6      	b.n	8000f38 <PE_SubStateMachine_Generic+0x1d0>
 8000dea:	2994      	cmp	r1, #148	@ 0x94
 8000dec:	d100      	bne.n	8000df0 <PE_SubStateMachine_Generic+0x88>
 8000dee:	e0a7      	b.n	8000f40 <PE_SubStateMachine_Generic+0x1d8>
 8000df0:	2995      	cmp	r1, #149	@ 0x95
 8000df2:	d100      	bne.n	8000df6 <PE_SubStateMachine_Generic+0x8e>
 8000df4:	e0bd      	b.n	8000f72 <PE_SubStateMachine_Generic+0x20a>
 8000df6:	2999      	cmp	r1, #153	@ 0x99
 8000df8:	d000      	beq.n	8000dfc <PE_SubStateMachine_Generic+0x94>
 8000dfa:	e297      	b.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 8000dfc:	2106      	movs	r1, #6
 8000dfe:	0020      	movs	r0, r4
 8000e00:	f7ff fd44 	bl	800088c <PE_Send_RESET>
 8000e04:	e220      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 8000e06:	6861      	ldr	r1, [r4, #4]
 8000e08:	6809      	ldr	r1, [r1, #0]
 8000e0a:	0889      	lsrs	r1, r1, #2
 8000e0c:	400e      	ands	r6, r1
 8000e0e:	d002      	beq.n	8000e16 <PE_SubStateMachine_Generic+0xae>
 8000e10:	6960      	ldr	r0, [r4, #20]
 8000e12:	0741      	lsls	r1, r0, #29
 8000e14:	0fc8      	lsrs	r0, r1, #31
 8000e16:	9000      	str	r0, [sp, #0]
 8000e18:	2319      	movs	r3, #25
 8000e1a:	2208      	movs	r2, #8
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	0020      	movs	r0, r4
 8000e20:	f000 fb76 	bl	8001510 <PE_Send_CtrlMessage>
 8000e24:	2800      	cmp	r0, #0
 8000e26:	d156      	bne.n	8000ed6 <PE_SubStateMachine_Generic+0x16e>
 8000e28:	2007      	movs	r0, #7
 8000e2a:	e107      	b.n	800103c <PE_SubStateMachine_Generic+0x2d4>
 8000e2c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000e2e:	7800      	ldrb	r0, [r0, #0]
 8000e30:	2811      	cmp	r0, #17
 8000e32:	d13c      	bne.n	8000eae <PE_SubStateMachine_Generic+0x146>
 8000e34:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8000e36:	0bc1      	lsrs	r1, r0, #15
 8000e38:	d11e      	bne.n	8000e78 <PE_SubStateMachine_Generic+0x110>
 8000e3a:	0441      	lsls	r1, r0, #17
 8000e3c:	0f49      	lsrs	r1, r1, #29
 8000e3e:	d01b      	beq.n	8000e78 <PE_SubStateMachine_Generic+0x110>
 8000e40:	06c0      	lsls	r0, r0, #27
 8000e42:	0ec0      	lsrs	r0, r0, #27
 8000e44:	2804      	cmp	r0, #4
 8000e46:	d117      	bne.n	8000e78 <PE_SubStateMachine_Generic+0x110>
 8000e48:	008b      	lsls	r3, r1, #2
 8000e4a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8000e4c:	1c82      	adds	r2, r0, #2
 8000e4e:	2105      	movs	r1, #5
 8000e50:	7c20      	ldrb	r0, [r4, #16]
 8000e52:	68a6      	ldr	r6, [r4, #8]
 8000e54:	69b6      	ldr	r6, [r6, #24]
 8000e56:	47b0      	blx	r6
 8000e58:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000e5a:	7800      	ldrb	r0, [r0, #0]
 8000e5c:	2814      	cmp	r0, #20
 8000e5e:	d004      	beq.n	8000e6a <PE_SubStateMachine_Generic+0x102>
 8000e60:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8000e62:	700f      	strb	r7, [r1, #0]
 8000e64:	0020      	movs	r0, r4
 8000e66:	f7ff fd76 	bl	8000956 <PE_Clear_RxEvent>
 8000e6a:	2003      	movs	r0, #3
 8000e6c:	7460      	strb	r0, [r4, #17]
 8000e6e:	9504      	str	r5, [sp, #16]
 8000e70:	2107      	movs	r1, #7
 8000e72:	7c20      	ldrb	r0, [r4, #16]
 8000e74:	f7ff fb04 	bl	8000480 <USBPD_PE_Notification>
 8000e78:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8000e7a:	21f0      	movs	r1, #240	@ 0xf0
 8000e7c:	0209      	lsls	r1, r1, #8
 8000e7e:	4001      	ands	r1, r0
 8000e80:	d115      	bne.n	8000eae <PE_SubStateMachine_Generic+0x146>
 8000e82:	06c0      	lsls	r0, r0, #27
 8000e84:	0ec0      	lsrs	r0, r0, #27
 8000e86:	2804      	cmp	r0, #4
 8000e88:	d001      	beq.n	8000e8e <PE_SubStateMachine_Generic+0x126>
 8000e8a:	2810      	cmp	r0, #16
 8000e8c:	d10f      	bne.n	8000eae <PE_SubStateMachine_Generic+0x146>
 8000e8e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000e90:	7800      	ldrb	r0, [r0, #0]
 8000e92:	2814      	cmp	r0, #20
 8000e94:	d004      	beq.n	8000ea0 <PE_SubStateMachine_Generic+0x138>
 8000e96:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000e98:	7007      	strb	r7, [r0, #0]
 8000e9a:	0020      	movs	r0, r4
 8000e9c:	f7ff fd5b 	bl	8000956 <PE_Clear_RxEvent>
 8000ea0:	2003      	movs	r0, #3
 8000ea2:	7460      	strb	r0, [r4, #17]
 8000ea4:	9504      	str	r5, [sp, #16]
 8000ea6:	2108      	movs	r1, #8
 8000ea8:	7c20      	ldrb	r0, [r4, #16]
 8000eaa:	f7ff fae9 	bl	8000480 <USBPD_PE_Notification>
 8000eae:	8be0      	ldrh	r0, [r4, #30]
 8000eb0:	2180      	movs	r1, #128	@ 0x80
 8000eb2:	0209      	lsls	r1, r1, #8
 8000eb4:	e099      	b.n	8000fea <PE_SubStateMachine_Generic+0x282>
 8000eb6:	9505      	str	r5, [sp, #20]
 8000eb8:	ab05      	add	r3, sp, #20
 8000eba:	aa06      	add	r2, sp, #24
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	7c20      	ldrb	r0, [r4, #16]
 8000ec0:	68a5      	ldr	r5, [r4, #8]
 8000ec2:	696d      	ldr	r5, [r5, #20]
 8000ec4:	47a8      	blx	r5
 8000ec6:	2104      	movs	r1, #4
 8000ec8:	9805      	ldr	r0, [sp, #20]
 8000eca:	f000 fabf 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8000ece:	2800      	cmp	r0, #0
 8000ed0:	d002      	beq.n	8000ed8 <PE_SubStateMachine_Generic+0x170>
 8000ed2:	2003      	movs	r0, #3
 8000ed4:	7460      	strb	r0, [r4, #17]
 8000ed6:	e22a      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8000ed8:	9002      	str	r0, [sp, #8]
 8000eda:	2003      	movs	r0, #3
 8000edc:	9001      	str	r0, [sp, #4]
 8000ede:	9805      	ldr	r0, [sp, #20]
 8000ee0:	0880      	lsrs	r0, r0, #2
 8000ee2:	9000      	str	r0, [sp, #0]
 8000ee4:	ab06      	add	r3, sp, #24
 8000ee6:	2204      	movs	r2, #4
 8000ee8:	2100      	movs	r1, #0
 8000eea:	0020      	movs	r0, r4
 8000eec:	f000 fb3b 	bl	8001566 <PE_Send_DataMessage>
 8000ef0:	2800      	cmp	r0, #0
 8000ef2:	d1f0      	bne.n	8000ed6 <PE_SubStateMachine_Generic+0x16e>
 8000ef4:	210a      	movs	r1, #10
 8000ef6:	e165      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 8000ef8:	2012      	movs	r0, #18
 8000efa:	7720      	strb	r0, [r4, #28]
 8000efc:	2105      	movs	r1, #5
 8000efe:	7c20      	ldrb	r0, [r4, #16]
 8000f00:	f004 feab 	bl	8005c5a <USBDPD_PRL_BistCarrierEyeMode>
 8000f04:	2028      	movs	r0, #40	@ 0x28
 8000f06:	7460      	strb	r0, [r4, #17]
 8000f08:	484f      	ldr	r0, [pc, #316]	@ (8001048 <PE_SubStateMachine_Generic+0x2e0>)
 8000f0a:	83e0      	strh	r0, [r4, #30]
 8000f0c:	202d      	movs	r0, #45	@ 0x2d
 8000f0e:	e099      	b.n	8001044 <PE_SubStateMachine_Generic+0x2dc>
 8000f10:	8be0      	ldrh	r0, [r4, #30]
 8000f12:	03f1      	lsls	r1, r6, #15
 8000f14:	4288      	cmp	r0, r1
 8000f16:	d10e      	bne.n	8000f36 <PE_SubStateMachine_Generic+0x1ce>
 8000f18:	2105      	movs	r1, #5
 8000f1a:	7c20      	ldrb	r0, [r4, #16]
 8000f1c:	f004 fea5 	bl	8005c6a <USBDPD_PRL_BistCarrierEyeModeExit>
 8000f20:	83e5      	strh	r5, [r4, #30]
 8000f22:	e191      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 8000f24:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000f26:	7800      	ldrb	r0, [r0, #0]
 8000f28:	2814      	cmp	r0, #20
 8000f2a:	d004      	beq.n	8000f36 <PE_SubStateMachine_Generic+0x1ce>
 8000f2c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000f2e:	7007      	strb	r7, [r0, #0]
 8000f30:	0020      	movs	r0, r4
 8000f32:	f7ff fd10 	bl	8000956 <PE_Clear_RxEvent>
 8000f36:	e1fa      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8000f38:	0020      	movs	r0, r4
 8000f3a:	f000 f9fb 	bl	8001334 <PE_SubStateMachine_ReceiveDRS>
 8000f3e:	e1f6      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8000f40:	6861      	ldr	r1, [r4, #4]
 8000f42:	6809      	ldr	r1, [r1, #0]
 8000f44:	0889      	lsrs	r1, r1, #2
 8000f46:	400e      	ands	r6, r1
 8000f48:	d002      	beq.n	8000f50 <PE_SubStateMachine_Generic+0x1e8>
 8000f4a:	6960      	ldr	r0, [r4, #20]
 8000f4c:	0741      	lsls	r1, r0, #29
 8000f4e:	0fc8      	lsrs	r0, r1, #31
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	2395      	movs	r3, #149	@ 0x95
 8000f54:	2209      	movs	r2, #9
 8000f56:	2100      	movs	r1, #0
 8000f58:	0020      	movs	r0, r4
 8000f5a:	f000 fad9 	bl	8001510 <PE_Send_CtrlMessage>
 8000f5e:	2800      	cmp	r0, #0
 8000f60:	d1ed      	bne.n	8000f3e <PE_SubStateMachine_Generic+0x1d6>
 8000f62:	2010      	movs	r0, #16
 8000f64:	7720      	strb	r0, [r4, #28]
 8000f66:	4839      	ldr	r0, [pc, #228]	@ (800104c <PE_SubStateMachine_Generic+0x2e4>)
 8000f68:	83e0      	strh	r0, [r4, #30]
 8000f6a:	201b      	movs	r0, #27
 8000f6c:	9004      	str	r0, [sp, #16]
 8000f6e:	2122      	movs	r1, #34	@ 0x22
 8000f70:	e128      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 8000f72:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000f74:	7800      	ldrb	r0, [r0, #0]
 8000f76:	2814      	cmp	r0, #20
 8000f78:	d035      	beq.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000f7a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8000f7c:	21f0      	movs	r1, #240	@ 0xf0
 8000f7e:	0209      	lsls	r1, r1, #8
 8000f80:	4001      	ands	r1, r0
 8000f82:	d130      	bne.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000f84:	211f      	movs	r1, #31
 8000f86:	231f      	movs	r3, #31
 8000f88:	4003      	ands	r3, r0
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d006      	beq.n	8000f9c <PE_SubStateMachine_Generic+0x234>
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	d008      	beq.n	8000fa4 <PE_SubStateMachine_Generic+0x23c>
 8000f92:	2b0c      	cmp	r3, #12
 8000f94:	d006      	beq.n	8000fa4 <PE_SubStateMachine_Generic+0x23c>
 8000f96:	2b10      	cmp	r3, #16
 8000f98:	d015      	beq.n	8000fc6 <PE_SubStateMachine_Generic+0x25e>
 8000f9a:	e024      	b.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000f9c:	0020      	movs	r0, r4
 8000f9e:	f000 fa6d 	bl	800147c <PE_SwitchDataRole>
 8000fa2:	e008      	b.n	8000fb6 <PE_SubStateMachine_Generic+0x24e>
 8000fa4:	4001      	ands	r1, r0
 8000fa6:	290c      	cmp	r1, #12
 8000fa8:	d101      	bne.n	8000fae <PE_SubStateMachine_Generic+0x246>
 8000faa:	2126      	movs	r1, #38	@ 0x26
 8000fac:	e000      	b.n	8000fb0 <PE_SubStateMachine_Generic+0x248>
 8000fae:	2127      	movs	r1, #39	@ 0x27
 8000fb0:	7c20      	ldrb	r0, [r4, #16]
 8000fb2:	f7ff fa65 	bl	8000480 <USBPD_PE_Notification>
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	7460      	strb	r0, [r4, #17]
 8000fba:	9504      	str	r5, [sp, #16]
 8000fbc:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000fbe:	7800      	ldrb	r0, [r0, #0]
 8000fc0:	2814      	cmp	r0, #20
 8000fc2:	d10b      	bne.n	8000fdc <PE_SubStateMachine_Generic+0x274>
 8000fc4:	e00f      	b.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000fc6:	2128      	movs	r1, #40	@ 0x28
 8000fc8:	7c20      	ldrb	r0, [r4, #16]
 8000fca:	f7ff fa59 	bl	8000480 <USBPD_PE_Notification>
 8000fce:	2003      	movs	r0, #3
 8000fd0:	7460      	strb	r0, [r4, #17]
 8000fd2:	9504      	str	r5, [sp, #16]
 8000fd4:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000fd6:	7800      	ldrb	r0, [r0, #0]
 8000fd8:	2814      	cmp	r0, #20
 8000fda:	d004      	beq.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000fdc:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000fde:	7007      	strb	r7, [r0, #0]
 8000fe0:	0020      	movs	r0, r4
 8000fe2:	f7ff fcb8 	bl	8000956 <PE_Clear_RxEvent>
 8000fe6:	8be0      	ldrh	r0, [r4, #30]
 8000fe8:	03f1      	lsls	r1, r6, #15
 8000fea:	4288      	cmp	r0, r1
 8000fec:	d12b      	bne.n	8001046 <PE_SubStateMachine_Generic+0x2de>
 8000fee:	e12b      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 8000ff0:	ab03      	add	r3, sp, #12
 8000ff2:	aa05      	add	r2, sp, #20
 8000ff4:	2114      	movs	r1, #20
 8000ff6:	7c20      	ldrb	r0, [r4, #16]
 8000ff8:	68a5      	ldr	r5, [r4, #8]
 8000ffa:	696d      	ldr	r5, [r5, #20]
 8000ffc:	47a8      	blx	r5
 8000ffe:	9803      	ldr	r0, [sp, #12]
 8001000:	2800      	cmp	r0, #0
 8001002:	d100      	bne.n	8001006 <PE_SubStateMachine_Generic+0x29e>
 8001004:	e192      	b.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 8001006:	2000      	movs	r0, #0
 8001008:	9002      	str	r0, [sp, #8]
 800100a:	2003      	movs	r0, #3
 800100c:	9001      	str	r0, [sp, #4]
 800100e:	9803      	ldr	r0, [sp, #12]
 8001010:	0880      	lsrs	r0, r0, #2
 8001012:	9000      	str	r0, [sp, #0]
 8001014:	ab05      	add	r3, sp, #20
 8001016:	220c      	movs	r2, #12
 8001018:	e154      	b.n	80012c4 <PE_SubStateMachine_Generic+0x55c>
 800101a:	6861      	ldr	r1, [r4, #4]
 800101c:	6809      	ldr	r1, [r1, #0]
 800101e:	0889      	lsrs	r1, r1, #2
 8001020:	4031      	ands	r1, r6
 8001022:	d000      	beq.n	8001026 <PE_SubStateMachine_Generic+0x2be>
 8001024:	2001      	movs	r0, #1
 8001026:	9000      	str	r0, [sp, #0]
 8001028:	2368      	movs	r3, #104	@ 0x68
 800102a:	2218      	movs	r2, #24
 800102c:	2031      	movs	r0, #49	@ 0x31
 800102e:	5c21      	ldrb	r1, [r4, r0]
 8001030:	0020      	movs	r0, r4
 8001032:	f000 fa6d 	bl	8001510 <PE_Send_CtrlMessage>
 8001036:	2800      	cmp	r0, #0
 8001038:	d105      	bne.n	8001046 <PE_SubStateMachine_Generic+0x2de>
 800103a:	200f      	movs	r0, #15
 800103c:	7720      	strb	r0, [r4, #28]
 800103e:	4803      	ldr	r0, [pc, #12]	@ (800104c <PE_SubStateMachine_Generic+0x2e4>)
 8001040:	83e0      	strh	r0, [r4, #30]
 8001042:	201b      	movs	r0, #27
 8001044:	9004      	str	r0, [sp, #16]
 8001046:	e172      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001048:	0000802d 	.word	0x0000802d
 800104c:	0000801b 	.word	0x0000801b
 8001050:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001052:	7800      	ldrb	r0, [r0, #0]
 8001054:	2814      	cmp	r0, #20
 8001056:	d023      	beq.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001058:	2030      	movs	r0, #48	@ 0x30
 800105a:	5c20      	ldrb	r0, [r4, r0]
 800105c:	2131      	movs	r1, #49	@ 0x31
 800105e:	5c61      	ldrb	r1, [r4, r1]
 8001060:	4288      	cmp	r0, r1
 8001062:	d11d      	bne.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001064:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001066:	0bc1      	lsrs	r1, r0, #15
 8001068:	d11a      	bne.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 800106a:	0b01      	lsrs	r1, r0, #12
 800106c:	0749      	lsls	r1, r1, #29
 800106e:	d017      	beq.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001070:	06c0      	lsls	r0, r0, #27
 8001072:	0ec0      	lsrs	r0, r0, #27
 8001074:	280c      	cmp	r0, #12
 8001076:	d113      	bne.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001078:	2304      	movs	r3, #4
 800107a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800107c:	1c82      	adds	r2, r0, #2
 800107e:	2114      	movs	r1, #20
 8001080:	7c20      	ldrb	r0, [r4, #16]
 8001082:	68a6      	ldr	r6, [r4, #8]
 8001084:	69b6      	ldr	r6, [r6, #24]
 8001086:	47b0      	blx	r6
 8001088:	2003      	movs	r0, #3
 800108a:	7460      	strb	r0, [r4, #17]
 800108c:	9504      	str	r5, [sp, #16]
 800108e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001090:	7800      	ldrb	r0, [r0, #0]
 8001092:	2814      	cmp	r0, #20
 8001094:	d004      	beq.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001096:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001098:	7007      	strb	r7, [r0, #0]
 800109a:	0020      	movs	r0, r4
 800109c:	f7ff fc5b 	bl	8000956 <PE_Clear_RxEvent>
 80010a0:	8be0      	ldrh	r0, [r4, #30]
 80010a2:	2180      	movs	r1, #128	@ 0x80
 80010a4:	0209      	lsls	r1, r1, #8
 80010a6:	4288      	cmp	r0, r1
 80010a8:	d108      	bne.n	80010bc <PE_SubStateMachine_Generic+0x354>
 80010aa:	2011      	movs	r0, #17
 80010ac:	e0cd      	b.n	800124a <PE_SubStateMachine_Generic+0x4e2>
 80010ae:	9500      	str	r5, [sp, #0]
 80010b0:	2303      	movs	r3, #3
 80010b2:	2210      	movs	r2, #16
 80010b4:	2100      	movs	r1, #0
 80010b6:	0020      	movs	r0, r4
 80010b8:	f000 fa2a 	bl	8001510 <PE_Send_CtrlMessage>
 80010bc:	e137      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 80010be:	ab03      	add	r3, sp, #12
 80010c0:	48c9      	ldr	r0, [pc, #804]	@ (80013e8 <.text_73>)
 80010c2:	1822      	adds	r2, r4, r0
 80010c4:	2108      	movs	r1, #8
 80010c6:	7c20      	ldrb	r0, [r4, #16]
 80010c8:	68a7      	ldr	r7, [r4, #8]
 80010ca:	697f      	ldr	r7, [r7, #20]
 80010cc:	47b8      	blx	r7
 80010ce:	2119      	movs	r1, #25
 80010d0:	9803      	ldr	r0, [sp, #12]
 80010d2:	f000 f9bb 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 80010d6:	2800      	cmp	r0, #0
 80010d8:	d129      	bne.n	800112e <PE_SubStateMachine_Generic+0x3c6>
 80010da:	48c4      	ldr	r0, [pc, #784]	@ (80013ec <.text_74>)
 80010dc:	1826      	adds	r6, r4, r0
 80010de:	7035      	strb	r5, [r6, #0]
 80010e0:	7075      	strb	r5, [r6, #1]
 80010e2:	7c20      	ldrb	r0, [r4, #16]
 80010e4:	f7ff fe2e 	bl	8000d44 <PE_Get_UnchunkedSupport>
 80010e8:	2800      	cmp	r0, #0
 80010ea:	d103      	bne.n	80010f4 <PE_SubStateMachine_Generic+0x38c>
 80010ec:	7870      	ldrb	r0, [r6, #1]
 80010ee:	2180      	movs	r1, #128	@ 0x80
 80010f0:	4301      	orrs	r1, r0
 80010f2:	7071      	strb	r1, [r6, #1]
 80010f4:	9502      	str	r5, [sp, #8]
 80010f6:	2003      	movs	r0, #3
 80010f8:	9001      	str	r0, [sp, #4]
 80010fa:	9803      	ldr	r0, [sp, #12]
 80010fc:	1d00      	adds	r0, r0, #4
 80010fe:	b280      	uxth	r0, r0
 8001100:	9000      	str	r0, [sp, #0]
 8001102:	48bb      	ldr	r0, [pc, #748]	@ (80013f0 <.text_75>)
 8001104:	1823      	adds	r3, r4, r0
 8001106:	2201      	movs	r2, #1
 8001108:	2100      	movs	r1, #0
 800110a:	0020      	movs	r0, r4
 800110c:	f000 fb5e 	bl	80017cc <PE_Send_ExtendedMessage>
 8001110:	2148      	movs	r1, #72	@ 0x48
 8001112:	e057      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 8001114:	ab03      	add	r3, sp, #12
 8001116:	48b4      	ldr	r0, [pc, #720]	@ (80013e8 <.text_73>)
 8001118:	1822      	adds	r2, r4, r0
 800111a:	2113      	movs	r1, #19
 800111c:	7c20      	ldrb	r0, [r4, #16]
 800111e:	68a7      	ldr	r7, [r4, #8]
 8001120:	697f      	ldr	r7, [r7, #20]
 8001122:	47b8      	blx	r7
 8001124:	2118      	movs	r1, #24
 8001126:	9803      	ldr	r0, [sp, #12]
 8001128:	f000 f990 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 800112c:	2800      	cmp	r0, #0
 800112e:	d000      	beq.n	8001132 <PE_SubStateMachine_Generic+0x3ca>
 8001130:	e0fc      	b.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 8001132:	48ae      	ldr	r0, [pc, #696]	@ (80013ec <.text_74>)
 8001134:	1826      	adds	r6, r4, r0
 8001136:	7035      	strb	r5, [r6, #0]
 8001138:	7075      	strb	r5, [r6, #1]
 800113a:	7c20      	ldrb	r0, [r4, #16]
 800113c:	f7ff fe02 	bl	8000d44 <PE_Get_UnchunkedSupport>
 8001140:	2800      	cmp	r0, #0
 8001142:	d103      	bne.n	800114c <PE_SubStateMachine_Generic+0x3e4>
 8001144:	7870      	ldrb	r0, [r6, #1]
 8001146:	2180      	movs	r1, #128	@ 0x80
 8001148:	4301      	orrs	r1, r0
 800114a:	7071      	strb	r1, [r6, #1]
 800114c:	9502      	str	r5, [sp, #8]
 800114e:	2003      	movs	r0, #3
 8001150:	9001      	str	r0, [sp, #4]
 8001152:	9803      	ldr	r0, [sp, #12]
 8001154:	1d00      	adds	r0, r0, #4
 8001156:	b280      	uxth	r0, r0
 8001158:	9000      	str	r0, [sp, #0]
 800115a:	48a5      	ldr	r0, [pc, #660]	@ (80013f0 <.text_75>)
 800115c:	1823      	adds	r3, r4, r0
 800115e:	220f      	movs	r2, #15
 8001160:	2100      	movs	r1, #0
 8001162:	0020      	movs	r0, r4
 8001164:	f000 fb32 	bl	80017cc <PE_Send_ExtendedMessage>
 8001168:	2161      	movs	r1, #97	@ 0x61
 800116a:	e02b      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 800116c:	ab03      	add	r3, sp, #12
 800116e:	489e      	ldr	r0, [pc, #632]	@ (80013e8 <.text_73>)
 8001170:	1822      	adds	r2, r4, r0
 8001172:	2109      	movs	r1, #9
 8001174:	7c20      	ldrb	r0, [r4, #16]
 8001176:	68a7      	ldr	r7, [r4, #8]
 8001178:	697f      	ldr	r7, [r7, #20]
 800117a:	47b8      	blx	r7
 800117c:	2107      	movs	r1, #7
 800117e:	9803      	ldr	r0, [sp, #12]
 8001180:	f000 f964 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8001184:	2800      	cmp	r0, #0
 8001186:	d170      	bne.n	800126a <PE_SubStateMachine_Generic+0x502>
 8001188:	4998      	ldr	r1, [pc, #608]	@ (80013ec <.text_74>)
 800118a:	5465      	strb	r5, [r4, r1]
 800118c:	1860      	adds	r0, r4, r1
 800118e:	7045      	strb	r5, [r0, #1]
 8001190:	7c20      	ldrb	r0, [r4, #16]
 8001192:	f7ff fdd7 	bl	8000d44 <PE_Get_UnchunkedSupport>
 8001196:	2800      	cmp	r0, #0
 8001198:	d105      	bne.n	80011a6 <PE_SubStateMachine_Generic+0x43e>
 800119a:	4894      	ldr	r0, [pc, #592]	@ (80013ec <.text_74>)
 800119c:	1820      	adds	r0, r4, r0
 800119e:	7841      	ldrb	r1, [r0, #1]
 80011a0:	2280      	movs	r2, #128	@ 0x80
 80011a2:	430a      	orrs	r2, r1
 80011a4:	7042      	strb	r2, [r0, #1]
 80011a6:	9502      	str	r5, [sp, #8]
 80011a8:	2003      	movs	r0, #3
 80011aa:	9001      	str	r0, [sp, #4]
 80011ac:	9803      	ldr	r0, [sp, #12]
 80011ae:	1d00      	adds	r0, r0, #4
 80011b0:	b280      	uxth	r0, r0
 80011b2:	9000      	str	r0, [sp, #0]
 80011b4:	488e      	ldr	r0, [pc, #568]	@ (80013f0 <.text_75>)
 80011b6:	1823      	adds	r3, r4, r0
 80011b8:	2202      	movs	r2, #2
 80011ba:	2100      	movs	r1, #0
 80011bc:	0020      	movs	r0, r4
 80011be:	f000 fb05 	bl	80017cc <PE_Send_ExtendedMessage>
 80011c2:	214f      	movs	r1, #79	@ 0x4f
 80011c4:	7c20      	ldrb	r0, [r4, #16]
 80011c6:	f7ff f95b 	bl	8000480 <USBPD_PE_Notification>
 80011ca:	e0b0      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 80011cc:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80011ce:	7800      	ldrb	r0, [r0, #0]
 80011d0:	2814      	cmp	r0, #20
 80011d2:	d034      	beq.n	800123e <PE_SubStateMachine_Generic+0x4d6>
 80011d4:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80011d6:	0bc1      	lsrs	r1, r0, #15
 80011d8:	d11a      	bne.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 80011da:	0b01      	lsrs	r1, r0, #12
 80011dc:	0749      	lsls	r1, r1, #29
 80011de:	d017      	beq.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 80011e0:	06c0      	lsls	r0, r0, #27
 80011e2:	0ec0      	lsrs	r0, r0, #27
 80011e4:	2805      	cmp	r0, #5
 80011e6:	d113      	bne.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 80011e8:	2304      	movs	r3, #4
 80011ea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80011ec:	1d02      	adds	r2, r0, #4
 80011ee:	210f      	movs	r1, #15
 80011f0:	7c20      	ldrb	r0, [r4, #16]
 80011f2:	68a6      	ldr	r6, [r4, #8]
 80011f4:	69b6      	ldr	r6, [r6, #24]
 80011f6:	47b0      	blx	r6
 80011f8:	2003      	movs	r0, #3
 80011fa:	7460      	strb	r0, [r4, #17]
 80011fc:	9504      	str	r5, [sp, #16]
 80011fe:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001200:	7800      	ldrb	r0, [r0, #0]
 8001202:	2814      	cmp	r0, #20
 8001204:	d004      	beq.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 8001206:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001208:	700f      	strb	r7, [r1, #0]
 800120a:	0020      	movs	r0, r4
 800120c:	f7ff fba3 	bl	8000956 <PE_Clear_RxEvent>
 8001210:	2034      	movs	r0, #52	@ 0x34
 8001212:	5c20      	ldrb	r0, [r4, r0]
 8001214:	06c0      	lsls	r0, r0, #27
 8001216:	0ec0      	lsrs	r0, r0, #27
 8001218:	2810      	cmp	r0, #16
 800121a:	d110      	bne.n	800123e <PE_SubStateMachine_Generic+0x4d6>
 800121c:	2159      	movs	r1, #89	@ 0x59
 800121e:	7c20      	ldrb	r0, [r4, #16]
 8001220:	f7ff f92e 	bl	8000480 <USBPD_PE_Notification>
 8001224:	83e5      	strh	r5, [r4, #30]
 8001226:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001228:	7800      	ldrb	r0, [r0, #0]
 800122a:	2814      	cmp	r0, #20
 800122c:	d004      	beq.n	8001238 <PE_SubStateMachine_Generic+0x4d0>
 800122e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001230:	7007      	strb	r7, [r0, #0]
 8001232:	0020      	movs	r0, r4
 8001234:	f7ff fb8f 	bl	8000956 <PE_Clear_RxEvent>
 8001238:	2003      	movs	r0, #3
 800123a:	7460      	strb	r0, [r4, #17]
 800123c:	9504      	str	r5, [sp, #16]
 800123e:	8be0      	ldrh	r0, [r4, #30]
 8001240:	2180      	movs	r1, #128	@ 0x80
 8001242:	0209      	lsls	r1, r1, #8
 8001244:	4288      	cmp	r0, r1
 8001246:	d172      	bne.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001248:	2003      	movs	r0, #3
 800124a:	7460      	strb	r0, [r4, #17]
 800124c:	9504      	str	r5, [sp, #16]
 800124e:	e06e      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001250:	ab03      	add	r3, sp, #12
 8001252:	4865      	ldr	r0, [pc, #404]	@ (80013e8 <.text_73>)
 8001254:	1822      	adds	r2, r4, r0
 8001256:	210d      	movs	r1, #13
 8001258:	7c20      	ldrb	r0, [r4, #16]
 800125a:	68a7      	ldr	r7, [r4, #8]
 800125c:	697f      	ldr	r7, [r7, #20]
 800125e:	47b8      	blx	r7
 8001260:	2104      	movs	r1, #4
 8001262:	9803      	ldr	r0, [sp, #12]
 8001264:	f000 f8f2 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8001268:	2800      	cmp	r0, #0
 800126a:	d15f      	bne.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 800126c:	485f      	ldr	r0, [pc, #380]	@ (80013ec <.text_74>)
 800126e:	1826      	adds	r6, r4, r0
 8001270:	7035      	strb	r5, [r6, #0]
 8001272:	7075      	strb	r5, [r6, #1]
 8001274:	7c20      	ldrb	r0, [r4, #16]
 8001276:	f7ff fd65 	bl	8000d44 <PE_Get_UnchunkedSupport>
 800127a:	2800      	cmp	r0, #0
 800127c:	d103      	bne.n	8001286 <PE_SubStateMachine_Generic+0x51e>
 800127e:	7870      	ldrb	r0, [r6, #1]
 8001280:	2180      	movs	r1, #128	@ 0x80
 8001282:	4301      	orrs	r1, r0
 8001284:	7071      	strb	r1, [r6, #1]
 8001286:	9502      	str	r5, [sp, #8]
 8001288:	2003      	movs	r0, #3
 800128a:	9001      	str	r0, [sp, #4]
 800128c:	9803      	ldr	r0, [sp, #12]
 800128e:	1d00      	adds	r0, r0, #4
 8001290:	b280      	uxth	r0, r0
 8001292:	9000      	str	r0, [sp, #0]
 8001294:	4856      	ldr	r0, [pc, #344]	@ (80013f0 <.text_75>)
 8001296:	1823      	adds	r3, r4, r0
 8001298:	2207      	movs	r2, #7
 800129a:	e03d      	b.n	8001318 <PE_SubStateMachine_Generic+0x5b0>
 800129c:	9505      	str	r5, [sp, #20]
 800129e:	ab03      	add	r3, sp, #12
 80012a0:	aa05      	add	r2, sp, #20
 80012a2:	210f      	movs	r1, #15
 80012a4:	7c20      	ldrb	r0, [r4, #16]
 80012a6:	68a5      	ldr	r5, [r4, #8]
 80012a8:	696d      	ldr	r5, [r5, #20]
 80012aa:	47a8      	blx	r5
 80012ac:	2104      	movs	r1, #4
 80012ae:	9803      	ldr	r0, [sp, #12]
 80012b0:	f000 f8cc 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 80012b4:	2800      	cmp	r0, #0
 80012b6:	d139      	bne.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 80012b8:	9002      	str	r0, [sp, #8]
 80012ba:	2003      	movs	r0, #3
 80012bc:	9001      	str	r0, [sp, #4]
 80012be:	9600      	str	r6, [sp, #0]
 80012c0:	ab05      	add	r3, sp, #20
 80012c2:	2205      	movs	r2, #5
 80012c4:	2100      	movs	r1, #0
 80012c6:	0020      	movs	r0, r4
 80012c8:	f000 f94d 	bl	8001566 <PE_Send_DataMessage>
 80012cc:	e02f      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 80012ce:	ab03      	add	r3, sp, #12
 80012d0:	4845      	ldr	r0, [pc, #276]	@ (80013e8 <.text_73>)
 80012d2:	1822      	adds	r2, r4, r0
 80012d4:	2111      	movs	r1, #17
 80012d6:	7c20      	ldrb	r0, [r4, #16]
 80012d8:	68a7      	ldr	r7, [r4, #8]
 80012da:	697f      	ldr	r7, [r7, #20]
 80012dc:	47b8      	blx	r7
 80012de:	2109      	movs	r1, #9
 80012e0:	9803      	ldr	r0, [sp, #12]
 80012e2:	f000 f8b3 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 80012e6:	2800      	cmp	r0, #0
 80012e8:	d120      	bne.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 80012ea:	4840      	ldr	r0, [pc, #256]	@ (80013ec <.text_74>)
 80012ec:	1826      	adds	r6, r4, r0
 80012ee:	7035      	strb	r5, [r6, #0]
 80012f0:	7075      	strb	r5, [r6, #1]
 80012f2:	7c20      	ldrb	r0, [r4, #16]
 80012f4:	f7ff fd26 	bl	8000d44 <PE_Get_UnchunkedSupport>
 80012f8:	2800      	cmp	r0, #0
 80012fa:	d103      	bne.n	8001304 <PE_SubStateMachine_Generic+0x59c>
 80012fc:	7870      	ldrb	r0, [r6, #1]
 80012fe:	2180      	movs	r1, #128	@ 0x80
 8001300:	4301      	orrs	r1, r0
 8001302:	7071      	strb	r1, [r6, #1]
 8001304:	9502      	str	r5, [sp, #8]
 8001306:	2003      	movs	r0, #3
 8001308:	9001      	str	r0, [sp, #4]
 800130a:	9803      	ldr	r0, [sp, #12]
 800130c:	1d00      	adds	r0, r0, #4
 800130e:	b280      	uxth	r0, r0
 8001310:	9000      	str	r0, [sp, #0]
 8001312:	4837      	ldr	r0, [pc, #220]	@ (80013f0 <.text_75>)
 8001314:	1823      	adds	r3, r4, r0
 8001316:	2205      	movs	r2, #5
 8001318:	2100      	movs	r1, #0
 800131a:	0020      	movs	r0, r4
 800131c:	f000 fa56 	bl	80017cc <PE_Send_ExtendedMessage>
 8001320:	e005      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001322:	2150      	movs	r1, #80	@ 0x50
 8001324:	7c20      	ldrb	r0, [r4, #16]
 8001326:	f7ff f8ab 	bl	8000480 <USBPD_PE_Notification>
 800132a:	e78d      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 800132c:	7466      	strb	r6, [r4, #17]
 800132e:	9804      	ldr	r0, [sp, #16]
 8001330:	b00f      	add	sp, #60	@ 0x3c
 8001332:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001334 <PE_SubStateMachine_ReceiveDRS>:
 8001334:	b538      	push	{r3, r4, r5, lr}
 8001336:	0004      	movs	r4, r0
 8001338:	252a      	movs	r5, #42	@ 0x2a
 800133a:	7c20      	ldrb	r0, [r4, #16]
 800133c:	68a1      	ldr	r1, [r4, #8]
 800133e:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 8001340:	4788      	blx	r1
 8001342:	280a      	cmp	r0, #10
 8001344:	d002      	beq.n	800134c <PE_SubStateMachine_ReceiveDRS+0x18>
 8001346:	280c      	cmp	r0, #12
 8001348:	d017      	beq.n	800137a <PE_SubStateMachine_ReceiveDRS+0x46>
 800134a:	e00d      	b.n	8001368 <PE_SubStateMachine_ReceiveDRS+0x34>
 800134c:	2000      	movs	r0, #0
 800134e:	9000      	str	r0, [sp, #0]
 8001350:	2303      	movs	r3, #3
 8001352:	2203      	movs	r2, #3
 8001354:	2100      	movs	r1, #0
 8001356:	0020      	movs	r0, r4
 8001358:	f000 f8da 	bl	8001510 <PE_Send_CtrlMessage>
 800135c:	2800      	cmp	r0, #0
 800135e:	d10d      	bne.n	800137c <PE_SubStateMachine_ReceiveDRS+0x48>
 8001360:	0020      	movs	r0, r4
 8001362:	f000 f88b 	bl	800147c <PE_SwitchDataRole>
 8001366:	bd31      	pop	{r0, r4, r5, pc}
 8001368:	6860      	ldr	r0, [r4, #4]
 800136a:	7800      	ldrb	r0, [r0, #0]
 800136c:	0780      	lsls	r0, r0, #30
 800136e:	0f80      	lsrs	r0, r0, #30
 8001370:	2802      	cmp	r0, #2
 8001372:	d102      	bne.n	800137a <PE_SubStateMachine_ReceiveDRS+0x46>
 8001374:	2001      	movs	r0, #1
 8001376:	7460      	strb	r0, [r4, #17]
 8001378:	bd31      	pop	{r0, r4, r5, pc}
 800137a:	7465      	strb	r5, [r4, #17]
 800137c:	bd31      	pop	{r0, r4, r5, pc}

0800137e <PE_UpdateTimer>:
 800137e:	b510      	push	{r4, lr}
 8001380:	0002      	movs	r2, r0
 8001382:	2080      	movs	r0, #128	@ 0x80
 8001384:	0200      	lsls	r0, r0, #8
 8001386:	0454      	lsls	r4, r2, #17
 8001388:	0c64      	lsrs	r4, r4, #17
 800138a:	42a1      	cmp	r1, r4
 800138c:	da00      	bge.n	8001390 <PE_UpdateTimer+0x12>
 800138e:	1a50      	subs	r0, r2, r1
 8001390:	b280      	uxth	r0, r0
 8001392:	bd10      	pop	{r4, pc}

08001394 <PE_CallHardResetCallback>:
 8001394:	6883      	ldr	r3, [r0, #8]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d100      	bne.n	800139e <PE_CallHardResetCallback+0xa>
 800139c:	4770      	bx	lr
 800139e:	b580      	push	{r7, lr}
 80013a0:	7c00      	ldrb	r0, [r0, #16]
 80013a2:	4798      	blx	r3
 80013a4:	bd01      	pop	{r0, pc}

080013a6 <PE_SetPowerNegotiation>:
 80013a6:	b510      	push	{r4, lr}
 80013a8:	6842      	ldr	r2, [r0, #4]
 80013aa:	6813      	ldr	r3, [r2, #0]
 80013ac:	055c      	lsls	r4, r3, #21
 80013ae:	0f64      	lsrs	r4, r4, #29
 80013b0:	42a1      	cmp	r1, r4
 80013b2:	d00b      	beq.n	80013cc <PE_SetPowerNegotiation+0x26>
 80013b4:	4c2e      	ldr	r4, [pc, #184]	@ (8001470 <.text_79>)
 80013b6:	401c      	ands	r4, r3
 80013b8:	0209      	lsls	r1, r1, #8
 80013ba:	23e0      	movs	r3, #224	@ 0xe0
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	400b      	ands	r3, r1
 80013c0:	4323      	orrs	r3, r4
 80013c2:	6013      	str	r3, [r2, #0]
 80013c4:	215a      	movs	r1, #90	@ 0x5a
 80013c6:	7c00      	ldrb	r0, [r0, #16]
 80013c8:	f7ff f85a 	bl	8000480 <USBPD_PE_Notification>
 80013cc:	bd10      	pop	{r4, pc}

080013ce <USBPD_PE_ExecFastRoleSwapSignalling>:
 80013ce:	b580      	push	{r7, lr}
 80013d0:	4928      	ldr	r1, [pc, #160]	@ (8001474 <.text_80>)
 80013d2:	0082      	lsls	r2, r0, #2
 80013d4:	5889      	ldr	r1, [r1, r2]
 80013d6:	694a      	ldr	r2, [r1, #20]
 80013d8:	2380      	movs	r3, #128	@ 0x80
 80013da:	029b      	lsls	r3, r3, #10
 80013dc:	4313      	orrs	r3, r2
 80013de:	614b      	str	r3, [r1, #20]
 80013e0:	6889      	ldr	r1, [r1, #8]
 80013e2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80013e4:	4788      	blx	r1
 80013e6:	bd01      	pop	{r0, pc}

080013e8 <.text_73>:
 80013e8:	00000267 	.word	0x00000267

080013ec <.text_74>:
 80013ec:	00000265 	.word	0x00000265

080013f0 <.text_75>:
 80013f0:	00000263 	.word	0x00000263

080013f4 <PE_CalculateMinTiming>:
 80013f4:	0001      	movs	r1, r0
 80013f6:	2000      	movs	r0, #0
 80013f8:	43c0      	mvns	r0, r0
 80013fa:	0c42      	lsrs	r2, r0, #17
 80013fc:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
 80013fe:	4213      	tst	r3, r2
 8001400:	d001      	beq.n	8001406 <PE_CalculateMinTiming+0x12>
 8001402:	8c88      	ldrh	r0, [r1, #36]	@ 0x24
 8001404:	4010      	ands	r0, r2
 8001406:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001408:	4213      	tst	r3, r2
 800140a:	d006      	beq.n	800141a <PE_CalculateMinTiming+0x26>
 800140c:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 800140e:	4013      	ands	r3, r2
 8001410:	4298      	cmp	r0, r3
 8001412:	d302      	bcc.n	800141a <PE_CalculateMinTiming+0x26>
 8001414:	8c49      	ldrh	r1, [r1, #34]	@ 0x22
 8001416:	0010      	movs	r0, r2
 8001418:	4008      	ands	r0, r1
 800141a:	4770      	bx	lr

0800141c <PE_SetPowerNegociation>:
 800141c:	b538      	push	{r3, r4, r5, lr}
 800141e:	0005      	movs	r5, r0
 8001420:	000c      	movs	r4, r1
 8001422:	6868      	ldr	r0, [r5, #4]
 8001424:	6800      	ldr	r0, [r0, #0]
 8001426:	0540      	lsls	r0, r0, #21
 8001428:	0f40      	lsrs	r0, r0, #29
 800142a:	4284      	cmp	r4, r0
 800142c:	d003      	beq.n	8001436 <PE_SetPowerNegociation+0x1a>
 800142e:	215a      	movs	r1, #90	@ 0x5a
 8001430:	7c28      	ldrb	r0, [r5, #16]
 8001432:	f7ff f825 	bl	8000480 <USBPD_PE_Notification>
 8001436:	6868      	ldr	r0, [r5, #4]
 8001438:	6801      	ldr	r1, [r0, #0]
 800143a:	4a0d      	ldr	r2, [pc, #52]	@ (8001470 <.text_79>)
 800143c:	400a      	ands	r2, r1
 800143e:	0221      	lsls	r1, r4, #8
 8001440:	23e0      	movs	r3, #224	@ 0xe0
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	400b      	ands	r3, r1
 8001446:	4313      	orrs	r3, r2
 8001448:	6003      	str	r3, [r0, #0]
 800144a:	bd31      	pop	{r0, r4, r5, pc}

0800144c <PE_CheckDataSizeFromGetDataInfo>:
 800144c:	b51c      	push	{r2, r3, r4, lr}
 800144e:	0002      	movs	r2, r0
 8001450:	2000      	movs	r0, #0
 8001452:	428a      	cmp	r2, r1
 8001454:	d20a      	bcs.n	800146c <PE_CheckDataSizeFromGetDataInfo+0x20>
 8001456:	2018      	movs	r0, #24
 8001458:	9000      	str	r0, [sp, #0]
 800145a:	bf00      	nop
 800145c:	a315      	add	r3, pc, #84	@ (adr r3, 80014b4 <.text_83>)
 800145e:	2200      	movs	r2, #0
 8001460:	2100      	movs	r1, #0
 8001462:	2006      	movs	r0, #6
 8001464:	4c04      	ldr	r4, [pc, #16]	@ (8001478 <.text_81>)
 8001466:	6824      	ldr	r4, [r4, #0]
 8001468:	47a0      	blx	r4
 800146a:	2002      	movs	r0, #2
 800146c:	bd16      	pop	{r1, r2, r4, pc}
	...

08001470 <.text_79>:
 8001470:	fffff8ff 	.word	0xfffff8ff

08001474 <.text_80>:
 8001474:	200002e4 	.word	0x200002e4

08001478 <.text_81>:
 8001478:	20000000 	.word	0x20000000

0800147c <PE_SwitchDataRole>:
 800147c:	b510      	push	{r4, lr}
 800147e:	0004      	movs	r4, r0
 8001480:	6860      	ldr	r0, [r4, #4]
 8001482:	6802      	ldr	r2, [r0, #0]
 8001484:	2101      	movs	r1, #1
 8001486:	08d3      	lsrs	r3, r2, #3
 8001488:	400b      	ands	r3, r1
 800148a:	d107      	bne.n	800149c <PE_SwitchDataRole+0x20>
 800148c:	2308      	movs	r3, #8
 800148e:	4313      	orrs	r3, r2
 8001490:	6003      	str	r3, [r0, #0]
 8001492:	7c20      	ldrb	r0, [r4, #16]
 8001494:	f004 f93b 	bl	800570e <USBPD_PRL_SetHeaderDataRole>
 8001498:	2125      	movs	r1, #37	@ 0x25
 800149a:	e007      	b.n	80014ac <PE_SwitchDataRole+0x30>
 800149c:	2108      	movs	r1, #8
 800149e:	438a      	bics	r2, r1
 80014a0:	6002      	str	r2, [r0, #0]
 80014a2:	2100      	movs	r1, #0
 80014a4:	7c20      	ldrb	r0, [r4, #16]
 80014a6:	f004 f932 	bl	800570e <USBPD_PRL_SetHeaderDataRole>
 80014aa:	2124      	movs	r1, #36	@ 0x24
 80014ac:	7c20      	ldrb	r0, [r4, #16]
 80014ae:	f7fe ffe7 	bl	8000480 <USBPD_PE_Notification>
 80014b2:	bd10      	pop	{r4, pc}

080014b4 <.text_83>:
 80014b4:	61746144 	.word	0x61746144
 80014b8:	7a695320 	.word	0x7a695320
 80014bc:	73692065 	.word	0x73692065
 80014c0:	746f6e20 	.word	0x746f6e20
 80014c4:	726f6320 	.word	0x726f6320
 80014c8:	74636572 	.word	0x74636572
 80014cc:	00          	.byte	0x00
 80014cd:	00          	.byte	0x00
	...

080014d0 <USBPD_PE_SetTrace>:
 80014d0:	0001      	movs	r1, r0
 80014d2:	d100      	bne.n	80014d6 <USBPD_PE_SetTrace+0x6>
 80014d4:	4805      	ldr	r0, [pc, #20]	@ (80014ec <.text_5>)
 80014d6:	4906      	ldr	r1, [pc, #24]	@ (80014f0 <.text_6>)
 80014d8:	6008      	str	r0, [r1, #0]
 80014da:	4770      	bx	lr

080014dc <USBPD_PE_CheckLIB>:
 80014dc:	0001      	movs	r1, r0
 80014de:	2000      	movs	r0, #0
 80014e0:	4a04      	ldr	r2, [pc, #16]	@ (80014f4 <.text_7>)
 80014e2:	4291      	cmp	r1, r2
 80014e4:	d100      	bne.n	80014e8 <USBPD_PE_CheckLIB+0xc>
 80014e6:	2001      	movs	r0, #1
 80014e8:	4770      	bx	lr
	...

080014ec <.text_5>:
 80014ec:	0800150f 	.word	0x0800150f

080014f0 <.text_6>:
 80014f0:	20000000 	.word	0x20000000

080014f4 <.text_7>:
 80014f4:	30410000 	.word	0x30410000

080014f8 <USBPD_PE_GetMemoryConsumption>:
 80014f8:	b510      	push	{r4, lr}
 80014fa:	f004 f8df 	bl	80056bc <USBPD_PRL_GetMemoryConsumption>
 80014fe:	0004      	movs	r4, r0
 8001500:	f7fe fedd 	bl	80002be <USBPD_CAD_GetMemoryConsumption>
 8001504:	1820      	adds	r0, r4, r0
 8001506:	21e1      	movs	r1, #225	@ 0xe1
 8001508:	0109      	lsls	r1, r1, #4
 800150a:	1840      	adds	r0, r0, r1
 800150c:	bd10      	pop	{r4, pc}

0800150e <PE_Trace_Empty>:
 800150e:	4770      	bx	lr

08001510 <PE_Send_CtrlMessage>:
 8001510:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001512:	2501      	movs	r5, #1
 8001514:	0004      	movs	r4, r0
 8001516:	000f      	movs	r7, r1
 8001518:	0016      	movs	r6, r2
 800151a:	6860      	ldr	r0, [r4, #4]
 800151c:	6800      	ldr	r0, [r0, #0]
 800151e:	0b00      	lsrs	r0, r0, #12
 8001520:	4028      	ands	r0, r5
 8001522:	d014      	beq.n	800154e <PE_Send_CtrlMessage+0x3e>
 8001524:	a808      	add	r0, sp, #32
 8001526:	7800      	ldrb	r0, [r0, #0]
 8001528:	9001      	str	r0, [sp, #4]
 800152a:	2002      	movs	r0, #2
 800152c:	9000      	str	r0, [sp, #0]
 800152e:	48a2      	ldr	r0, [pc, #648]	@ (80017b8 <.text_5>)
 8001530:	1823      	adds	r3, r4, r0
 8001532:	0032      	movs	r2, r6
 8001534:	0039      	movs	r1, r7
 8001536:	7c20      	ldrb	r0, [r4, #16]
 8001538:	f004 f938 	bl	80057ac <USBPD_PRL_SendMessage>
 800153c:	2803      	cmp	r0, #3
 800153e:	d0ec      	beq.n	800151a <PE_Send_CtrlMessage+0xa>
 8001540:	0039      	movs	r1, r7
 8001542:	2810      	cmp	r0, #16
 8001544:	d00e      	beq.n	8001564 <PE_Send_CtrlMessage+0x54>
 8001546:	2e0d      	cmp	r6, #13
 8001548:	d104      	bne.n	8001554 <PE_Send_CtrlMessage+0x44>
 800154a:	2201      	movs	r2, #1
 800154c:	e003      	b.n	8001556 <PE_Send_CtrlMessage+0x46>
 800154e:	7460      	strb	r0, [r4, #17]
 8001550:	2010      	movs	r0, #16
 8001552:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001554:	2200      	movs	r2, #0
 8001556:	466b      	mov	r3, sp
 8001558:	7a1b      	ldrb	r3, [r3, #8]
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	0003      	movs	r3, r0
 800155e:	0020      	movs	r0, r4
 8001560:	f000 fc24 	bl	8001dac <PE_CheckSendMessageStatus>
 8001564:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08001566 <PE_Send_DataMessage>:
 8001566:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001568:	b082      	sub	sp, #8
 800156a:	0004      	movs	r4, r0
 800156c:	2000      	movs	r0, #0
 800156e:	4e93      	ldr	r6, [pc, #588]	@ (80017bc <.text_6>)
 8001570:	e00c      	b.n	800158c <PE_Send_DataMessage+0x26>
 8001572:	2100      	movs	r1, #0
 8001574:	0082      	lsls	r2, r0, #2
 8001576:	18a2      	adds	r2, r4, r2
 8001578:	1855      	adds	r5, r2, r1
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	00cf      	lsls	r7, r1, #3
 800157e:	40fa      	lsrs	r2, r7
 8001580:	55aa      	strb	r2, [r5, r6]
 8001582:	1c49      	adds	r1, r1, #1
 8001584:	2904      	cmp	r1, #4
 8001586:	d3f5      	bcc.n	8001574 <PE_Send_DataMessage+0xe>
 8001588:	1d1b      	adds	r3, r3, #4
 800158a:	1c40      	adds	r0, r0, #1
 800158c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800158e:	4288      	cmp	r0, r1
 8001590:	d3ef      	bcc.n	8001572 <PE_Send_DataMessage+0xc>
 8001592:	6860      	ldr	r0, [r4, #4]
 8001594:	6800      	ldr	r0, [r0, #0]
 8001596:	04c1      	lsls	r1, r0, #19
 8001598:	0fc9      	lsrs	r1, r1, #31
 800159a:	d01f      	beq.n	80015dc <PE_Send_DataMessage+0x76>
 800159c:	a80c      	add	r0, sp, #48	@ 0x30
 800159e:	7800      	ldrb	r0, [r0, #0]
 80015a0:	9001      	str	r0, [sp, #4]
 80015a2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80015a4:	0080      	lsls	r0, r0, #2
 80015a6:	1c80      	adds	r0, r0, #2
 80015a8:	b280      	uxth	r0, r0
 80015aa:	9000      	str	r0, [sp, #0]
 80015ac:	1eb0      	subs	r0, r6, #2
 80015ae:	1823      	adds	r3, r4, r0
 80015b0:	4668      	mov	r0, sp
 80015b2:	7c02      	ldrb	r2, [r0, #16]
 80015b4:	7b01      	ldrb	r1, [r0, #12]
 80015b6:	7c20      	ldrb	r0, [r4, #16]
 80015b8:	f004 f8f8 	bl	80057ac <USBPD_PRL_SendMessage>
 80015bc:	2803      	cmp	r0, #3
 80015be:	d0e8      	beq.n	8001592 <PE_Send_DataMessage+0x2c>
 80015c0:	4669      	mov	r1, sp
 80015c2:	7b09      	ldrb	r1, [r1, #12]
 80015c4:	2810      	cmp	r0, #16
 80015c6:	d007      	beq.n	80015d8 <PE_Send_DataMessage+0x72>
 80015c8:	aa0b      	add	r2, sp, #44	@ 0x2c
 80015ca:	7812      	ldrb	r2, [r2, #0]
 80015cc:	9200      	str	r2, [sp, #0]
 80015ce:	0003      	movs	r3, r0
 80015d0:	2200      	movs	r2, #0
 80015d2:	0020      	movs	r0, r4
 80015d4:	f000 fbea 	bl	8001dac <PE_CheckSendMessageStatus>
 80015d8:	b005      	add	sp, #20
 80015da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015dc:	2010      	movs	r0, #16
 80015de:	e7fb      	b.n	80015d8 <PE_Send_DataMessage+0x72>

080015e0 <PE_Check_ExtendedMessage>:
 80015e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e2:	0004      	movs	r4, r0
 80015e4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80015e6:	7881      	ldrb	r1, [r0, #2]
 80015e8:	78c0      	ldrb	r0, [r0, #3]
 80015ea:	0200      	lsls	r0, r0, #8
 80015ec:	1808      	adds	r0, r1, r0
 80015ee:	4974      	ldr	r1, [pc, #464]	@ (80017c0 <.text_7>)
 80015f0:	1861      	adds	r1, r4, r1
 80015f2:	8008      	strh	r0, [r1, #0]
 80015f4:	2234      	movs	r2, #52	@ 0x34
 80015f6:	5ca2      	ldrb	r2, [r4, r2]
 80015f8:	06d2      	lsls	r2, r2, #27
 80015fa:	0ed2      	lsrs	r2, r2, #27
 80015fc:	708a      	strb	r2, [r1, #2]
 80015fe:	2501      	movs	r5, #1
 8001600:	0403      	lsls	r3, r0, #16
 8001602:	0e9b      	lsrs	r3, r3, #26
 8001604:	2201      	movs	r2, #1
 8001606:	401a      	ands	r2, r3
 8001608:	0403      	lsls	r3, r0, #16
 800160a:	0edb      	lsrs	r3, r3, #27
 800160c:	071b      	lsls	r3, r3, #28
 800160e:	d003      	beq.n	8001618 <PE_Check_ExtendedMessage+0x38>
 8001610:	0013      	movs	r3, r2
 8001612:	d001      	beq.n	8001618 <PE_Check_ExtendedMessage+0x38>
 8001614:	2034      	movs	r0, #52	@ 0x34
 8001616:	e09e      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 8001618:	05c6      	lsls	r6, r0, #23
 800161a:	0df6      	lsrs	r6, r6, #23
 800161c:	2300      	movs	r3, #0
 800161e:	0407      	lsls	r7, r0, #16
 8001620:	0fff      	lsrs	r7, r7, #31
 8001622:	d10d      	bne.n	8001640 <PE_Check_ExtendedMessage+0x60>
 8001624:	4867      	ldr	r0, [pc, #412]	@ (80017c4 <.text_8>)
 8001626:	5226      	strh	r6, [r4, r0]
 8001628:	4866      	ldr	r0, [pc, #408]	@ (80017c4 <.text_8>)
 800162a:	5a20      	ldrh	r0, [r4, r0]
 800162c:	4283      	cmp	r3, r0
 800162e:	d21b      	bcs.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001630:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001632:	1d00      	adds	r0, r0, #4
 8001634:	5cc0      	ldrb	r0, [r0, r3]
 8001636:	4a64      	ldr	r2, [pc, #400]	@ (80017c8 <.text_9>)
 8001638:	18a2      	adds	r2, r4, r2
 800163a:	54d0      	strb	r0, [r2, r3]
 800163c:	1c5b      	adds	r3, r3, #1
 800163e:	e7f3      	b.n	8001628 <PE_Check_ExtendedMessage+0x48>
 8001640:	27f8      	movs	r7, #248	@ 0xf8
 8001642:	01ff      	lsls	r7, r7, #7
 8001644:	4007      	ands	r7, r0
 8001646:	d106      	bne.n	8001656 <PE_Check_ExtendedMessage+0x76>
 8001648:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800164a:	0440      	lsls	r0, r0, #17
 800164c:	0f40      	lsrs	r0, r0, #29
 800164e:	2807      	cmp	r0, #7
 8001650:	d30a      	bcc.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001652:	2e1a      	cmp	r6, #26
 8001654:	d908      	bls.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001656:	2a00      	cmp	r2, #0
 8001658:	d106      	bne.n	8001668 <PE_Check_ExtendedMessage+0x88>
 800165a:	485a      	ldr	r0, [pc, #360]	@ (80017c4 <.text_8>)
 800165c:	5a20      	ldrh	r0, [r4, r0]
 800165e:	42b0      	cmp	r0, r6
 8001660:	d202      	bcs.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001662:	83e3      	strh	r3, [r4, #30]
 8001664:	2037      	movs	r0, #55	@ 0x37
 8001666:	e076      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 8001668:	7889      	ldrb	r1, [r1, #2]
 800166a:	2603      	movs	r6, #3
 800166c:	7f22      	ldrb	r2, [r4, #28]
 800166e:	2a00      	cmp	r2, #0
 8001670:	d039      	beq.n	80016e6 <PE_Check_ExtendedMessage+0x106>
 8001672:	2901      	cmp	r1, #1
 8001674:	d008      	beq.n	8001688 <PE_Check_ExtendedMessage+0xa8>
 8001676:	2902      	cmp	r1, #2
 8001678:	d01c      	beq.n	80016b4 <PE_Check_ExtendedMessage+0xd4>
 800167a:	2905      	cmp	r1, #5
 800167c:	d02a      	beq.n	80016d4 <PE_Check_ExtendedMessage+0xf4>
 800167e:	2907      	cmp	r1, #7
 8001680:	d023      	beq.n	80016ca <PE_Check_ExtendedMessage+0xea>
 8001682:	290f      	cmp	r1, #15
 8001684:	d00b      	beq.n	800169e <PE_Check_ExtendedMessage+0xbe>
 8001686:	e094      	b.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001688:	2319      	movs	r3, #25
 800168a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800168c:	1d02      	adds	r2, r0, #4
 800168e:	2108      	movs	r1, #8
 8001690:	7c20      	ldrb	r0, [r4, #16]
 8001692:	68a7      	ldr	r7, [r4, #8]
 8001694:	69bf      	ldr	r7, [r7, #24]
 8001696:	47b8      	blx	r7
 8001698:	7466      	strb	r6, [r4, #17]
 800169a:	2147      	movs	r1, #71	@ 0x47
 800169c:	e014      	b.n	80016c8 <PE_Check_ExtendedMessage+0xe8>
 800169e:	2318      	movs	r3, #24
 80016a0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80016a2:	1d02      	adds	r2, r0, #4
 80016a4:	2113      	movs	r1, #19
 80016a6:	7c20      	ldrb	r0, [r4, #16]
 80016a8:	68a7      	ldr	r7, [r4, #8]
 80016aa:	69bf      	ldr	r7, [r7, #24]
 80016ac:	47b8      	blx	r7
 80016ae:	7466      	strb	r6, [r4, #17]
 80016b0:	2162      	movs	r1, #98	@ 0x62
 80016b2:	e009      	b.n	80016c8 <PE_Check_ExtendedMessage+0xe8>
 80016b4:	2307      	movs	r3, #7
 80016b6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80016b8:	1d02      	adds	r2, r0, #4
 80016ba:	2109      	movs	r1, #9
 80016bc:	7c20      	ldrb	r0, [r4, #16]
 80016be:	68a7      	ldr	r7, [r4, #8]
 80016c0:	69bf      	ldr	r7, [r7, #24]
 80016c2:	47b8      	blx	r7
 80016c4:	7466      	strb	r6, [r4, #17]
 80016c6:	214e      	movs	r1, #78	@ 0x4e
 80016c8:	e2c7      	b.n	8001c5a <.text_21>
 80016ca:	231a      	movs	r3, #26
 80016cc:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80016ce:	1d02      	adds	r2, r0, #4
 80016d0:	210d      	movs	r1, #13
 80016d2:	e003      	b.n	80016dc <PE_Check_ExtendedMessage+0xfc>
 80016d4:	2309      	movs	r3, #9
 80016d6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80016d8:	1d02      	adds	r2, r0, #4
 80016da:	2111      	movs	r1, #17
 80016dc:	7c20      	ldrb	r0, [r4, #16]
 80016de:	68a7      	ldr	r7, [r4, #8]
 80016e0:	69bf      	ldr	r7, [r7, #24]
 80016e2:	47b8      	blx	r7
 80016e4:	e063      	b.n	80017ae <PE_Check_ExtendedMessage+0x1ce>
 80016e6:	1ec8      	subs	r0, r1, #3
 80016e8:	2808      	cmp	r0, #8
 80016ea:	d862      	bhi.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 80016ec:	a201      	add	r2, pc, #4	@ (adr r2, 80016f4 <PE_Check_ExtendedMessage+0x114>)
 80016ee:	5c12      	ldrb	r2, [r2, r0]
 80016f0:	4497      	add	pc, r2
 80016f2:	bf00      	nop
 80016f4:	46be280a 	.word	0x46be280a
 80016f8:	669884be 	.word	0x669884be
 80016fc:	006e      	.short	0x006e
 80016fe:	6820      	ldr	r0, [r4, #0]
 8001700:	8900      	ldrh	r0, [r0, #8]
 8001702:	0b00      	lsrs	r0, r0, #12
 8001704:	4228      	tst	r0, r5
 8001706:	d054      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001708:	2301      	movs	r3, #1
 800170a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800170c:	1d02      	adds	r2, r0, #4
 800170e:	2110      	movs	r1, #16
 8001710:	7c20      	ldrb	r0, [r4, #16]
 8001712:	68a5      	ldr	r5, [r4, #8]
 8001714:	69ad      	ldr	r5, [r5, #24]
 8001716:	47a8      	blx	r5
 8001718:	203a      	movs	r0, #58	@ 0x3a
 800171a:	e01c      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 800171c:	6820      	ldr	r0, [r4, #0]
 800171e:	8900      	ldrh	r0, [r0, #8]
 8001720:	0b00      	lsrs	r0, r0, #12
 8001722:	4228      	tst	r0, r5
 8001724:	d045      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001726:	2301      	movs	r3, #1
 8001728:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800172a:	1d02      	adds	r2, r0, #4
 800172c:	210e      	movs	r1, #14
 800172e:	7c20      	ldrb	r0, [r4, #16]
 8001730:	68a5      	ldr	r5, [r4, #8]
 8001732:	69ad      	ldr	r5, [r5, #24]
 8001734:	47a8      	blx	r5
 8001736:	203b      	movs	r0, #59	@ 0x3b
 8001738:	e00d      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 800173a:	6820      	ldr	r0, [r4, #0]
 800173c:	8900      	ldrh	r0, [r0, #8]
 800173e:	0980      	lsrs	r0, r0, #6
 8001740:	4228      	tst	r0, r5
 8001742:	d036      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001744:	2302      	movs	r3, #2
 8001746:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001748:	1d02      	adds	r2, r0, #4
 800174a:	210c      	movs	r1, #12
 800174c:	7c20      	ldrb	r0, [r4, #16]
 800174e:	68a5      	ldr	r5, [r4, #8]
 8001750:	69ad      	ldr	r5, [r5, #24]
 8001752:	47a8      	blx	r5
 8001754:	203c      	movs	r0, #60	@ 0x3c
 8001756:	7460      	strb	r0, [r4, #17]
 8001758:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 800175a:	6820      	ldr	r0, [r4, #0]
 800175c:	8900      	ldrh	r0, [r0, #8]
 800175e:	0a80      	lsrs	r0, r0, #10
 8001760:	e00d      	b.n	800177e <PE_Check_ExtendedMessage+0x19e>
 8001762:	68a0      	ldr	r0, [r4, #8]
 8001764:	6905      	ldr	r5, [r0, #16]
 8001766:	2d00      	cmp	r5, #0
 8001768:	d024      	beq.n	80017b4 <PE_Check_ExtendedMessage+0x1d4>
 800176a:	4816      	ldr	r0, [pc, #88]	@ (80017c4 <.text_8>)
 800176c:	5a23      	ldrh	r3, [r4, r0]
 800176e:	4816      	ldr	r0, [pc, #88]	@ (80017c8 <.text_9>)
 8001770:	1822      	adds	r2, r4, r0
 8001772:	7c20      	ldrb	r0, [r4, #16]
 8001774:	47a8      	blx	r5
 8001776:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001778:	6820      	ldr	r0, [r4, #0]
 800177a:	8900      	ldrh	r0, [r0, #8]
 800177c:	0a40      	lsrs	r0, r0, #9
 800177e:	4228      	tst	r0, r5
 8001780:	d017      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001782:	68a0      	ldr	r0, [r4, #8]
 8001784:	6900      	ldr	r0, [r0, #16]
 8001786:	2800      	cmp	r0, #0
 8001788:	d109      	bne.n	800179e <PE_Check_ExtendedMessage+0x1be>
 800178a:	e012      	b.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 800178c:	6820      	ldr	r0, [r4, #0]
 800178e:	8900      	ldrh	r0, [r0, #8]
 8001790:	0a40      	lsrs	r0, r0, #9
 8001792:	4228      	tst	r0, r5
 8001794:	d00e      	beq.n	80017b4 <PE_Check_ExtendedMessage+0x1d4>
 8001796:	68a0      	ldr	r0, [r4, #8]
 8001798:	6900      	ldr	r0, [r0, #16]
 800179a:	2800      	cmp	r0, #0
 800179c:	d00a      	beq.n	80017b4 <PE_Check_ExtendedMessage+0x1d4>
 800179e:	4809      	ldr	r0, [pc, #36]	@ (80017c4 <.text_8>)
 80017a0:	5a23      	ldrh	r3, [r4, r0]
 80017a2:	4809      	ldr	r0, [pc, #36]	@ (80017c8 <.text_9>)
 80017a4:	1822      	adds	r2, r4, r0
 80017a6:	7c20      	ldrb	r0, [r4, #16]
 80017a8:	68a5      	ldr	r5, [r4, #8]
 80017aa:	692d      	ldr	r5, [r5, #16]
 80017ac:	47a8      	blx	r5
 80017ae:	7466      	strb	r6, [r4, #17]
 80017b0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80017b2:	7465      	strb	r5, [r4, #17]
 80017b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

080017b8 <.text_5>:
 80017b8:	00000263 	.word	0x00000263

080017bc <.text_6>:
 80017bc:	00000265 	.word	0x00000265

080017c0 <.text_7>:
 80017c0:	0000025a 	.word	0x0000025a

080017c4 <.text_8>:
 80017c4:	0000048e 	.word	0x0000048e

080017c8 <.text_9>:
 80017c8:	00000281 	.word	0x00000281

080017cc <PE_Send_ExtendedMessage>:
 80017cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 80017d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80017d4:	0004      	movs	r4, r0
 80017d6:	000d      	movs	r5, r1
 80017d8:	4668      	mov	r0, sp
 80017da:	7202      	strb	r2, [r0, #8]
 80017dc:	9303      	str	r3, [sp, #12]
 80017de:	6860      	ldr	r0, [r4, #4]
 80017e0:	6800      	ldr	r0, [r0, #0]
 80017e2:	04c1      	lsls	r1, r0, #19
 80017e4:	0fc9      	lsrs	r1, r1, #31
 80017e6:	d019      	beq.n	800181c <PE_Send_ExtendedMessage+0x50>
 80017e8:	9601      	str	r6, [sp, #4]
 80017ea:	9700      	str	r7, [sp, #0]
 80017ec:	9b03      	ldr	r3, [sp, #12]
 80017ee:	4668      	mov	r0, sp
 80017f0:	7a00      	ldrb	r0, [r0, #8]
 80017f2:	2280      	movs	r2, #128	@ 0x80
 80017f4:	4302      	orrs	r2, r0
 80017f6:	0029      	movs	r1, r5
 80017f8:	7c20      	ldrb	r0, [r4, #16]
 80017fa:	f003 ffd7 	bl	80057ac <USBPD_PRL_SendMessage>
 80017fe:	2803      	cmp	r0, #3
 8001800:	d0ed      	beq.n	80017de <PE_Send_ExtendedMessage+0x12>
 8001802:	0029      	movs	r1, r5
 8001804:	2810      	cmp	r0, #16
 8001806:	d007      	beq.n	8001818 <PE_Send_ExtendedMessage+0x4c>
 8001808:	aa0b      	add	r2, sp, #44	@ 0x2c
 800180a:	7812      	ldrb	r2, [r2, #0]
 800180c:	9200      	str	r2, [sp, #0]
 800180e:	0003      	movs	r3, r0
 8001810:	2200      	movs	r2, #0
 8001812:	0020      	movs	r0, r4
 8001814:	f000 faca 	bl	8001dac <PE_CheckSendMessageStatus>
 8001818:	b005      	add	sp, #20
 800181a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800181c:	2011      	movs	r0, #17
 800181e:	7460      	strb	r0, [r4, #17]
 8001820:	2010      	movs	r0, #16
 8001822:	e7f9      	b.n	8001818 <PE_Send_ExtendedMessage+0x4c>

08001824 <PE_SubStateMachine_ExtendedMessages>:
 8001824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001826:	b085      	sub	sp, #20
 8001828:	0004      	movs	r4, r0
 800182a:	2702      	movs	r7, #2
 800182c:	4889      	ldr	r0, [pc, #548]	@ (8001a54 <.text_12>)
 800182e:	1820      	adds	r0, r4, r0
 8001830:	9000      	str	r0, [sp, #0]
 8001832:	2039      	movs	r0, #57	@ 0x39
 8001834:	2180      	movs	r1, #128	@ 0x80
 8001836:	466a      	mov	r2, sp
 8001838:	7211      	strb	r1, [r2, #8]
 800183a:	4a87      	ldr	r2, [pc, #540]	@ (8001a58 <.text_13>)
 800183c:	2500      	movs	r5, #0
 800183e:	2603      	movs	r6, #3
 8001840:	7c63      	ldrb	r3, [r4, #17]
 8001842:	2b31      	cmp	r3, #49	@ 0x31
 8001844:	d010      	beq.n	8001868 <PE_SubStateMachine_ExtendedMessages+0x44>
 8001846:	2b33      	cmp	r3, #51	@ 0x33
 8001848:	d075      	beq.n	8001936 <PE_SubStateMachine_ExtendedMessages+0x112>
 800184a:	2b34      	cmp	r3, #52	@ 0x34
 800184c:	d07c      	beq.n	8001948 <PE_SubStateMachine_ExtendedMessages+0x124>
 800184e:	2b35      	cmp	r3, #53	@ 0x35
 8001850:	d100      	bne.n	8001854 <PE_SubStateMachine_ExtendedMessages+0x30>
 8001852:	e0a8      	b.n	80019a6 <PE_SubStateMachine_ExtendedMessages+0x182>
 8001854:	2b36      	cmp	r3, #54	@ 0x36
 8001856:	d100      	bne.n	800185a <PE_SubStateMachine_ExtendedMessages+0x36>
 8001858:	e0be      	b.n	80019d8 <PE_SubStateMachine_ExtendedMessages+0x1b4>
 800185a:	2b37      	cmp	r3, #55	@ 0x37
 800185c:	d100      	bne.n	8001860 <PE_SubStateMachine_ExtendedMessages+0x3c>
 800185e:	e0be      	b.n	80019de <PE_SubStateMachine_ExtendedMessages+0x1ba>
 8001860:	2b38      	cmp	r3, #56	@ 0x38
 8001862:	d100      	bne.n	8001866 <PE_SubStateMachine_ExtendedMessages+0x42>
 8001864:	e0ef      	b.n	8001a46 <PE_SubStateMachine_ExtendedMessages+0x222>
 8001866:	e0f2      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001868:	487c      	ldr	r0, [pc, #496]	@ (8001a5c <.text_14>)
 800186a:	1820      	adds	r0, r4, r0
 800186c:	9004      	str	r0, [sp, #16]
 800186e:	4669      	mov	r1, sp
 8001870:	730d      	strb	r5, [r1, #12]
 8001872:	497b      	ldr	r1, [pc, #492]	@ (8001a60 <.text_15>)
 8001874:	5265      	strh	r5, [r4, r1]
 8001876:	7c20      	ldrb	r0, [r4, #16]
 8001878:	f7ff fa64 	bl	8000d44 <PE_Get_UnchunkedSupport>
 800187c:	2801      	cmp	r0, #1
 800187e:	d107      	bne.n	8001890 <PE_SubStateMachine_ExtendedMessages+0x6c>
 8001880:	4878      	ldr	r0, [pc, #480]	@ (8001a64 <.text_16>)
 8001882:	1820      	adds	r0, r4, r0
 8001884:	7005      	strb	r5, [r0, #0]
 8001886:	7045      	strb	r5, [r0, #1]
 8001888:	4877      	ldr	r0, [pc, #476]	@ (8001a68 <.text_17>)
 800188a:	1820      	adds	r0, r4, r0
 800188c:	9004      	str	r0, [sp, #16]
 800188e:	e028      	b.n	80018e2 <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001890:	4976      	ldr	r1, [pc, #472]	@ (8001a6c <.text_18>)
 8001892:	1861      	adds	r1, r4, r1
 8001894:	72cd      	strb	r5, [r1, #11]
 8001896:	4975      	ldr	r1, [pc, #468]	@ (8001a6c <.text_18>)
 8001898:	1861      	adds	r1, r4, r1
 800189a:	730d      	strb	r5, [r1, #12]
 800189c:	7c20      	ldrb	r0, [r4, #16]
 800189e:	f7ff fa51 	bl	8000d44 <PE_Get_UnchunkedSupport>
 80018a2:	2800      	cmp	r0, #0
 80018a4:	d106      	bne.n	80018b4 <PE_SubStateMachine_ExtendedMessages+0x90>
 80018a6:	4871      	ldr	r0, [pc, #452]	@ (8001a6c <.text_18>)
 80018a8:	1820      	adds	r0, r4, r0
 80018aa:	7b01      	ldrb	r1, [r0, #12]
 80018ac:	466a      	mov	r2, sp
 80018ae:	7a12      	ldrb	r2, [r2, #8]
 80018b0:	430a      	orrs	r2, r1
 80018b2:	7302      	strb	r2, [r0, #12]
 80018b4:	486a      	ldr	r0, [pc, #424]	@ (8001a60 <.text_15>)
 80018b6:	1820      	adds	r0, r4, r0
 80018b8:	8841      	ldrh	r1, [r0, #2]
 80018ba:	291b      	cmp	r1, #27
 80018bc:	d30e      	bcc.n	80018dc <PE_SubStateMachine_ExtendedMessages+0xb8>
 80018be:	486a      	ldr	r0, [pc, #424]	@ (8001a68 <.text_17>)
 80018c0:	1820      	adds	r0, r4, r0
 80018c2:	5d40      	ldrb	r0, [r0, r5]
 80018c4:	9900      	ldr	r1, [sp, #0]
 80018c6:	5548      	strb	r0, [r1, r5]
 80018c8:	1c6d      	adds	r5, r5, #1
 80018ca:	2d1a      	cmp	r5, #26
 80018cc:	d209      	bcs.n	80018e2 <PE_SubStateMachine_ExtendedMessages+0xbe>
 80018ce:	e7f6      	b.n	80018be <PE_SubStateMachine_ExtendedMessages+0x9a>
 80018d0:	4965      	ldr	r1, [pc, #404]	@ (8001a68 <.text_17>)
 80018d2:	1861      	adds	r1, r4, r1
 80018d4:	5d49      	ldrb	r1, [r1, r5]
 80018d6:	9a00      	ldr	r2, [sp, #0]
 80018d8:	5551      	strb	r1, [r2, r5]
 80018da:	1c6d      	adds	r5, r5, #1
 80018dc:	8841      	ldrh	r1, [r0, #2]
 80018de:	428d      	cmp	r5, r1
 80018e0:	d3f6      	bcc.n	80018d0 <PE_SubStateMachine_ExtendedMessages+0xac>
 80018e2:	2001      	movs	r0, #1
 80018e4:	6961      	ldr	r1, [r4, #20]
 80018e6:	0949      	lsrs	r1, r1, #5
 80018e8:	4001      	ands	r1, r0
 80018ea:	d00a      	beq.n	8001902 <PE_SubStateMachine_ExtendedMessages+0xde>
 80018ec:	6861      	ldr	r1, [r4, #4]
 80018ee:	6809      	ldr	r1, [r1, #0]
 80018f0:	0889      	lsrs	r1, r1, #2
 80018f2:	4001      	ands	r1, r0
 80018f4:	d002      	beq.n	80018fc <PE_SubStateMachine_ExtendedMessages+0xd8>
 80018f6:	4669      	mov	r1, sp
 80018f8:	7308      	strb	r0, [r1, #12]
 80018fa:	e001      	b.n	8001900 <PE_SubStateMachine_ExtendedMessages+0xdc>
 80018fc:	4669      	mov	r1, sp
 80018fe:	730f      	strb	r7, [r1, #12]
 8001900:	2633      	movs	r6, #51	@ 0x33
 8001902:	4668      	mov	r0, sp
 8001904:	7b00      	ldrb	r0, [r0, #12]
 8001906:	9002      	str	r0, [sp, #8]
 8001908:	9601      	str	r6, [sp, #4]
 800190a:	4855      	ldr	r0, [pc, #340]	@ (8001a60 <.text_15>)
 800190c:	1820      	adds	r0, r4, r0
 800190e:	8840      	ldrh	r0, [r0, #2]
 8001910:	1d00      	adds	r0, r0, #4
 8001912:	b280      	uxth	r0, r0
 8001914:	9000      	str	r0, [sp, #0]
 8001916:	9b04      	ldr	r3, [sp, #16]
 8001918:	4854      	ldr	r0, [pc, #336]	@ (8001a6c <.text_18>)
 800191a:	1820      	adds	r0, r4, r0
 800191c:	78c2      	ldrb	r2, [r0, #3]
 800191e:	2033      	movs	r0, #51	@ 0x33
 8001920:	5c21      	ldrb	r1, [r4, r0]
 8001922:	0020      	movs	r0, r4
 8001924:	f7ff ff52 	bl	80017cc <PE_Send_ExtendedMessage>
 8001928:	2800      	cmp	r0, #0
 800192a:	d103      	bne.n	8001934 <PE_SubStateMachine_ExtendedMessages+0x110>
 800192c:	484f      	ldr	r0, [pc, #316]	@ (8001a6c <.text_18>)
 800192e:	1820      	adds	r0, r4, r0
 8001930:	7940      	ldrb	r0, [r0, #5]
 8001932:	7720      	strb	r0, [r4, #28]
 8001934:	e08b      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001936:	83e2      	strh	r2, [r4, #30]
 8001938:	271b      	movs	r7, #27
 800193a:	494c      	ldr	r1, [pc, #304]	@ (8001a6c <.text_18>)
 800193c:	1861      	adds	r1, r4, r1
 800193e:	78c9      	ldrb	r1, [r1, #3]
 8001940:	2904      	cmp	r1, #4
 8001942:	d151      	bne.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001944:	2074      	movs	r0, #116	@ 0x74
 8001946:	e04f      	b.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001948:	4848      	ldr	r0, [pc, #288]	@ (8001a6c <.text_18>)
 800194a:	5a20      	ldrh	r0, [r4, r0]
 800194c:	0440      	lsls	r0, r0, #17
 800194e:	0f02      	lsrs	r2, r0, #28
 8001950:	211a      	movs	r1, #26
 8001952:	4351      	muls	r1, r2
 8001954:	4842      	ldr	r0, [pc, #264]	@ (8001a60 <.text_15>)
 8001956:	1820      	adds	r0, r4, r0
 8001958:	8843      	ldrh	r3, [r0, #2]
 800195a:	4299      	cmp	r1, r3
 800195c:	da01      	bge.n	8001962 <PE_SubStateMachine_ExtendedMessages+0x13e>
 800195e:	2a0a      	cmp	r2, #10
 8001960:	d301      	bcc.n	8001966 <PE_SubStateMachine_ExtendedMessages+0x142>
 8001962:	7466      	strb	r6, [r4, #17]
 8001964:	e01d      	b.n	80019a2 <PE_SubStateMachine_ExtendedMessages+0x17e>
 8001966:	1a5a      	subs	r2, r3, r1
 8001968:	2a1a      	cmp	r2, #26
 800196a:	d202      	bcs.n	8001972 <PE_SubStateMachine_ExtendedMessages+0x14e>
 800196c:	1a5b      	subs	r3, r3, r1
 800196e:	b2db      	uxtb	r3, r3
 8001970:	e000      	b.n	8001974 <PE_SubStateMachine_ExtendedMessages+0x150>
 8001972:	231a      	movs	r3, #26
 8001974:	2200      	movs	r2, #0
 8001976:	e006      	b.n	8001986 <PE_SubStateMachine_ExtendedMessages+0x162>
 8001978:	4e3b      	ldr	r6, [pc, #236]	@ (8001a68 <.text_17>)
 800197a:	19a6      	adds	r6, r4, r6
 800197c:	188f      	adds	r7, r1, r2
 800197e:	5df6      	ldrb	r6, [r6, r7]
 8001980:	9f00      	ldr	r7, [sp, #0]
 8001982:	54be      	strb	r6, [r7, r2]
 8001984:	1c52      	adds	r2, r2, #1
 8001986:	429a      	cmp	r2, r3
 8001988:	d3f6      	bcc.n	8001978 <PE_SubStateMachine_ExtendedMessages+0x154>
 800198a:	4934      	ldr	r1, [pc, #208]	@ (8001a5c <.text_14>)
 800198c:	1863      	adds	r3, r4, r1
 800198e:	8842      	ldrh	r2, [r0, #2]
 8001990:	4836      	ldr	r0, [pc, #216]	@ (8001a6c <.text_18>)
 8001992:	5a20      	ldrh	r0, [r4, r0]
 8001994:	0440      	lsls	r0, r0, #17
 8001996:	0f01      	lsrs	r1, r0, #28
 8001998:	7c20      	ldrb	r0, [r4, #16]
 800199a:	f004 fba8 	bl	80060ee <USBPD_PRL_PrepareExtendedTxChunkSending>
 800199e:	2035      	movs	r0, #53	@ 0x35
 80019a0:	7460      	strb	r0, [r4, #17]
 80019a2:	2700      	movs	r7, #0
 80019a4:	e053      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019a6:	6960      	ldr	r0, [r4, #20]
 80019a8:	0681      	lsls	r1, r0, #26
 80019aa:	0fc9      	lsrs	r1, r1, #31
 80019ac:	d001      	beq.n	80019b2 <PE_SubStateMachine_ExtendedMessages+0x18e>
 80019ae:	2036      	movs	r0, #54	@ 0x36
 80019b0:	e000      	b.n	80019b4 <PE_SubStateMachine_ExtendedMessages+0x190>
 80019b2:	2003      	movs	r0, #3
 80019b4:	492a      	ldr	r1, [pc, #168]	@ (8001a60 <.text_15>)
 80019b6:	1866      	adds	r6, r4, r1
 80019b8:	9502      	str	r5, [sp, #8]
 80019ba:	9001      	str	r0, [sp, #4]
 80019bc:	8870      	ldrh	r0, [r6, #2]
 80019be:	9000      	str	r0, [sp, #0]
 80019c0:	4826      	ldr	r0, [pc, #152]	@ (8001a5c <.text_14>)
 80019c2:	1823      	adds	r3, r4, r0
 80019c4:	3809      	subs	r0, #9
 80019c6:	1820      	adds	r0, r4, r0
 80019c8:	78c2      	ldrb	r2, [r0, #3]
 80019ca:	2030      	movs	r0, #48	@ 0x30
 80019cc:	5c21      	ldrb	r1, [r4, r0]
 80019ce:	0020      	movs	r0, r4
 80019d0:	f7ff fefc 	bl	80017cc <PE_Send_ExtendedMessage>
 80019d4:	8035      	strh	r5, [r6, #0]
 80019d6:	e03a      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019d8:	83e2      	strh	r2, [r4, #30]
 80019da:	271b      	movs	r7, #27
 80019dc:	e004      	b.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 80019de:	8be0      	ldrh	r0, [r4, #30]
 80019e0:	020b      	lsls	r3, r1, #8
 80019e2:	4298      	cmp	r0, r3
 80019e4:	d102      	bne.n	80019ec <PE_SubStateMachine_ExtendedMessages+0x1c8>
 80019e6:	200f      	movs	r0, #15
 80019e8:	7460      	strb	r0, [r4, #17]
 80019ea:	e030      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019ec:	83e2      	strh	r2, [r4, #30]
 80019ee:	271b      	movs	r7, #27
 80019f0:	481a      	ldr	r0, [pc, #104]	@ (8001a5c <.text_14>)
 80019f2:	1825      	adds	r5, r4, r0
 80019f4:	0029      	movs	r1, r5
 80019f6:	7c20      	ldrb	r0, [r4, #16]
 80019f8:	f004 fba1 	bl	800613e <USBPD_PRL_PrepareChunkRequest>
 80019fc:	6860      	ldr	r0, [r4, #4]
 80019fe:	6800      	ldr	r0, [r0, #0]
 8001a00:	04c1      	lsls	r1, r0, #19
 8001a02:	0fc9      	lsrs	r1, r1, #31
 8001a04:	d012      	beq.n	8001a2c <PE_SubStateMachine_ExtendedMessages+0x208>
 8001a06:	2000      	movs	r0, #0
 8001a08:	9001      	str	r0, [sp, #4]
 8001a0a:	2006      	movs	r0, #6
 8001a0c:	9000      	str	r0, [sp, #0]
 8001a0e:	002b      	movs	r3, r5
 8001a10:	4816      	ldr	r0, [pc, #88]	@ (8001a6c <.text_18>)
 8001a12:	1820      	adds	r0, r4, r0
 8001a14:	7880      	ldrb	r0, [r0, #2]
 8001a16:	4669      	mov	r1, sp
 8001a18:	7a0a      	ldrb	r2, [r1, #8]
 8001a1a:	4302      	orrs	r2, r0
 8001a1c:	2030      	movs	r0, #48	@ 0x30
 8001a1e:	5c21      	ldrb	r1, [r4, r0]
 8001a20:	7c20      	ldrb	r0, [r4, #16]
 8001a22:	f003 fec3 	bl	80057ac <USBPD_PRL_SendMessage>
 8001a26:	2803      	cmp	r0, #3
 8001a28:	d0e8      	beq.n	80019fc <PE_SubStateMachine_ExtendedMessages+0x1d8>
 8001a2a:	e002      	b.n	8001a32 <PE_SubStateMachine_ExtendedMessages+0x20e>
 8001a2c:	2011      	movs	r0, #17
 8001a2e:	7460      	strb	r0, [r4, #17]
 8001a30:	2010      	movs	r0, #16
 8001a32:	2139      	movs	r1, #57	@ 0x39
 8001a34:	9100      	str	r1, [sp, #0]
 8001a36:	0003      	movs	r3, r0
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2030      	movs	r0, #48	@ 0x30
 8001a3c:	5c21      	ldrb	r1, [r4, r0]
 8001a3e:	0020      	movs	r0, r4
 8001a40:	f000 f9b4 	bl	8001dac <PE_CheckSendMessageStatus>
 8001a44:	e003      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001a46:	7466      	strb	r6, [r4, #17]
 8001a48:	2700      	movs	r7, #0
 8001a4a:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <.text_15>)
 8001a4c:	5225      	strh	r5, [r4, r0]
 8001a4e:	0038      	movs	r0, r7
 8001a50:	b005      	add	sp, #20
 8001a52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a54 <.text_12>:
 8001a54:	00000267 	.word	0x00000267

08001a58 <.text_13>:
 8001a58:	0000801b 	.word	0x0000801b

08001a5c <.text_14>:
 8001a5c:	00000263 	.word	0x00000263

08001a60 <.text_15>:
 8001a60:	0000048e 	.word	0x0000048e

08001a64 <.text_16>:
 8001a64:	00000387 	.word	0x00000387

08001a68 <.text_17>:
 8001a68:	00000385 	.word	0x00000385

08001a6c <.text_18>:
 8001a6c:	0000025a 	.word	0x0000025a

08001a70 <PE_ManageRXEvent>:
 8001a70:	b580      	push	{r7, lr}
 8001a72:	2130      	movs	r1, #48	@ 0x30
 8001a74:	5c41      	ldrb	r1, [r0, r1]
 8001a76:	2231      	movs	r2, #49	@ 0x31
 8001a78:	5481      	strb	r1, [r0, r2]
 8001a7a:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 8001a7c:	0bca      	lsrs	r2, r1, #15
 8001a7e:	d002      	beq.n	8001a86 <PE_ManageRXEvent+0x16>
 8001a80:	f7ff fdae 	bl	80015e0 <PE_Check_ExtendedMessage>
 8001a84:	bd01      	pop	{r0, pc}
 8001a86:	22f0      	movs	r2, #240	@ 0xf0
 8001a88:	0212      	lsls	r2, r2, #8
 8001a8a:	400a      	ands	r2, r1
 8001a8c:	d102      	bne.n	8001a94 <PE_ManageRXEvent+0x24>
 8001a8e:	f000 f805 	bl	8001a9c <PE_Check_ControlMessage>
 8001a92:	bd01      	pop	{r0, pc}
 8001a94:	f000 f8e5 	bl	8001c62 <PE_Check_DataMessage>
 8001a98:	bd01      	pop	{r0, pc}
	...

08001a9c <PE_Check_ControlMessage>:
 8001a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a9e:	0004      	movs	r4, r0
 8001aa0:	272a      	movs	r7, #42	@ 0x2a
 8001aa2:	2603      	movs	r6, #3
 8001aa4:	2501      	movs	r5, #1
 8001aa6:	200b      	movs	r0, #11
 8001aa8:	2134      	movs	r1, #52	@ 0x34
 8001aaa:	5c61      	ldrb	r1, [r4, r1]
 8001aac:	06c9      	lsls	r1, r1, #27
 8001aae:	0ec9      	lsrs	r1, r1, #27
 8001ab0:	1e49      	subs	r1, r1, #1
 8001ab2:	2917      	cmp	r1, #23
 8001ab4:	d900      	bls.n	8001ab8 <PE_Check_ControlMessage+0x1c>
 8001ab6:	e0c7      	b.n	8001c48 <PE_Check_ControlMessage+0x1ac>
 8001ab8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac0 <PE_Check_ControlMessage+0x24>)
 8001aba:	5c52      	ldrb	r2, [r2, r1]
 8001abc:	0052      	lsls	r2, r2, #1
 8001abe:	4497      	add	pc, r2
 8001ac0:	c0c00bcb 	.word	0xc0c00bcb
 8001ac4:	5b22c020 	.word	0x5b22c020
 8001ac8:	c0413449 	.word	0xc0413449
 8001acc:	bec3c319 	.word	0xbec3c319
 8001ad0:	9fb7936f 	.word	0x9fb7936f
 8001ad4:	bac383b0 	.word	0xbac383b0
 8001ad8:	6860      	ldr	r0, [r4, #4]
 8001ada:	6800      	ldr	r0, [r0, #0]
 8001adc:	0880      	lsrs	r0, r0, #2
 8001ade:	4005      	ands	r5, r0
 8001ae0:	d000      	beq.n	8001ae4 <PE_Check_ControlMessage+0x48>
 8001ae2:	e0b9      	b.n	8001c58 <PE_Check_ControlMessage+0x1bc>
 8001ae4:	2002      	movs	r0, #2
 8001ae6:	7720      	strb	r0, [r4, #28]
 8001ae8:	212b      	movs	r1, #43	@ 0x2b
 8001aea:	7c20      	ldrb	r0, [r4, #16]
 8001aec:	f7fe fcc8 	bl	8000480 <USBPD_PE_Notification>
 8001af0:	2098      	movs	r0, #152	@ 0x98
 8001af2:	e0a7      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001af4:	7726      	strb	r6, [r4, #28]
 8001af6:	2132      	movs	r1, #50	@ 0x32
 8001af8:	7c20      	ldrb	r0, [r4, #16]
 8001afa:	f7fe fcc1 	bl	8000480 <USBPD_PE_Notification>
 8001afe:	2010      	movs	r0, #16
 8001b00:	e0a0      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b02:	2133      	movs	r1, #51	@ 0x33
 8001b04:	e09c      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001b06:	2006      	movs	r0, #6
 8001b08:	7720      	strb	r0, [r4, #28]
 8001b0a:	6860      	ldr	r0, [r4, #4]
 8001b0c:	6800      	ldr	r0, [r0, #0]
 8001b0e:	0881      	lsrs	r1, r0, #2
 8001b10:	4029      	ands	r1, r5
 8001b12:	d104      	bne.n	8001b1e <PE_Check_ControlMessage+0x82>
 8001b14:	6821      	ldr	r1, [r4, #0]
 8001b16:	6849      	ldr	r1, [r1, #4]
 8001b18:	08c9      	lsrs	r1, r1, #3
 8001b1a:	4029      	ands	r1, r5
 8001b1c:	d039      	beq.n	8001b92 <PE_Check_ControlMessage+0xf6>
 8001b1e:	210c      	movs	r1, #12
 8001b20:	7c20      	ldrb	r0, [r4, #16]
 8001b22:	f7fe fcad 	bl	8000480 <USBPD_PE_Notification>
 8001b26:	204c      	movs	r0, #76	@ 0x4c
 8001b28:	e08c      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b2a:	6820      	ldr	r0, [r4, #0]
 8001b2c:	6840      	ldr	r0, [r0, #4]
 8001b2e:	08c0      	lsrs	r0, r0, #3
 8001b30:	4028      	ands	r0, r5
 8001b32:	d00a      	beq.n	8001b4a <PE_Check_ControlMessage+0xae>
 8001b34:	2008      	movs	r0, #8
 8001b36:	7720      	strb	r0, [r4, #28]
 8001b38:	213c      	movs	r1, #60	@ 0x3c
 8001b3a:	7c20      	ldrb	r0, [r4, #16]
 8001b3c:	f7fe fca0 	bl	8000480 <USBPD_PE_Notification>
 8001b40:	2022      	movs	r0, #34	@ 0x22
 8001b42:	e07f      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b44:	68a0      	ldr	r0, [r4, #8]
 8001b46:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8001b48:	2800      	cmp	r0, #0
 8001b4a:	d07d      	beq.n	8001c48 <PE_Check_ControlMessage+0x1ac>
 8001b4c:	2011      	movs	r0, #17
 8001b4e:	7720      	strb	r0, [r4, #28]
 8001b50:	209d      	movs	r0, #157	@ 0x9d
 8001b52:	e077      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b54:	2123      	movs	r1, #35	@ 0x23
 8001b56:	7c20      	ldrb	r0, [r4, #16]
 8001b58:	f7fe fc92 	bl	8000480 <USBPD_PE_Notification>
 8001b5c:	6960      	ldr	r0, [r4, #20]
 8001b5e:	05c0      	lsls	r0, r0, #23
 8001b60:	0f40      	lsrs	r0, r0, #29
 8001b62:	d001      	beq.n	8001b68 <PE_Check_ControlMessage+0xcc>
 8001b64:	200f      	movs	r0, #15
 8001b66:	e06d      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b68:	68a0      	ldr	r0, [r4, #8]
 8001b6a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001b6c:	2800      	cmp	r0, #0
 8001b6e:	d06b      	beq.n	8001c48 <PE_Check_ControlMessage+0x1ac>
 8001b70:	2010      	movs	r0, #16
 8001b72:	7720      	strb	r0, [r4, #28]
 8001b74:	2093      	movs	r0, #147	@ 0x93
 8001b76:	e065      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b78:	6860      	ldr	r0, [r4, #4]
 8001b7a:	6800      	ldr	r0, [r0, #0]
 8001b7c:	0541      	lsls	r1, r0, #21
 8001b7e:	0f49      	lsrs	r1, r1, #29
 8001b80:	2903      	cmp	r1, #3
 8001b82:	d163      	bne.n	8001c4c <PE_Check_ControlMessage+0x1b0>
 8001b84:	0881      	lsrs	r1, r0, #2
 8001b86:	4029      	ands	r1, r5
 8001b88:	d004      	beq.n	8001b94 <PE_Check_ControlMessage+0xf8>
 8001b8a:	6821      	ldr	r1, [r4, #0]
 8001b8c:	6849      	ldr	r1, [r1, #4]
 8001b8e:	08c9      	lsrs	r1, r1, #3
 8001b90:	4029      	ands	r1, r5
 8001b92:	d05b      	beq.n	8001c4c <PE_Check_ControlMessage+0x1b0>
 8001b94:	2007      	movs	r0, #7
 8001b96:	7720      	strb	r0, [r4, #28]
 8001b98:	201d      	movs	r0, #29
 8001b9a:	7460      	strb	r0, [r4, #17]
 8001b9c:	2106      	movs	r1, #6
 8001b9e:	e04f      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001ba0:	6820      	ldr	r0, [r4, #0]
 8001ba2:	8901      	ldrh	r1, [r0, #8]
 8001ba4:	08c9      	lsrs	r1, r1, #3
 8001ba6:	4229      	tst	r1, r5
 8001ba8:	d053      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001baa:	6861      	ldr	r1, [r4, #4]
 8001bac:	6809      	ldr	r1, [r1, #0]
 8001bae:	0889      	lsrs	r1, r1, #2
 8001bb0:	4029      	ands	r1, r5
 8001bb2:	d103      	bne.n	8001bbc <PE_Check_ControlMessage+0x120>
 8001bb4:	6840      	ldr	r0, [r0, #4]
 8001bb6:	08c0      	lsrs	r0, r0, #3
 8001bb8:	4028      	ands	r0, r5
 8001bba:	d04a      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001bbc:	200a      	movs	r0, #10
 8001bbe:	7720      	strb	r0, [r4, #28]
 8001bc0:	2063      	movs	r0, #99	@ 0x63
 8001bc2:	7460      	strb	r0, [r4, #17]
 8001bc4:	2146      	movs	r1, #70	@ 0x46
 8001bc6:	e03b      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001bc8:	6860      	ldr	r0, [r4, #4]
 8001bca:	6800      	ldr	r0, [r0, #0]
 8001bcc:	0880      	lsrs	r0, r0, #2
 8001bce:	4028      	ands	r0, r5
 8001bd0:	d004      	beq.n	8001bdc <PE_Check_ControlMessage+0x140>
 8001bd2:	6820      	ldr	r0, [r4, #0]
 8001bd4:	6840      	ldr	r0, [r0, #4]
 8001bd6:	08c0      	lsrs	r0, r0, #3
 8001bd8:	4028      	ands	r0, r5
 8001bda:	d03a      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001bdc:	205f      	movs	r0, #95	@ 0x5f
 8001bde:	7720      	strb	r0, [r4, #28]
 8001be0:	2064      	movs	r0, #100	@ 0x64
 8001be2:	7460      	strb	r0, [r4, #17]
 8001be4:	2160      	movs	r1, #96	@ 0x60
 8001be6:	e02b      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001be8:	6821      	ldr	r1, [r4, #0]
 8001bea:	8909      	ldrh	r1, [r1, #8]
 8001bec:	0949      	lsrs	r1, r1, #5
 8001bee:	4229      	tst	r1, r5
 8001bf0:	d02f      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001bf2:	7720      	strb	r0, [r4, #28]
 8001bf4:	214d      	movs	r1, #77	@ 0x4d
 8001bf6:	7c20      	ldrb	r0, [r4, #16]
 8001bf8:	f7fe fc42 	bl	8000480 <USBPD_PE_Notification>
 8001bfc:	2030      	movs	r0, #48	@ 0x30
 8001bfe:	e021      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c00:	6821      	ldr	r1, [r4, #0]
 8001c02:	8909      	ldrh	r1, [r1, #8]
 8001c04:	0889      	lsrs	r1, r1, #2
 8001c06:	4229      	tst	r1, r5
 8001c08:	d023      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001c0a:	7720      	strb	r0, [r4, #28]
 8001c0c:	2149      	movs	r1, #73	@ 0x49
 8001c0e:	7c20      	ldrb	r0, [r4, #16]
 8001c10:	f7fe fc36 	bl	8000480 <USBPD_PE_Notification>
 8001c14:	6860      	ldr	r0, [r4, #4]
 8001c16:	6800      	ldr	r0, [r0, #0]
 8001c18:	0880      	lsrs	r0, r0, #2
 8001c1a:	4005      	ands	r5, r0
 8001c1c:	d011      	beq.n	8001c42 <PE_Check_ControlMessage+0x1a6>
 8001c1e:	202d      	movs	r0, #45	@ 0x2d
 8001c20:	e010      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c22:	6820      	ldr	r0, [r4, #0]
 8001c24:	8900      	ldrh	r0, [r0, #8]
 8001c26:	09c0      	lsrs	r0, r0, #7
 8001c28:	4228      	tst	r0, r5
 8001c2a:	d012      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001c2c:	202f      	movs	r0, #47	@ 0x2f
 8001c2e:	e009      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c30:	2009      	movs	r0, #9
 8001c32:	7720      	strb	r0, [r4, #28]
 8001c34:	e00d      	b.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001c36:	200f      	movs	r0, #15
 8001c38:	7720      	strb	r0, [r4, #28]
 8001c3a:	204b      	movs	r0, #75	@ 0x4b
 8001c3c:	e002      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c3e:	2159      	movs	r1, #89	@ 0x59
 8001c40:	e00b      	b.n	8001c5a <.text_21>
 8001c42:	2011      	movs	r0, #17
 8001c44:	7460      	strb	r0, [r4, #17]
 8001c46:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001c48:	6860      	ldr	r0, [r4, #4]
 8001c4a:	6800      	ldr	r0, [r0, #0]
 8001c4c:	4006      	ands	r6, r0
 8001c4e:	2e02      	cmp	r6, #2
 8001c50:	d101      	bne.n	8001c56 <PE_Check_ControlMessage+0x1ba>
 8001c52:	7465      	strb	r5, [r4, #17]
 8001c54:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001c56:	7467      	strb	r7, [r4, #17]
 8001c58:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001c5a <.text_21>:
 8001c5a:	7c20      	ldrb	r0, [r4, #16]
 8001c5c:	f7fe fc10 	bl	8000480 <USBPD_PE_Notification>
 8001c60:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001c62 <PE_Check_DataMessage>:
 8001c62:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001c64:	0004      	movs	r4, r0
 8001c66:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001c68:	2501      	movs	r5, #1
 8001c6a:	2603      	movs	r6, #3
 8001c6c:	2700      	movs	r7, #0
 8001c6e:	06c1      	lsls	r1, r0, #27
 8001c70:	0ec9      	lsrs	r1, r1, #27
 8001c72:	2901      	cmp	r1, #1
 8001c74:	d029      	beq.n	8001cca <PE_Check_DataMessage+0x68>
 8001c76:	2902      	cmp	r1, #2
 8001c78:	d00b      	beq.n	8001c92 <PE_Check_DataMessage+0x30>
 8001c7a:	2903      	cmp	r1, #3
 8001c7c:	d03d      	beq.n	8001cfa <PE_Check_DataMessage+0x98>
 8001c7e:	2906      	cmp	r1, #6
 8001c80:	d079      	beq.n	8001d76 <PE_Check_DataMessage+0x114>
 8001c82:	2907      	cmp	r1, #7
 8001c84:	d100      	bne.n	8001c88 <PE_Check_DataMessage+0x26>
 8001c86:	e085      	b.n	8001d94 <PE_Check_DataMessage+0x132>
 8001c88:	290a      	cmp	r1, #10
 8001c8a:	d078      	beq.n	8001d7e <PE_Check_DataMessage+0x11c>
 8001c8c:	290f      	cmp	r1, #15
 8001c8e:	d06e      	beq.n	8001d6e <PE_Check_DataMessage+0x10c>
 8001c90:	e089      	b.n	8001da6 <PE_Check_DataMessage+0x144>
 8001c92:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001c94:	7881      	ldrb	r1, [r0, #2]
 8001c96:	78c2      	ldrb	r2, [r0, #3]
 8001c98:	0212      	lsls	r2, r2, #8
 8001c9a:	1889      	adds	r1, r1, r2
 8001c9c:	7902      	ldrb	r2, [r0, #4]
 8001c9e:	0412      	lsls	r2, r2, #16
 8001ca0:	1889      	adds	r1, r1, r2
 8001ca2:	7940      	ldrb	r0, [r0, #5]
 8001ca4:	0600      	lsls	r0, r0, #24
 8001ca6:	1808      	adds	r0, r1, r0
 8001ca8:	9000      	str	r0, [sp, #0]
 8001caa:	6860      	ldr	r0, [r4, #4]
 8001cac:	6800      	ldr	r0, [r0, #0]
 8001cae:	0880      	lsrs	r0, r0, #2
 8001cb0:	4028      	ands	r0, r5
 8001cb2:	d07a      	beq.n	8001daa <PE_Check_DataMessage+0x148>
 8001cb4:	2304      	movs	r3, #4
 8001cb6:	466a      	mov	r2, sp
 8001cb8:	2106      	movs	r1, #6
 8001cba:	7c20      	ldrb	r0, [r4, #16]
 8001cbc:	68a6      	ldr	r6, [r4, #8]
 8001cbe:	69b6      	ldr	r6, [r6, #24]
 8001cc0:	47b0      	blx	r6
 8001cc2:	7725      	strb	r5, [r4, #28]
 8001cc4:	84a7      	strh	r7, [r4, #36]	@ 0x24
 8001cc6:	2009      	movs	r0, #9
 8001cc8:	e06e      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001cca:	6861      	ldr	r1, [r4, #4]
 8001ccc:	6809      	ldr	r1, [r1, #0]
 8001cce:	0889      	lsrs	r1, r1, #2
 8001cd0:	400d      	ands	r5, r1
 8001cd2:	d16a      	bne.n	8001daa <PE_Check_DataMessage+0x148>
 8001cd4:	0980      	lsrs	r0, r0, #6
 8001cd6:	4006      	ands	r6, r0
 8001cd8:	0031      	movs	r1, r6
 8001cda:	7c20      	ldrb	r0, [r4, #16]
 8001cdc:	f7fe ff8a 	bl	8000bf4 <PE_ExtRevisionInteroperability>
 8001ce0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001ce2:	0440      	lsls	r0, r0, #17
 8001ce4:	0f40      	lsrs	r0, r0, #29
 8001ce6:	0083      	lsls	r3, r0, #2
 8001ce8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001cea:	1c82      	adds	r2, r0, #2
 8001cec:	2104      	movs	r1, #4
 8001cee:	7c20      	ldrb	r0, [r4, #16]
 8001cf0:	68a5      	ldr	r5, [r4, #8]
 8001cf2:	69ad      	ldr	r5, [r5, #24]
 8001cf4:	47a8      	blx	r5
 8001cf6:	2044      	movs	r0, #68	@ 0x44
 8001cf8:	e056      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001cfa:	9701      	str	r7, [sp, #4]
 8001cfc:	9700      	str	r7, [sp, #0]
 8001cfe:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001d00:	7881      	ldrb	r1, [r0, #2]
 8001d02:	78c2      	ldrb	r2, [r0, #3]
 8001d04:	0212      	lsls	r2, r2, #8
 8001d06:	1889      	adds	r1, r1, r2
 8001d08:	7902      	ldrb	r2, [r0, #4]
 8001d0a:	0412      	lsls	r2, r2, #16
 8001d0c:	1889      	adds	r1, r1, r2
 8001d0e:	7940      	ldrb	r0, [r0, #5]
 8001d10:	0600      	lsls	r0, r0, #24
 8001d12:	180d      	adds	r5, r1, r0
 8001d14:	466b      	mov	r3, sp
 8001d16:	aa01      	add	r2, sp, #4
 8001d18:	2103      	movs	r1, #3
 8001d1a:	7c20      	ldrb	r0, [r4, #16]
 8001d1c:	68a7      	ldr	r7, [r4, #8]
 8001d1e:	697f      	ldr	r7, [r7, #20]
 8001d20:	47b8      	blx	r7
 8001d22:	2104      	movs	r1, #4
 8001d24:	9800      	ldr	r0, [sp, #0]
 8001d26:	f7ff fb91 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8001d2a:	2800      	cmp	r0, #0
 8001d2c:	d11d      	bne.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d2e:	6860      	ldr	r0, [r4, #4]
 8001d30:	6800      	ldr	r0, [r0, #0]
 8001d32:	0540      	lsls	r0, r0, #21
 8001d34:	0f40      	lsrs	r0, r0, #29
 8001d36:	2803      	cmp	r0, #3
 8001d38:	d117      	bne.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d3a:	9801      	ldr	r0, [sp, #4]
 8001d3c:	4938      	ldr	r1, [pc, #224]	@ (8001e20 <.text_24>)
 8001d3e:	4288      	cmp	r0, r1
 8001d40:	d113      	bne.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d42:	0f28      	lsrs	r0, r5, #28
 8001d44:	2805      	cmp	r0, #5
 8001d46:	d00e      	beq.n	8001d66 <PE_Check_DataMessage+0x104>
 8001d48:	2808      	cmp	r0, #8
 8001d4a:	d00a      	beq.n	8001d62 <PE_Check_DataMessage+0x100>
 8001d4c:	2809      	cmp	r0, #9
 8001d4e:	d003      	beq.n	8001d58 <PE_Check_DataMessage+0xf6>
 8001d50:	280a      	cmp	r0, #10
 8001d52:	d12a      	bne.n	8001daa <PE_Check_DataMessage+0x148>
 8001d54:	2166      	movs	r1, #102	@ 0x66
 8001d56:	e000      	b.n	8001d5a <PE_Check_DataMessage+0xf8>
 8001d58:	2165      	movs	r1, #101	@ 0x65
 8001d5a:	7c20      	ldrb	r0, [r4, #16]
 8001d5c:	f7fe fb90 	bl	8000480 <USBPD_PE_Notification>
 8001d60:	e003      	b.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d62:	2029      	movs	r0, #41	@ 0x29
 8001d64:	e020      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001d66:	2027      	movs	r0, #39	@ 0x27
 8001d68:	e01e      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001d6a:	7466      	strb	r6, [r4, #17]
 8001d6c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001d6e:	0020      	movs	r0, r4
 8001d70:	f003 fabe 	bl	80052f0 <PE_Check_DataMessageVDM>
 8001d74:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001d76:	6820      	ldr	r0, [r4, #0]
 8001d78:	8900      	ldrh	r0, [r0, #8]
 8001d7a:	0900      	lsrs	r0, r0, #4
 8001d7c:	4228      	tst	r0, r5
 8001d7e:	d010      	beq.n	8001da2 <PE_Check_DataMessage+0x140>
 8001d80:	2304      	movs	r3, #4
 8001d82:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001d84:	1c82      	adds	r2, r0, #2
 8001d86:	210b      	movs	r1, #11
 8001d88:	7c20      	ldrb	r0, [r4, #16]
 8001d8a:	68a5      	ldr	r5, [r4, #8]
 8001d8c:	69ad      	ldr	r5, [r5, #24]
 8001d8e:	47a8      	blx	r5
 8001d90:	202c      	movs	r0, #44	@ 0x2c
 8001d92:	e009      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001d94:	6820      	ldr	r0, [r4, #0]
 8001d96:	8900      	ldrh	r0, [r0, #8]
 8001d98:	0a00      	lsrs	r0, r0, #8
 8001d9a:	4228      	tst	r0, r5
 8001d9c:	d001      	beq.n	8001da2 <PE_Check_DataMessage+0x140>
 8001d9e:	203d      	movs	r0, #61	@ 0x3d
 8001da0:	e002      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001da2:	7465      	strb	r5, [r4, #17]
 8001da4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001da6:	2011      	movs	r0, #17
 8001da8:	7460      	strb	r0, [r4, #17]
 8001daa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08001dac <PE_CheckSendMessageStatus>:
 8001dac:	b510      	push	{r4, lr}
 8001dae:	000c      	movs	r4, r1
 8001db0:	2110      	movs	r1, #16
 8001db2:	2b05      	cmp	r3, #5
 8001db4:	d006      	beq.n	8001dc4 <PE_CheckSendMessageStatus+0x18>
 8001db6:	2b06      	cmp	r3, #6
 8001db8:	d00e      	beq.n	8001dd8 <PE_CheckSendMessageStatus+0x2c>
 8001dba:	2b07      	cmp	r3, #7
 8001dbc:	d011      	beq.n	8001de2 <PE_CheckSendMessageStatus+0x36>
 8001dbe:	2b09      	cmp	r3, #9
 8001dc0:	d008      	beq.n	8001dd4 <PE_CheckSendMessageStatus+0x28>
 8001dc2:	e02a      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001dc4:	9902      	ldr	r1, [sp, #8]
 8001dc6:	7441      	strb	r1, [r0, #17]
 8001dc8:	6941      	ldr	r1, [r0, #20]
 8001dca:	4a16      	ldr	r2, [pc, #88]	@ (8001e24 <.text_25>)
 8001dcc:	400a      	ands	r2, r1
 8001dce:	6142      	str	r2, [r0, #20]
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	e022      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001dd4:	2109      	movs	r1, #9
 8001dd6:	e020      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001dd8:	6942      	ldr	r2, [r0, #20]
 8001dda:	024b      	lsls	r3, r1, #9
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	6143      	str	r3, [r0, #20]
 8001de0:	e01b      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001de2:	2c00      	cmp	r4, #0
 8001de4:	d005      	beq.n	8001df2 <PE_CheckSendMessageStatus+0x46>
 8001de6:	2a01      	cmp	r2, #1
 8001de8:	d101      	bne.n	8001dee <PE_CheckSendMessageStatus+0x42>
 8001dea:	2299      	movs	r2, #153	@ 0x99
 8001dec:	e014      	b.n	8001e18 <PE_CheckSendMessageStatus+0x6c>
 8001dee:	2107      	movs	r1, #7
 8001df0:	e013      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001df2:	6844      	ldr	r4, [r0, #4]
 8001df4:	6824      	ldr	r4, [r4, #0]
 8001df6:	0a24      	lsrs	r4, r4, #8
 8001df8:	4023      	ands	r3, r4
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	d003      	beq.n	8001e06 <PE_CheckSendMessageStatus+0x5a>
 8001dfe:	2a01      	cmp	r2, #1
 8001e00:	d109      	bne.n	8001e16 <PE_CheckSendMessageStatus+0x6a>
 8001e02:	220f      	movs	r2, #15
 8001e04:	e008      	b.n	8001e18 <PE_CheckSendMessageStatus+0x6c>
 8001e06:	2a00      	cmp	r2, #0
 8001e08:	d1fb      	bne.n	8001e02 <PE_CheckSendMessageStatus+0x56>
 8001e0a:	6882      	ldr	r2, [r0, #8]
 8001e0c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001e0e:	2a00      	cmp	r2, #0
 8001e10:	d0f7      	beq.n	8001e02 <PE_CheckSendMessageStatus+0x56>
 8001e12:	2292      	movs	r2, #146	@ 0x92
 8001e14:	e000      	b.n	8001e18 <PE_CheckSendMessageStatus+0x6c>
 8001e16:	2211      	movs	r2, #17
 8001e18:	7442      	strb	r2, [r0, #17]
 8001e1a:	0008      	movs	r0, r1
 8001e1c:	bd10      	pop	{r4, pc}
	...

08001e20 <.text_24>:
 8001e20:	00001388 	.word	0x00001388

08001e24 <.text_25>:
 8001e24:	ffffbfff 	.word	0xffffbfff

08001e28 <USBPD_PE_StateMachine_SNK>:
 8001e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e2a:	b08c      	sub	sp, #48	@ 0x30
 8001e2c:	0004      	movs	r4, r0
 8001e2e:	4828      	ldr	r0, [pc, #160]	@ (8001ed0 <USBPD_PE_StateMachine_SNK+0xa8>)
 8001e30:	00a1      	lsls	r1, r4, #2
 8001e32:	5845      	ldr	r5, [r0, r1]
 8001e34:	7c68      	ldrb	r0, [r5, #17]
 8001e36:	2848      	cmp	r0, #72	@ 0x48
 8001e38:	d133      	bne.n	8001ea2 <USBPD_PE_StateMachine_SNK+0x7a>
 8001e3a:	0028      	movs	r0, r5
 8001e3c:	f7fe fe72 	bl	8000b24 <PE_Reset_ZI>
 8001e40:	0028      	movs	r0, r5
 8001e42:	f7fe fea5 	bl	8000b90 <PE_Reset_Counter>
 8001e46:	6828      	ldr	r0, [r5, #0]
 8001e48:	7900      	ldrb	r0, [r0, #4]
 8001e4a:	0783      	lsls	r3, r0, #30
 8001e4c:	0f9b      	lsrs	r3, r3, #30
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2100      	movs	r1, #0
 8001e52:	7c28      	ldrb	r0, [r5, #16]
 8001e54:	f003 fc35 	bl	80056c2 <USBPD_PRL_SetHeader>
 8001e58:	6868      	ldr	r0, [r5, #4]
 8001e5a:	6801      	ldr	r1, [r0, #0]
 8001e5c:	2208      	movs	r2, #8
 8001e5e:	4391      	bics	r1, r2
 8001e60:	6001      	str	r1, [r0, #0]
 8001e62:	6868      	ldr	r0, [r5, #4]
 8001e64:	6801      	ldr	r1, [r0, #0]
 8001e66:	2203      	movs	r2, #3
 8001e68:	4391      	bics	r1, r2
 8001e6a:	682a      	ldr	r2, [r5, #0]
 8001e6c:	7912      	ldrb	r2, [r2, #4]
 8001e6e:	0792      	lsls	r2, r2, #30
 8001e70:	0f92      	lsrs	r2, r2, #30
 8001e72:	430a      	orrs	r2, r1
 8001e74:	6002      	str	r2, [r0, #0]
 8001e76:	2101      	movs	r1, #1
 8001e78:	7c28      	ldrb	r0, [r5, #16]
 8001e7a:	f003 fc93 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8001e7e:	7c28      	ldrb	r0, [r5, #16]
 8001e80:	f003 fefc 	bl	8005c7c <USBPD_PRL_Reset>
 8001e84:	203e      	movs	r0, #62	@ 0x3e
 8001e86:	7468      	strb	r0, [r5, #17]
 8001e88:	7ca9      	ldrb	r1, [r5, #18]
 8001e8a:	293e      	cmp	r1, #62	@ 0x3e
 8001e8c:	d009      	beq.n	8001ea2 <USBPD_PE_StateMachine_SNK+0x7a>
 8001e8e:	74a8      	strb	r0, [r5, #18]
 8001e90:	2000      	movs	r0, #0
 8001e92:	9000      	str	r0, [sp, #0]
 8001e94:	2300      	movs	r3, #0
 8001e96:	223e      	movs	r2, #62	@ 0x3e
 8001e98:	7c29      	ldrb	r1, [r5, #16]
 8001e9a:	2004      	movs	r0, #4
 8001e9c:	4eb1      	ldr	r6, [pc, #708]	@ (8002164 <__iar_annotation$$branch+0x4>)
 8001e9e:	6836      	ldr	r6, [r6, #0]
 8001ea0:	47b0      	blx	r6
 8001ea2:	6968      	ldr	r0, [r5, #20]
 8001ea4:	0341      	lsls	r1, r0, #13
 8001ea6:	0fc9      	lsrs	r1, r1, #31
 8001ea8:	d006      	beq.n	8001eb8 <USBPD_PE_StateMachine_SNK+0x90>
 8001eaa:	49af      	ldr	r1, [pc, #700]	@ (8002168 <__iar_annotation$$branch+0x8>)
 8001eac:	4001      	ands	r1, r0
 8001eae:	6169      	str	r1, [r5, #20]
 8001eb0:	2164      	movs	r1, #100	@ 0x64
 8001eb2:	7c28      	ldrb	r0, [r5, #16]
 8001eb4:	f7fe fae4 	bl	8000480 <USBPD_PE_Notification>
 8001eb8:	0028      	movs	r0, r5
 8001eba:	f7fe fd15 	bl	80008e8 <PE_Get_RxEvent>
 8001ebe:	4669      	mov	r1, sp
 8001ec0:	7308      	strb	r0, [r1, #12]
 8001ec2:	4668      	mov	r0, sp
 8001ec4:	7b00      	ldrb	r0, [r0, #12]
 8001ec6:	2803      	cmp	r0, #3
 8001ec8:	d104      	bne.n	8001ed4 <USBPD_PE_StateMachine_SNK+0xac>
 8001eca:	2001      	movs	r0, #1
 8001ecc:	b00d      	add	sp, #52	@ 0x34
 8001ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ed0:	200002e4 	.word	0x200002e4
 8001ed4:	4668      	mov	r0, sp
 8001ed6:	7344      	strb	r4, [r0, #13]
 8001ed8:	2402      	movs	r4, #2
 8001eda:	6868      	ldr	r0, [r5, #4]
 8001edc:	6800      	ldr	r0, [r0, #0]
 8001ede:	04c1      	lsls	r1, r0, #19
 8001ee0:	0fc9      	lsrs	r1, r1, #31
 8001ee2:	d100      	bne.n	8001ee6 <USBPD_PE_StateMachine_SNK+0xbe>
 8001ee4:	e148      	b.n	8002178 <__iar_annotation$$branch+0x18>
 8001ee6:	6968      	ldr	r0, [r5, #20]
 8001ee8:	0381      	lsls	r1, r0, #14
 8001eea:	0fc9      	lsrs	r1, r1, #31
 8001eec:	d014      	beq.n	8001f18 <USBPD_PE_StateMachine_SNK+0xf0>
 8001eee:	21a7      	movs	r1, #167	@ 0xa7
 8001ef0:	7469      	strb	r1, [r5, #17]
 8001ef2:	4a9e      	ldr	r2, [pc, #632]	@ (800216c <__iar_annotation$$branch+0xc>)
 8001ef4:	4002      	ands	r2, r0
 8001ef6:	616a      	str	r2, [r5, #20]
 8001ef8:	2000      	movs	r0, #0
 8001efa:	2232      	movs	r2, #50	@ 0x32
 8001efc:	54a8      	strb	r0, [r5, r2]
 8001efe:	7ca8      	ldrb	r0, [r5, #18]
 8001f00:	28a7      	cmp	r0, #167	@ 0xa7
 8001f02:	d02b      	beq.n	8001f5c <USBPD_PE_StateMachine_SNK+0x134>
 8001f04:	74a9      	strb	r1, [r5, #18]
 8001f06:	2000      	movs	r0, #0
 8001f08:	9000      	str	r0, [sp, #0]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	22a7      	movs	r2, #167	@ 0xa7
 8001f0e:	7c29      	ldrb	r1, [r5, #16]
 8001f10:	2004      	movs	r0, #4
 8001f12:	4e94      	ldr	r6, [pc, #592]	@ (8002164 <__iar_annotation$$branch+0x4>)
 8001f14:	6836      	ldr	r6, [r6, #0]
 8001f16:	47b0      	blx	r6
 8001f18:	2032      	movs	r0, #50	@ 0x32
 8001f1a:	5c28      	ldrb	r0, [r5, r0]
 8001f1c:	280f      	cmp	r0, #15
 8001f1e:	d001      	beq.n	8001f24 <USBPD_PE_StateMachine_SNK+0xfc>
 8001f20:	2814      	cmp	r0, #20
 8001f22:	d11b      	bne.n	8001f5c <USBPD_PE_StateMachine_SNK+0x134>
 8001f24:	4668      	mov	r0, sp
 8001f26:	7b00      	ldrb	r0, [r0, #12]
 8001f28:	2814      	cmp	r0, #20
 8001f2a:	d005      	beq.n	8001f38 <USBPD_PE_StateMachine_SNK+0x110>
 8001f2c:	2014      	movs	r0, #20
 8001f2e:	4669      	mov	r1, sp
 8001f30:	7308      	strb	r0, [r1, #12]
 8001f32:	0028      	movs	r0, r5
 8001f34:	f7fe fd0f 	bl	8000956 <PE_Clear_RxEvent>
 8001f38:	2032      	movs	r0, #50	@ 0x32
 8001f3a:	5c2a      	ldrb	r2, [r5, r0]
 8001f3c:	746a      	strb	r2, [r5, #17]
 8001f3e:	2000      	movs	r0, #0
 8001f40:	2132      	movs	r1, #50	@ 0x32
 8001f42:	5468      	strb	r0, [r5, r1]
 8001f44:	7ca8      	ldrb	r0, [r5, #18]
 8001f46:	4290      	cmp	r0, r2
 8001f48:	d008      	beq.n	8001f5c <USBPD_PE_StateMachine_SNK+0x134>
 8001f4a:	74aa      	strb	r2, [r5, #18]
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	9000      	str	r0, [sp, #0]
 8001f50:	2300      	movs	r3, #0
 8001f52:	7c29      	ldrb	r1, [r5, #16]
 8001f54:	2004      	movs	r0, #4
 8001f56:	4e83      	ldr	r6, [pc, #524]	@ (8002164 <__iar_annotation$$branch+0x4>)
 8001f58:	6836      	ldr	r6, [r6, #0]
 8001f5a:	47b0      	blx	r6
 8001f5c:	4668      	mov	r0, sp
 8001f5e:	7b00      	ldrb	r0, [r0, #12]
 8001f60:	2811      	cmp	r0, #17
 8001f62:	d11f      	bne.n	8001fa4 <USBPD_PE_StateMachine_SNK+0x17c>
 8001f64:	6868      	ldr	r0, [r5, #4]
 8001f66:	6800      	ldr	r0, [r0, #0]
 8001f68:	0701      	lsls	r1, r0, #28
 8001f6a:	0fc9      	lsrs	r1, r1, #31
 8001f6c:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8001f6e:	0680      	lsls	r0, r0, #26
 8001f70:	0fc2      	lsrs	r2, r0, #31
 8001f72:	4291      	cmp	r1, r2
 8001f74:	d116      	bne.n	8001fa4 <USBPD_PE_StateMachine_SNK+0x17c>
 8001f76:	2014      	movs	r0, #20
 8001f78:	4669      	mov	r1, sp
 8001f7a:	7308      	strb	r0, [r1, #12]
 8001f7c:	0028      	movs	r0, r5
 8001f7e:	f7fe fcea 	bl	8000956 <PE_Clear_RxEvent>
 8001f82:	2092      	movs	r0, #146	@ 0x92
 8001f84:	7468      	strb	r0, [r5, #17]
 8001f86:	7ca8      	ldrb	r0, [r5, #18]
 8001f88:	2892      	cmp	r0, #146	@ 0x92
 8001f8a:	d100      	bne.n	8001f8e <USBPD_PE_StateMachine_SNK+0x166>
 8001f8c:	e104      	b.n	8002198 <__iar_annotation$$branch+0x38>
 8001f8e:	2092      	movs	r0, #146	@ 0x92
 8001f90:	74a8      	strb	r0, [r5, #18]
 8001f92:	2000      	movs	r0, #0
 8001f94:	9000      	str	r0, [sp, #0]
 8001f96:	2300      	movs	r3, #0
 8001f98:	2292      	movs	r2, #146	@ 0x92
 8001f9a:	7c29      	ldrb	r1, [r5, #16]
 8001f9c:	2004      	movs	r0, #4
 8001f9e:	4e71      	ldr	r6, [pc, #452]	@ (8002164 <__iar_annotation$$branch+0x4>)
 8001fa0:	6836      	ldr	r6, [r6, #0]
 8001fa2:	47b0      	blx	r6
 8001fa4:	7c68      	ldrb	r0, [r5, #17]
 8001fa6:	4669      	mov	r1, sp
 8001fa8:	7008      	strb	r0, [r1, #0]
 8001faa:	4f71      	ldr	r7, [pc, #452]	@ (8002170 <__iar_annotation$$branch+0x10>)
 8001fac:	20f0      	movs	r0, #240	@ 0xf0
 8001fae:	0200      	lsls	r0, r0, #8
 8001fb0:	4e70      	ldr	r6, [pc, #448]	@ (8002174 <__iar_annotation$$branch+0x14>)
 8001fb2:	2104      	movs	r1, #4
 8001fb4:	466a      	mov	r2, sp
 8001fb6:	7812      	ldrb	r2, [r2, #0]
 8001fb8:	2a00      	cmp	r2, #0
 8001fba:	d100      	bne.n	8001fbe <USBPD_PE_StateMachine_SNK+0x196>
 8001fbc:	e0e0      	b.n	8002180 <__iar_annotation$$branch+0x20>
 8001fbe:	1e52      	subs	r2, r2, #1
 8001fc0:	d040      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 8001fc2:	1e92      	subs	r2, r2, #2
 8001fc4:	2a01      	cmp	r2, #1
 8001fc6:	d800      	bhi.n	8001fca <USBPD_PE_StateMachine_SNK+0x1a2>
 8001fc8:	e323      	b.n	8002612 <__iar_annotation$$branch+0x4b2>
 8001fca:	1e92      	subs	r2, r2, #2
 8001fcc:	d100      	bne.n	8001fd0 <USBPD_PE_StateMachine_SNK+0x1a8>
 8001fce:	e1fb      	b.n	80023c8 <__iar_annotation$$branch+0x268>
 8001fd0:	3a0a      	subs	r2, #10
 8001fd2:	d100      	bne.n	8001fd6 <USBPD_PE_StateMachine_SNK+0x1ae>
 8001fd4:	e1fd      	b.n	80023d2 <__iar_annotation$$branch+0x272>
 8001fd6:	1e52      	subs	r2, r2, #1
 8001fd8:	d100      	bne.n	8001fdc <USBPD_PE_StateMachine_SNK+0x1b4>
 8001fda:	e299      	b.n	8002510 <__iar_annotation$$branch+0x3b0>
 8001fdc:	1e52      	subs	r2, r2, #1
 8001fde:	d100      	bne.n	8001fe2 <USBPD_PE_StateMachine_SNK+0x1ba>
 8001fe0:	e2a3      	b.n	800252a <__iar_annotation$$branch+0x3ca>
 8001fe2:	1ed2      	subs	r2, r2, #3
 8001fe4:	d100      	bne.n	8001fe8 <USBPD_PE_StateMachine_SNK+0x1c0>
 8001fe6:	e228      	b.n	800243a <__iar_annotation$$branch+0x2da>
 8001fe8:	1f12      	subs	r2, r2, #4
 8001fea:	2a01      	cmp	r2, #1
 8001fec:	d92a      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 8001fee:	1e92      	subs	r2, r2, #2
 8001ff0:	d100      	bne.n	8001ff4 <USBPD_PE_StateMachine_SNK+0x1cc>
 8001ff2:	e2d2      	b.n	800259a <__iar_annotation$$branch+0x43a>
 8001ff4:	1ed2      	subs	r2, r2, #3
 8001ff6:	d025      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 8001ff8:	1e52      	subs	r2, r2, #1
 8001ffa:	d100      	bne.n	8001ffe <USBPD_PE_StateMachine_SNK+0x1d6>
 8001ffc:	e3c3      	b.n	8002786 <__iar_annotation$$branch+0x626>
 8001ffe:	1f12      	subs	r2, r2, #4
 8002000:	d100      	bne.n	8002004 <USBPD_PE_StateMachine_SNK+0x1dc>
 8002002:	e316      	b.n	8002632 <__iar_annotation$$branch+0x4d2>
 8002004:	1f52      	subs	r2, r2, #5
 8002006:	2a02      	cmp	r2, #2
 8002008:	d91c      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 800200a:	1ed2      	subs	r2, r2, #3
 800200c:	d100      	bne.n	8002010 <USBPD_PE_StateMachine_SNK+0x1e8>
 800200e:	e2f7      	b.n	8002600 <__iar_annotation$$branch+0x4a0>
 8002010:	1e52      	subs	r2, r2, #1
 8002012:	d101      	bne.n	8002018 <__iar_annotation$$branch+0x4>

08002014 <__iar_annotation$$branch>:
 8002014:	f000 fc39 	bl	800288a <__iar_annotation$$branch+0x72a>
 8002018:	1e52      	subs	r2, r2, #1
 800201a:	d013      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 800201c:	1e92      	subs	r2, r2, #2
 800201e:	d101      	bne.n	8002024 <__iar_annotation$$branch+0x4>

08002020 <__iar_annotation$$branch>:
 8002020:	f000 fc80 	bl	8002924 <__iar_annotation$$branch+0x7c4>
 8002024:	1e52      	subs	r2, r2, #1
 8002026:	2a01      	cmp	r2, #1
 8002028:	d90c      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 800202a:	1e92      	subs	r2, r2, #2
 800202c:	d001      	beq.n	8002032 <__iar_annotation$$branch+0x12>
 800202e:	1e92      	subs	r2, r2, #2
 8002030:	2a05      	cmp	r2, #5
 8002032:	d801      	bhi.n	8002038 <__iar_annotation$$branch+0x4>

08002034 <__iar_annotation$$branch>:
 8002034:	f000 fcbc 	bl	80029b0 <__iar_annotation$$branch+0x850>
 8002038:	1f92      	subs	r2, r2, #6
 800203a:	d101      	bne.n	8002040 <__iar_annotation$$branch+0x4>

0800203c <__iar_annotation$$branch>:
 800203c:	f000 fc86 	bl	800294c <__iar_annotation$$branch+0x7ec>
 8002040:	1e52      	subs	r2, r2, #1
 8002042:	2a03      	cmp	r2, #3
 8002044:	d801      	bhi.n	800204a <__iar_annotation$$branch+0x4>

08002046 <__iar_annotation$$branch>:
 8002046:	f000 fcb7 	bl	80029b8 <__iar_annotation$$branch+0x858>
 800204a:	1f12      	subs	r2, r2, #4
 800204c:	d100      	bne.n	8002050 <__iar_annotation$$branch+0xa>
 800204e:	e0af      	b.n	80021b0 <__iar_annotation$$branch+0x50>
 8002050:	1e92      	subs	r2, r2, #2
 8002052:	d100      	bne.n	8002056 <__iar_annotation$$branch+0x10>
 8002054:	e221      	b.n	800249a <__iar_annotation$$branch+0x33a>
 8002056:	1ed2      	subs	r2, r2, #3
 8002058:	d100      	bne.n	800205c <__iar_annotation$$branch+0x16>
 800205a:	e0c1      	b.n	80021e0 <__iar_annotation$$branch+0x80>
 800205c:	1e52      	subs	r2, r2, #1
 800205e:	d100      	bne.n	8002062 <__iar_annotation$$branch+0x1c>
 8002060:	e100      	b.n	8002264 <__iar_annotation$$branch+0x104>
 8002062:	1e52      	subs	r2, r2, #1
 8002064:	d100      	bne.n	8002068 <__iar_annotation$$branch+0x22>
 8002066:	e10f      	b.n	8002288 <__iar_annotation$$branch+0x128>
 8002068:	1e52      	subs	r2, r2, #1
 800206a:	d100      	bne.n	800206e <__iar_annotation$$branch+0x28>
 800206c:	e128      	b.n	80022c0 <__iar_annotation$$branch+0x160>
 800206e:	1e52      	subs	r2, r2, #1
 8002070:	d100      	bne.n	8002074 <__iar_annotation$$branch+0x2e>
 8002072:	e178      	b.n	8002366 <__iar_annotation$$branch+0x206>
 8002074:	1e92      	subs	r2, r2, #2
 8002076:	d0a6      	beq.n	8001fc6 <USBPD_PE_StateMachine_SNK+0x19e>
 8002078:	1e92      	subs	r2, r2, #2
 800207a:	d0e3      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 800207c:	1e52      	subs	r2, r2, #1
 800207e:	d101      	bne.n	8002084 <__iar_annotation$$branch+0x4>

08002080 <__iar_annotation$$branch>:
 8002080:	f000 fbe5 	bl	800284e <__iar_annotation$$branch+0x6ee>
 8002084:	1f12      	subs	r2, r2, #4
 8002086:	d100      	bne.n	800208a <__iar_annotation$$branch+0xa>
 8002088:	e26a      	b.n	8002560 <__iar_annotation$$branch+0x400>
 800208a:	1ed2      	subs	r2, r2, #3
 800208c:	d100      	bne.n	8002090 <__iar_annotation$$branch+0x10>
 800208e:	e334      	b.n	80026fa <__iar_annotation$$branch+0x59a>
 8002090:	1f52      	subs	r2, r2, #5
 8002092:	d100      	bne.n	8002096 <__iar_annotation$$branch+0x16>
 8002094:	e388      	b.n	80027a8 <__iar_annotation$$branch+0x648>
 8002096:	1e52      	subs	r2, r2, #1
 8002098:	d100      	bne.n	800209c <__iar_annotation$$branch+0x1c>
 800209a:	e2ff      	b.n	800269c <__iar_annotation$$branch+0x53c>
 800209c:	3a09      	subs	r2, #9
 800209e:	2a02      	cmp	r2, #2
 80020a0:	d9d0      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 80020a2:	1ed2      	subs	r2, r2, #3
 80020a4:	d101      	bne.n	80020aa <__iar_annotation$$branch+0x4>

080020a6 <__iar_annotation$$branch>:
 80020a6:	f000 fc01 	bl	80028ac <__iar_annotation$$branch+0x74c>
 80020aa:	1e52      	subs	r2, r2, #1
 80020ac:	d101      	bne.n	80020b2 <__iar_annotation$$branch+0x4>

080020ae <__iar_annotation$$branch>:
 80020ae:	f000 fc0f 	bl	80028d0 <__iar_annotation$$branch+0x770>
 80020b2:	1e52      	subs	r2, r2, #1
 80020b4:	2a01      	cmp	r2, #1
 80020b6:	d9c5      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 80020b8:	3a0d      	subs	r2, #13
 80020ba:	d0c3      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 80020bc:	3a12      	subs	r2, #18
 80020be:	d101      	bne.n	80020c4 <__iar_annotation$$branch+0x4>

080020c0 <__iar_annotation$$branch>:
 80020c0:	f000 fc92 	bl	80029e8 <__iar_annotation$$branch+0x888>
 80020c4:	3a0c      	subs	r2, #12
 80020c6:	d067      	beq.n	8002198 <__iar_annotation$$branch+0x38>
 80020c8:	1e52      	subs	r2, r2, #1
 80020ca:	2a02      	cmp	r2, #2
 80020cc:	d9ba      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 80020ce:	1f52      	subs	r2, r2, #5
 80020d0:	d100      	bne.n	80020d4 <__iar_annotation$$branch+0x14>
 80020d2:	e271      	b.n	80025b8 <__iar_annotation$$branch+0x458>
 80020d4:	1e52      	subs	r2, r2, #1
 80020d6:	d0b5      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 80020d8:	1e52      	subs	r2, r2, #1
 80020da:	d100      	bne.n	80020de <__iar_annotation$$branch+0x1e>
 80020dc:	e174      	b.n	80023c8 <__iar_annotation$$branch+0x268>
 80020de:	1e52      	subs	r2, r2, #1
 80020e0:	d100      	bne.n	80020e4 <__iar_annotation$$branch+0x24>
 80020e2:	e1be      	b.n	8002462 <__iar_annotation$$branch+0x302>
 80020e4:	1e52      	subs	r2, r2, #1
 80020e6:	2a08      	cmp	r2, #8
 80020e8:	d801      	bhi.n	80020ee <__iar_annotation$$branch+0x4>

080020ea <__iar_annotation$$branch>:
 80020ea:	f000 fc6a 	bl	80029c2 <__iar_annotation$$branch+0x862>
 80020ee:	3a0b      	subs	r2, #11
 80020f0:	d101      	bne.n	80020f6 <__iar_annotation$$branch+0x4>

080020f2 <__iar_annotation$$branch>:
 80020f2:	f000 fc7f 	bl	80029f4 <__iar_annotation$$branch+0x894>
 80020f6:	a903      	add	r1, sp, #12
 80020f8:	0028      	movs	r0, r5
 80020fa:	f002 f9e3 	bl	80044c4 <PE_StateMachine_VDM>
 80020fe:	0004      	movs	r4, r0
 8002100:	7c6a      	ldrb	r2, [r5, #17]
 8002102:	7ca8      	ldrb	r0, [r5, #18]
 8002104:	4290      	cmp	r0, r2
 8002106:	d008      	beq.n	800211a <__iar_annotation$$branch+0x28>
 8002108:	74aa      	strb	r2, [r5, #18]
 800210a:	2000      	movs	r0, #0
 800210c:	9000      	str	r0, [sp, #0]
 800210e:	2300      	movs	r3, #0
 8002110:	7c29      	ldrb	r1, [r5, #16]
 8002112:	2004      	movs	r0, #4
 8002114:	4e13      	ldr	r6, [pc, #76]	@ (8002164 <__iar_annotation$$branch+0x4>)
 8002116:	6836      	ldr	r6, [r6, #0]
 8002118:	47b0      	blx	r6
 800211a:	4e12      	ldr	r6, [pc, #72]	@ (8002164 <__iar_annotation$$branch+0x4>)
 800211c:	4668      	mov	r0, sp
 800211e:	7b00      	ldrb	r0, [r0, #12]
 8002120:	2814      	cmp	r0, #20
 8002122:	d101      	bne.n	8002128 <__iar_annotation$$branch+0x4>

08002124 <__iar_annotation$$branch>:
 8002124:	f000 fc73 	bl	8002a0e <__iar_annotation$$branch+0x8ae>
 8002128:	0028      	movs	r0, r5
 800212a:	f7fe fc5b 	bl	80009e4 <PE_Check_AMSConflict>
 800212e:	2815      	cmp	r0, #21
 8002130:	d109      	bne.n	8002146 <__iar_annotation$$branch+0x22>
 8002132:	4668      	mov	r0, sp
 8002134:	7b00      	ldrb	r0, [r0, #12]
 8002136:	2814      	cmp	r0, #20
 8002138:	d005      	beq.n	8002146 <__iar_annotation$$branch+0x22>
 800213a:	2014      	movs	r0, #20
 800213c:	4669      	mov	r1, sp
 800213e:	7308      	strb	r0, [r1, #12]
 8002140:	0028      	movs	r0, r5
 8002142:	f7fe fc08 	bl	8000956 <PE_Clear_RxEvent>
 8002146:	7c6a      	ldrb	r2, [r5, #17]
 8002148:	7ca8      	ldrb	r0, [r5, #18]
 800214a:	4290      	cmp	r0, r2
 800214c:	d007      	beq.n	800215e <__iar_annotation$$branch+0x3a>
 800214e:	74aa      	strb	r2, [r5, #18]
 8002150:	2000      	movs	r0, #0
 8002152:	9000      	str	r0, [sp, #0]
 8002154:	2300      	movs	r3, #0
 8002156:	7c29      	ldrb	r1, [r5, #16]
 8002158:	2004      	movs	r0, #4
 800215a:	6834      	ldr	r4, [r6, #0]
 800215c:	47a0      	blx	r4
 800215e:	2400      	movs	r4, #0

08002160 <__iar_annotation$$branch>:
 8002160:	f000 fc74 	bl	8002a4c <__iar_annotation$$branch+0x8ec>
 8002164:	20000000 	.word	0x20000000
 8002168:	fffbffff 	.word	0xfffbffff
 800216c:	fffdffff 	.word	0xfffdffff
 8002170:	000081f4 	.word	0x000081f4
 8002174:	0000801b 	.word	0x0000801b
 8002178:	2400      	movs	r4, #0
 800217a:	43e4      	mvns	r4, r4
 800217c:	0020      	movs	r0, r4
 800217e:	e6a5      	b.n	8001ecc <USBPD_PE_StateMachine_SNK+0xa4>
 8002180:	6868      	ldr	r0, [r5, #4]
 8002182:	6801      	ldr	r1, [r0, #0]
 8002184:	2210      	movs	r2, #16
 8002186:	4391      	bics	r1, r2
 8002188:	6001      	str	r1, [r0, #0]
 800218a:	215f      	movs	r1, #95	@ 0x5f
 800218c:	7c28      	ldrb	r0, [r5, #16]
 800218e:	f7fe f977 	bl	8000480 <USBPD_PE_Notification>
 8002192:	2400      	movs	r4, #0
 8002194:	43e4      	mvns	r4, r4
 8002196:	e7b3      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002198:	6868      	ldr	r0, [r5, #4]
 800219a:	6801      	ldr	r1, [r0, #0]
 800219c:	2210      	movs	r2, #16
 800219e:	4391      	bics	r1, r2
 80021a0:	6001      	str	r1, [r0, #0]
 80021a2:	68a8      	ldr	r0, [r5, #8]
 80021a4:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80021a6:	2900      	cmp	r1, #0
 80021a8:	d0f3      	beq.n	8002192 <__iar_annotation$$branch+0x32>
 80021aa:	7c28      	ldrb	r0, [r5, #16]
 80021ac:	4788      	blx	r1
 80021ae:	e7f0      	b.n	8002192 <__iar_annotation$$branch+0x32>
 80021b0:	6868      	ldr	r0, [r5, #4]
 80021b2:	6801      	ldr	r1, [r0, #0]
 80021b4:	2201      	movs	r2, #1
 80021b6:	0b0b      	lsrs	r3, r1, #12
 80021b8:	4013      	ands	r3, r2
 80021ba:	d0a1      	beq.n	8002100 <__iar_annotation$$branch+0xe>
 80021bc:	078b      	lsls	r3, r1, #30
 80021be:	0f9b      	lsrs	r3, r3, #30
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d101      	bne.n	80021c8 <__iar_annotation$$branch+0x68>
 80021c4:	2300      	movs	r3, #0
 80021c6:	e000      	b.n	80021ca <__iar_annotation$$branch+0x6a>
 80021c8:	2320      	movs	r3, #32
 80021ca:	2420      	movs	r4, #32
 80021cc:	43a1      	bics	r1, r4
 80021ce:	430b      	orrs	r3, r1
 80021d0:	6003      	str	r3, [r0, #0]
 80021d2:	772a      	strb	r2, [r5, #28]
 80021d4:	83ef      	strh	r7, [r5, #30]
 80021d6:	24fa      	movs	r4, #250	@ 0xfa
 80021d8:	0064      	lsls	r4, r4, #1
 80021da:	2043      	movs	r0, #67	@ 0x43
 80021dc:	7468      	strb	r0, [r5, #17]
 80021de:	e78f      	b.n	8002100 <__iar_annotation$$branch+0xe>
 80021e0:	4668      	mov	r0, sp
 80021e2:	7b00      	ldrb	r0, [r0, #12]
 80021e4:	2811      	cmp	r0, #17
 80021e6:	d135      	bne.n	8002254 <__iar_annotation$$branch+0xf4>
 80021e8:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80021ea:	0bc2      	lsrs	r2, r0, #15
 80021ec:	d12c      	bne.n	8002248 <__iar_annotation$$branch+0xe8>
 80021ee:	2607      	movs	r6, #7
 80021f0:	0b02      	lsrs	r2, r0, #12
 80021f2:	4232      	tst	r2, r6
 80021f4:	d028      	beq.n	8002248 <__iar_annotation$$branch+0xe8>
 80021f6:	06c2      	lsls	r2, r0, #27
 80021f8:	0ed2      	lsrs	r2, r2, #27
 80021fa:	2a01      	cmp	r2, #1
 80021fc:	d124      	bne.n	8002248 <__iar_annotation$$branch+0xe8>
 80021fe:	2200      	movs	r2, #0
 8002200:	4bc1      	ldr	r3, [pc, #772]	@ (8002508 <__iar_annotation$$branch+0x3a8>)
 8002202:	18eb      	adds	r3, r5, r3
 8002204:	709a      	strb	r2, [r3, #2]
 8002206:	696a      	ldr	r2, [r5, #20]
 8002208:	4311      	orrs	r1, r2
 800220a:	6169      	str	r1, [r5, #20]
 800220c:	0600      	lsls	r0, r0, #24
 800220e:	0f81      	lsrs	r1, r0, #30
 8002210:	4668      	mov	r0, sp
 8002212:	7b40      	ldrb	r0, [r0, #13]
 8002214:	f7fe fcee 	bl	8000bf4 <PE_ExtRevisionInteroperability>
 8002218:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800221a:	0b00      	lsrs	r0, r0, #12
 800221c:	4006      	ands	r6, r0
 800221e:	00b3      	lsls	r3, r6, #2
 8002220:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8002222:	1c82      	adds	r2, r0, #2
 8002224:	2104      	movs	r1, #4
 8002226:	7c28      	ldrb	r0, [r5, #16]
 8002228:	68ae      	ldr	r6, [r5, #8]
 800222a:	69b6      	ldr	r6, [r6, #24]
 800222c:	47b0      	blx	r6
 800222e:	2001      	movs	r0, #1
 8002230:	7728      	strb	r0, [r5, #28]
 8002232:	6868      	ldr	r0, [r5, #4]
 8002234:	6801      	ldr	r1, [r0, #0]
 8002236:	2210      	movs	r2, #16
 8002238:	4391      	bics	r1, r2
 800223a:	6001      	str	r1, [r0, #0]
 800223c:	2044      	movs	r0, #68	@ 0x44
 800223e:	7468      	strb	r0, [r5, #17]
 8002240:	4668      	mov	r0, sp
 8002242:	7b00      	ldrb	r0, [r0, #12]
 8002244:	2814      	cmp	r0, #20
 8002246:	d005      	beq.n	8002254 <__iar_annotation$$branch+0xf4>
 8002248:	2014      	movs	r0, #20
 800224a:	4669      	mov	r1, sp
 800224c:	7308      	strb	r0, [r1, #12]
 800224e:	0028      	movs	r0, r5
 8002250:	f7fe fb81 	bl	8000956 <PE_Clear_RxEvent>
 8002254:	8be8      	ldrh	r0, [r5, #30]
 8002256:	03a1      	lsls	r1, r4, #14
 8002258:	4288      	cmp	r0, r1
 800225a:	d102      	bne.n	8002262 <__iar_annotation$$branch+0x102>
 800225c:	200f      	movs	r0, #15
 800225e:	7468      	strb	r0, [r5, #17]
 8002260:	2400      	movs	r4, #0
 8002262:	e74d      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002264:	466a      	mov	r2, sp
 8002266:	0029      	movs	r1, r5
 8002268:	3118      	adds	r1, #24
 800226a:	7c28      	ldrb	r0, [r5, #16]
 800226c:	68ab      	ldr	r3, [r5, #8]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	4798      	blx	r3
 8002272:	6968      	ldr	r0, [r5, #20]
 8002274:	2118      	movs	r1, #24
 8002276:	4388      	bics	r0, r1
 8002278:	9900      	ldr	r1, [sp, #0]
 800227a:	00c9      	lsls	r1, r1, #3
 800227c:	2218      	movs	r2, #24
 800227e:	400a      	ands	r2, r1
 8002280:	4302      	orrs	r2, r0
 8002282:	616a      	str	r2, [r5, #20]
 8002284:	2045      	movs	r0, #69	@ 0x45
 8002286:	e7ea      	b.n	800225e <__iar_annotation$$branch+0xfe>
 8002288:	6968      	ldr	r0, [r5, #20]
 800228a:	0401      	lsls	r1, r0, #16
 800228c:	0fc9      	lsrs	r1, r1, #31
 800228e:	d001      	beq.n	8002294 <__iar_annotation$$branch+0x134>
 8002290:	2002      	movs	r0, #2
 8002292:	e000      	b.n	8002296 <__iar_annotation$$branch+0x136>
 8002294:	2000      	movs	r0, #0
 8002296:	9002      	str	r0, [sp, #8]
 8002298:	2046      	movs	r0, #70	@ 0x46
 800229a:	9001      	str	r0, [sp, #4]
 800229c:	2001      	movs	r0, #1
 800229e:	9000      	str	r0, [sp, #0]
 80022a0:	002b      	movs	r3, r5
 80022a2:	3318      	adds	r3, #24
 80022a4:	2202      	movs	r2, #2
 80022a6:	2100      	movs	r1, #0
 80022a8:	0028      	movs	r0, r5
 80022aa:	f7ff f95c 	bl	8001566 <PE_Send_DataMessage>
 80022ae:	2800      	cmp	r0, #0
 80022b0:	d105      	bne.n	80022be <__iar_annotation$$branch+0x15e>
 80022b2:	6968      	ldr	r0, [r5, #20]
 80022b4:	4995      	ldr	r1, [pc, #596]	@ (800250c <__iar_annotation$$branch+0x3ac>)
 80022b6:	4001      	ands	r1, r0
 80022b8:	6169      	str	r1, [r5, #20]
 80022ba:	83ee      	strh	r6, [r5, #30]
 80022bc:	241b      	movs	r4, #27
 80022be:	e71f      	b.n	8002100 <__iar_annotation$$branch+0xe>
 80022c0:	4669      	mov	r1, sp
 80022c2:	7b09      	ldrb	r1, [r1, #12]
 80022c4:	2911      	cmp	r1, #17
 80022c6:	d148      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 80022c8:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 80022ca:	4201      	tst	r1, r0
 80022cc:	d145      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 80022ce:	20fa      	movs	r0, #250	@ 0xfa
 80022d0:	0040      	lsls	r0, r0, #1
 80022d2:	261f      	movs	r6, #31
 80022d4:	221f      	movs	r2, #31
 80022d6:	400a      	ands	r2, r1
 80022d8:	1e92      	subs	r2, r2, #2
 80022da:	2a01      	cmp	r2, #1
 80022dc:	d917      	bls.n	800230e <__iar_annotation$$branch+0x1ae>
 80022de:	1e92      	subs	r2, r2, #2
 80022e0:	d001      	beq.n	80022e6 <__iar_annotation$$branch+0x186>
 80022e2:	3a08      	subs	r2, #8
 80022e4:	d125      	bne.n	8002332 <__iar_annotation$$branch+0x1d2>
 80022e6:	686a      	ldr	r2, [r5, #4]
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	0552      	lsls	r2, r2, #21
 80022ec:	0f52      	lsrs	r2, r2, #29
 80022ee:	2a03      	cmp	r2, #3
 80022f0:	d004      	beq.n	80022fc <__iar_annotation$$branch+0x19c>
 80022f2:	2143      	movs	r1, #67	@ 0x43
 80022f4:	7469      	strb	r1, [r5, #17]
 80022f6:	83ef      	strh	r7, [r5, #30]
 80022f8:	0004      	movs	r4, r0
 80022fa:	e014      	b.n	8002326 <__iar_annotation$$branch+0x1c6>
 80022fc:	4031      	ands	r1, r6
 80022fe:	290c      	cmp	r1, #12
 8002300:	d101      	bne.n	8002306 <__iar_annotation$$branch+0x1a6>
 8002302:	2049      	movs	r0, #73	@ 0x49
 8002304:	e000      	b.n	8002308 <__iar_annotation$$branch+0x1a8>
 8002306:	2003      	movs	r0, #3
 8002308:	7468      	strb	r0, [r5, #17]
 800230a:	2400      	movs	r4, #0
 800230c:	e00b      	b.n	8002326 <__iar_annotation$$branch+0x1c6>
 800230e:	83ef      	strh	r7, [r5, #30]
 8002310:	0004      	movs	r4, r0
 8002312:	2104      	movs	r1, #4
 8002314:	0028      	movs	r0, r5
 8002316:	f7ff f846 	bl	80013a6 <PE_SetPowerNegotiation>
 800231a:	2047      	movs	r0, #71	@ 0x47
 800231c:	7468      	strb	r0, [r5, #17]
 800231e:	4668      	mov	r0, sp
 8002320:	7b00      	ldrb	r0, [r0, #12]
 8002322:	2814      	cmp	r0, #20
 8002324:	d005      	beq.n	8002332 <__iar_annotation$$branch+0x1d2>
 8002326:	2014      	movs	r0, #20
 8002328:	4669      	mov	r1, sp
 800232a:	7308      	strb	r0, [r1, #12]
 800232c:	0028      	movs	r0, r5
 800232e:	f7fe fb12 	bl	8000956 <PE_Clear_RxEvent>
 8002332:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002334:	4006      	ands	r6, r0
 8002336:	2e02      	cmp	r6, #2
 8002338:	d009      	beq.n	800234e <__iar_annotation$$branch+0x1ee>
 800233a:	2e03      	cmp	r6, #3
 800233c:	d009      	beq.n	8002352 <__iar_annotation$$branch+0x1f2>
 800233e:	2e04      	cmp	r6, #4
 8002340:	d003      	beq.n	800234a <__iar_annotation$$branch+0x1ea>
 8002342:	2e0c      	cmp	r6, #12
 8002344:	d109      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 8002346:	2103      	movs	r1, #3
 8002348:	e004      	b.n	8002354 <__iar_annotation$$branch+0x1f4>
 800234a:	2102      	movs	r1, #2
 800234c:	e002      	b.n	8002354 <__iar_annotation$$branch+0x1f4>
 800234e:	2104      	movs	r1, #4
 8002350:	e000      	b.n	8002354 <__iar_annotation$$branch+0x1f4>
 8002352:	2101      	movs	r1, #1
 8002354:	7c28      	ldrb	r0, [r5, #16]
 8002356:	f7fe f893 	bl	8000480 <USBPD_PE_Notification>
 800235a:	8be8      	ldrh	r0, [r5, #30]
 800235c:	2180      	movs	r1, #128	@ 0x80
 800235e:	0209      	lsls	r1, r1, #8
 8002360:	4288      	cmp	r0, r1
 8002362:	d1ac      	bne.n	80022be <__iar_annotation$$branch+0x15e>
 8002364:	e77a      	b.n	800225c <__iar_annotation$$branch+0xfc>
 8002366:	4668      	mov	r0, sp
 8002368:	7b00      	ldrb	r0, [r0, #12]
 800236a:	2811      	cmp	r0, #17
 800236c:	d1f5      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 800236e:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002370:	499f      	ldr	r1, [pc, #636]	@ (80025f0 <__iar_annotation$$branch+0x490>)
 8002372:	4001      	ands	r1, r0
 8002374:	2906      	cmp	r1, #6
 8002376:	d1f0      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 8002378:	2014      	movs	r0, #20
 800237a:	4669      	mov	r1, sp
 800237c:	7308      	strb	r0, [r1, #12]
 800237e:	0028      	movs	r0, r5
 8002380:	f7fe fae9 	bl	8000956 <PE_Clear_RxEvent>
 8002384:	2103      	movs	r1, #3
 8002386:	0028      	movs	r0, r5
 8002388:	f7ff f80d 	bl	80013a6 <PE_SetPowerNegotiation>
 800238c:	2110      	movs	r1, #16
 800238e:	7c28      	ldrb	r0, [r5, #16]
 8002390:	f7fe f876 	bl	8000480 <USBPD_PE_Notification>
 8002394:	6868      	ldr	r0, [r5, #4]
 8002396:	6800      	ldr	r0, [r0, #0]
 8002398:	0401      	lsls	r1, r0, #16
 800239a:	0fc9      	lsrs	r1, r1, #31
 800239c:	d002      	beq.n	80023a4 <__iar_annotation$$branch+0x244>
 800239e:	6828      	ldr	r0, [r5, #0]
 80023a0:	6801      	ldr	r1, [r0, #0]
 80023a2:	e000      	b.n	80023a6 <__iar_annotation$$branch+0x246>
 80023a4:	2101      	movs	r1, #1
 80023a6:	4668      	mov	r0, sp
 80023a8:	7b40      	ldrb	r0, [r0, #13]
 80023aa:	f003 f9fb 	bl	80057a4 <USBPD_PRL_SOPCapability>
 80023ae:	2000      	movs	r0, #0
 80023b0:	84a8      	strh	r0, [r5, #36]	@ 0x24
 80023b2:	2003      	movs	r0, #3
 80023b4:	6969      	ldr	r1, [r5, #20]
 80023b6:	08c9      	lsrs	r1, r1, #3
 80023b8:	4001      	ands	r1, r0
 80023ba:	2903      	cmp	r1, #3
 80023bc:	d101      	bne.n	80023c2 <__iar_annotation$$branch+0x262>
 80023be:	498d      	ldr	r1, [pc, #564]	@ (80025f4 <__iar_annotation$$branch+0x494>)
 80023c0:	84a9      	strh	r1, [r5, #36]	@ 0x24
 80023c2:	7468      	strb	r0, [r5, #17]
 80023c4:	2400      	movs	r4, #0
 80023c6:	e7c8      	b.n	800235a <__iar_annotation$$branch+0x1fa>
 80023c8:	a903      	add	r1, sp, #12
 80023ca:	0028      	movs	r0, r5
 80023cc:	f001 fbac 	bl	8003b28 <PE_StateMachine_VDMCable>
 80023d0:	e695      	b.n	80020fe <__iar_annotation$$branch+0xc>
 80023d2:	2601      	movs	r6, #1
 80023d4:	6868      	ldr	r0, [r5, #4]
 80023d6:	6800      	ldr	r0, [r0, #0]
 80023d8:	0bc0      	lsrs	r0, r0, #15
 80023da:	4030      	ands	r0, r6
 80023dc:	d006      	beq.n	80023ec <__iar_annotation$$branch+0x28c>
 80023de:	68a8      	ldr	r0, [r5, #8]
 80023e0:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80023e2:	2a00      	cmp	r2, #0
 80023e4:	d002      	beq.n	80023ec <__iar_annotation$$branch+0x28c>
 80023e6:	2100      	movs	r1, #0
 80023e8:	7c28      	ldrb	r0, [r5, #16]
 80023ea:	4790      	blx	r2
 80023ec:	6868      	ldr	r0, [r5, #4]
 80023ee:	6801      	ldr	r1, [r0, #0]
 80023f0:	2210      	movs	r2, #16
 80023f2:	4391      	bics	r1, r2
 80023f4:	6001      	str	r1, [r0, #0]
 80023f6:	2101      	movs	r1, #1
 80023f8:	0028      	movs	r0, r5
 80023fa:	f7fe ffd4 	bl	80013a6 <PE_SetPowerNegotiation>
 80023fe:	4842      	ldr	r0, [pc, #264]	@ (8002508 <__iar_annotation$$branch+0x3a8>)
 8002400:	1829      	adds	r1, r5, r0
 8002402:	7888      	ldrb	r0, [r1, #2]
 8002404:	2803      	cmp	r0, #3
 8002406:	d309      	bcc.n	800241c <__iar_annotation$$branch+0x2bc>
 8002408:	6968      	ldr	r0, [r5, #20]
 800240a:	0880      	lsrs	r0, r0, #2
 800240c:	4006      	ands	r6, r0
 800240e:	d003      	beq.n	8002418 <__iar_annotation$$branch+0x2b8>
 8002410:	68a8      	ldr	r0, [r5, #8]
 8002412:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002414:	2800      	cmp	r0, #0
 8002416:	d171      	bne.n	80024fc <__iar_annotation$$branch+0x39c>
 8002418:	2000      	movs	r0, #0
 800241a:	e6df      	b.n	80021dc <__iar_annotation$$branch+0x7c>
 800241c:	1c40      	adds	r0, r0, #1
 800241e:	7088      	strb	r0, [r1, #2]
 8002420:	2105      	movs	r1, #5
 8002422:	0028      	movs	r0, r5
 8002424:	f7fe fa32 	bl	800088c <PE_Send_RESET>
 8002428:	4873      	ldr	r0, [pc, #460]	@ (80025f8 <__iar_annotation$$branch+0x498>)
 800242a:	83e8      	strh	r0, [r5, #30]
 800242c:	2201      	movs	r2, #1
 800242e:	2101      	movs	r1, #1
 8002430:	0028      	movs	r0, r5
 8002432:	f7fe ffaf 	bl	8001394 <PE_CallHardResetCallback>
 8002436:	209b      	movs	r0, #155	@ 0x9b
 8002438:	e711      	b.n	800225e <__iar_annotation$$branch+0xfe>
 800243a:	6868      	ldr	r0, [r5, #4]
 800243c:	6800      	ldr	r0, [r0, #0]
 800243e:	0401      	lsls	r1, r0, #16
 8002440:	0fc9      	lsrs	r1, r1, #31
 8002442:	d006      	beq.n	8002452 <__iar_annotation$$branch+0x2f2>
 8002444:	68a8      	ldr	r0, [r5, #8]
 8002446:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002448:	2a00      	cmp	r2, #0
 800244a:	d002      	beq.n	8002452 <__iar_annotation$$branch+0x2f2>
 800244c:	2100      	movs	r1, #0
 800244e:	7c28      	ldrb	r0, [r5, #16]
 8002450:	4790      	blx	r2
 8002452:	2200      	movs	r2, #0
 8002454:	2101      	movs	r1, #1
 8002456:	0028      	movs	r0, r5
 8002458:	f7fe ff9c 	bl	8001394 <PE_CallHardResetCallback>
 800245c:	4866      	ldr	r0, [pc, #408]	@ (80025f8 <__iar_annotation$$branch+0x498>)
 800245e:	83e8      	strh	r0, [r5, #30]
 8002460:	e7e9      	b.n	8002436 <__iar_annotation$$branch+0x2d6>
 8002462:	2100      	movs	r1, #0
 8002464:	4668      	mov	r0, sp
 8002466:	7b40      	ldrb	r0, [r0, #13]
 8002468:	68aa      	ldr	r2, [r5, #8]
 800246a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800246c:	4790      	blx	r2
 800246e:	2801      	cmp	r0, #1
 8002470:	d10d      	bne.n	800248e <__iar_annotation$$branch+0x32e>
 8002472:	4862      	ldr	r0, [pc, #392]	@ (80025fc <__iar_annotation$$branch+0x49c>)
 8002474:	83e8      	strh	r0, [r5, #30]
 8002476:	2169      	movs	r1, #105	@ 0x69
 8002478:	4668      	mov	r0, sp
 800247a:	7b40      	ldrb	r0, [r0, #13]
 800247c:	f7fe f800 	bl	8000480 <USBPD_PE_Notification>
 8002480:	2040      	movs	r0, #64	@ 0x40
 8002482:	7468      	strb	r0, [r5, #17]
 8002484:	2400      	movs	r4, #0
 8002486:	2113      	movs	r1, #19
 8002488:	7c28      	ldrb	r0, [r5, #16]
 800248a:	f7fd fff9 	bl	8000480 <USBPD_PE_Notification>
 800248e:	8be8      	ldrh	r0, [r5, #30]
 8002490:	2180      	movs	r1, #128	@ 0x80
 8002492:	0209      	lsls	r1, r1, #8
 8002494:	4288      	cmp	r0, r1
 8002496:	d135      	bne.n	8002504 <__iar_annotation$$branch+0x3a4>
 8002498:	e01e      	b.n	80024d8 <__iar_annotation$$branch+0x378>
 800249a:	2101      	movs	r1, #1
 800249c:	4668      	mov	r0, sp
 800249e:	7b40      	ldrb	r0, [r0, #13]
 80024a0:	68aa      	ldr	r2, [r5, #8]
 80024a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80024a4:	4790      	blx	r2
 80024a6:	2801      	cmp	r0, #1
 80024a8:	d111      	bne.n	80024ce <__iar_annotation$$branch+0x36e>
 80024aa:	0028      	movs	r0, r5
 80024ac:	f7fe fb01 	bl	8000ab2 <PE_Reset_HardReset>
 80024b0:	2205      	movs	r2, #5
 80024b2:	2100      	movs	r1, #0
 80024b4:	0028      	movs	r0, r5
 80024b6:	f7fe ff6d 	bl	8001394 <PE_CallHardResetCallback>
 80024ba:	2168      	movs	r1, #104	@ 0x68
 80024bc:	4668      	mov	r0, sp
 80024be:	7b40      	ldrb	r0, [r0, #13]
 80024c0:	f7fd ffde 	bl	8000480 <USBPD_PE_Notification>
 80024c4:	83ef      	strh	r7, [r5, #30]
 80024c6:	24fa      	movs	r4, #250	@ 0xfa
 80024c8:	0064      	lsls	r4, r4, #1
 80024ca:	2043      	movs	r0, #67	@ 0x43
 80024cc:	7468      	strb	r0, [r5, #17]
 80024ce:	8be8      	ldrh	r0, [r5, #30]
 80024d0:	2180      	movs	r1, #128	@ 0x80
 80024d2:	0209      	lsls	r1, r1, #8
 80024d4:	4288      	cmp	r0, r1
 80024d6:	d115      	bne.n	8002504 <__iar_annotation$$branch+0x3a4>
 80024d8:	2206      	movs	r2, #6
 80024da:	2100      	movs	r1, #0
 80024dc:	0028      	movs	r0, r5
 80024de:	f7fe ff59 	bl	8001394 <PE_CallHardResetCallback>
 80024e2:	4809      	ldr	r0, [pc, #36]	@ (8002508 <__iar_annotation$$branch+0x3a8>)
 80024e4:	1828      	adds	r0, r5, r0
 80024e6:	7880      	ldrb	r0, [r0, #2]
 80024e8:	2803      	cmp	r0, #3
 80024ea:	d200      	bcs.n	80024ee <__iar_annotation$$branch+0x38e>
 80024ec:	e6b6      	b.n	800225c <__iar_annotation$$branch+0xfc>
 80024ee:	6968      	ldr	r0, [r5, #20]
 80024f0:	0741      	lsls	r1, r0, #29
 80024f2:	0fc9      	lsrs	r1, r1, #31
 80024f4:	d004      	beq.n	8002500 <__iar_annotation$$branch+0x3a0>
 80024f6:	68a8      	ldr	r0, [r5, #8]
 80024f8:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80024fa:	2800      	cmp	r0, #0
 80024fc:	d000      	beq.n	8002500 <__iar_annotation$$branch+0x3a0>
 80024fe:	e0fa      	b.n	80026f6 <__iar_annotation$$branch+0x596>
 8002500:	2400      	movs	r4, #0
 8002502:	746c      	strb	r4, [r5, #17]
 8002504:	e5fc      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002506:	bf00      	nop
 8002508:	0000025e 	.word	0x0000025e
 800250c:	ffff7fff 	.word	0xffff7fff
 8002510:	2000      	movs	r0, #0
 8002512:	9000      	str	r0, [sp, #0]
 8002514:	2303      	movs	r3, #3
 8002516:	2203      	movs	r2, #3
 8002518:	2100      	movs	r1, #0
 800251a:	0028      	movs	r0, r5
 800251c:	f7fe fff8 	bl	8001510 <PE_Send_CtrlMessage>
 8002520:	2800      	cmp	r0, #0
 8002522:	d1ef      	bne.n	8002504 <__iar_annotation$$branch+0x3a4>
 8002524:	2001      	movs	r0, #1
 8002526:	7728      	strb	r0, [r5, #28]
 8002528:	e654      	b.n	80021d4 <__iar_annotation$$branch+0x74>
 800252a:	6868      	ldr	r0, [r5, #4]
 800252c:	6800      	ldr	r0, [r0, #0]
 800252e:	0540      	lsls	r0, r0, #21
 8002530:	0f40      	lsrs	r0, r0, #29
 8002532:	2804      	cmp	r0, #4
 8002534:	d100      	bne.n	8002538 <__iar_annotation$$branch+0x3d8>
 8002536:	e691      	b.n	800225c <__iar_annotation$$branch+0xfc>
 8002538:	2000      	movs	r0, #0
 800253a:	9000      	str	r0, [sp, #0]
 800253c:	2350      	movs	r3, #80	@ 0x50
 800253e:	220d      	movs	r2, #13
 8002540:	2031      	movs	r0, #49	@ 0x31
 8002542:	5c29      	ldrb	r1, [r5, r0]
 8002544:	0028      	movs	r0, r5
 8002546:	f7fe ffe3 	bl	8001510 <PE_Send_CtrlMessage>
 800254a:	2800      	cmp	r0, #0
 800254c:	d107      	bne.n	800255e <__iar_annotation$$branch+0x3fe>
 800254e:	2003      	movs	r0, #3
 8002550:	7728      	strb	r0, [r5, #28]
 8002552:	83ee      	strh	r6, [r5, #30]
 8002554:	241b      	movs	r4, #27
 8002556:	2130      	movs	r1, #48	@ 0x30
 8002558:	7c28      	ldrb	r0, [r5, #16]
 800255a:	f7fd ff91 	bl	8000480 <USBPD_PE_Notification>
 800255e:	e5cf      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002560:	4668      	mov	r0, sp
 8002562:	7b00      	ldrb	r0, [r0, #12]
 8002564:	2814      	cmp	r0, #20
 8002566:	d017      	beq.n	8002598 <__iar_annotation$$branch+0x438>
 8002568:	2030      	movs	r0, #48	@ 0x30
 800256a:	5c28      	ldrb	r0, [r5, r0]
 800256c:	2131      	movs	r1, #49	@ 0x31
 800256e:	5c69      	ldrb	r1, [r5, r1]
 8002570:	4288      	cmp	r0, r1
 8002572:	d111      	bne.n	8002598 <__iar_annotation$$branch+0x438>
 8002574:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002576:	491e      	ldr	r1, [pc, #120]	@ (80025f0 <__iar_annotation$$branch+0x490>)
 8002578:	4001      	ands	r1, r0
 800257a:	2903      	cmp	r1, #3
 800257c:	d10c      	bne.n	8002598 <__iar_annotation$$branch+0x438>
 800257e:	2001      	movs	r0, #1
 8002580:	7728      	strb	r0, [r5, #28]
 8002582:	83ef      	strh	r7, [r5, #30]
 8002584:	24fa      	movs	r4, #250	@ 0xfa
 8002586:	0064      	lsls	r4, r4, #1
 8002588:	2043      	movs	r0, #67	@ 0x43
 800258a:	7468      	strb	r0, [r5, #17]
 800258c:	2014      	movs	r0, #20
 800258e:	4669      	mov	r1, sp
 8002590:	7308      	strb	r0, [r1, #12]
 8002592:	0028      	movs	r0, r5
 8002594:	f7fe f9df 	bl	8000956 <PE_Clear_RxEvent>
 8002598:	e6df      	b.n	800235a <__iar_annotation$$branch+0x1fa>
 800259a:	9400      	str	r4, [sp, #0]
 800259c:	2343      	movs	r3, #67	@ 0x43
 800259e:	2207      	movs	r2, #7
 80025a0:	2100      	movs	r1, #0
 80025a2:	0028      	movs	r0, r5
 80025a4:	f7fe ffb4 	bl	8001510 <PE_Send_CtrlMessage>
 80025a8:	2800      	cmp	r0, #0
 80025aa:	d11f      	bne.n	80025ec <__iar_annotation$$branch+0x48c>
 80025ac:	2006      	movs	r0, #6
 80025ae:	7728      	strb	r0, [r5, #28]
 80025b0:	83ee      	strh	r6, [r5, #30]
 80025b2:	241b      	movs	r4, #27
 80025b4:	210b      	movs	r1, #11
 80025b6:	e7cf      	b.n	8002558 <__iar_annotation$$branch+0x3f8>
 80025b8:	4668      	mov	r0, sp
 80025ba:	7b00      	ldrb	r0, [r0, #12]
 80025bc:	2811      	cmp	r0, #17
 80025be:	d115      	bne.n	80025ec <__iar_annotation$$branch+0x48c>
 80025c0:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80025c2:	490b      	ldr	r1, [pc, #44]	@ (80025f0 <__iar_annotation$$branch+0x490>)
 80025c4:	4001      	ands	r1, r0
 80025c6:	2906      	cmp	r1, #6
 80025c8:	d110      	bne.n	80025ec <__iar_annotation$$branch+0x48c>
 80025ca:	212c      	movs	r1, #44	@ 0x2c
 80025cc:	7c28      	ldrb	r0, [r5, #16]
 80025ce:	f7fd ff57 	bl	8000480 <USBPD_PE_Notification>
 80025d2:	2003      	movs	r0, #3
 80025d4:	7468      	strb	r0, [r5, #17]
 80025d6:	2400      	movs	r4, #0
 80025d8:	4668      	mov	r0, sp
 80025da:	7b00      	ldrb	r0, [r0, #12]
 80025dc:	2814      	cmp	r0, #20
 80025de:	d005      	beq.n	80025ec <__iar_annotation$$branch+0x48c>
 80025e0:	2014      	movs	r0, #20
 80025e2:	4669      	mov	r1, sp
 80025e4:	7308      	strb	r0, [r1, #12]
 80025e6:	0028      	movs	r0, r5
 80025e8:	f7fe f9b5 	bl	8000956 <PE_Clear_RxEvent>
 80025ec:	e588      	b.n	8002100 <__iar_annotation$$branch+0xe>
 80025ee:	bf00      	nop
 80025f0:	0000f01f 	.word	0x0000f01f
 80025f4:	0000a328 	.word	0x0000a328
 80025f8:	000083e8 	.word	0x000083e8
 80025fc:	000088e3 	.word	0x000088e3
 8002600:	2000      	movs	r0, #0
 8002602:	9000      	str	r0, [sp, #0]
 8002604:	2303      	movs	r3, #3
 8002606:	2204      	movs	r2, #4
 8002608:	2100      	movs	r1, #0
 800260a:	0028      	movs	r0, r5
 800260c:	f7fe ff80 	bl	8001510 <PE_Send_CtrlMessage>
 8002610:	e576      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002612:	4668      	mov	r0, sp
 8002614:	7800      	ldrb	r0, [r0, #0]
 8002616:	2804      	cmp	r0, #4
 8002618:	d006      	beq.n	8002628 <__iar_annotation$$branch+0x4c8>
 800261a:	2000      	movs	r0, #0
 800261c:	7728      	strb	r0, [r5, #28]
 800261e:	7469      	strb	r1, [r5, #17]
 8002620:	2120      	movs	r1, #32
 8002622:	7c28      	ldrb	r0, [r5, #16]
 8002624:	f7fd ff2c 	bl	8000480 <USBPD_PE_Notification>
 8002628:	a903      	add	r1, sp, #12
 800262a:	0028      	movs	r0, r5
 800262c:	f000 fa1a 	bl	8002a64 <PE_StateMachine_SNK_ReadyWait>
 8002630:	e565      	b.n	80020fe <__iar_annotation$$branch+0xc>
 8002632:	68a8      	ldr	r0, [r5, #8]
 8002634:	6881      	ldr	r1, [r0, #8]
 8002636:	2900      	cmp	r1, #0
 8002638:	d02e      	beq.n	8002698 <__iar_annotation$$branch+0x538>
 800263a:	4668      	mov	r0, sp
 800263c:	7b40      	ldrb	r0, [r0, #13]
 800263e:	4788      	blx	r1
 8002640:	280a      	cmp	r0, #10
 8002642:	d002      	beq.n	800264a <__iar_annotation$$branch+0x4ea>
 8002644:	280d      	cmp	r0, #13
 8002646:	d022      	beq.n	800268e <__iar_annotation$$branch+0x52e>
 8002648:	e026      	b.n	8002698 <__iar_annotation$$branch+0x538>
 800264a:	2201      	movs	r2, #1
 800264c:	2100      	movs	r1, #0
 800264e:	7c28      	ldrb	r0, [r5, #16]
 8002650:	68ab      	ldr	r3, [r5, #8]
 8002652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002654:	4798      	blx	r3
 8002656:	2000      	movs	r0, #0
 8002658:	9000      	str	r0, [sp, #0]
 800265a:	2359      	movs	r3, #89	@ 0x59
 800265c:	2203      	movs	r2, #3
 800265e:	2100      	movs	r1, #0
 8002660:	0028      	movs	r0, r5
 8002662:	f7fe ff55 	bl	8001510 <PE_Send_CtrlMessage>
 8002666:	2800      	cmp	r0, #0
 8002668:	d110      	bne.n	800268c <__iar_annotation$$branch+0x52c>
 800266a:	2008      	movs	r0, #8
 800266c:	7728      	strb	r0, [r5, #28]
 800266e:	6868      	ldr	r0, [r5, #4]
 8002670:	6801      	ldr	r1, [r0, #0]
 8002672:	2210      	movs	r2, #16
 8002674:	430a      	orrs	r2, r1
 8002676:	6002      	str	r2, [r0, #0]
 8002678:	2206      	movs	r2, #6
 800267a:	2100      	movs	r1, #0
 800267c:	7c28      	ldrb	r0, [r5, #16]
 800267e:	68ab      	ldr	r3, [r5, #8]
 8002680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002682:	4798      	blx	r3
 8002684:	48b0      	ldr	r0, [pc, #704]	@ (8002948 <__iar_annotation$$branch+0x7e8>)
 8002686:	83e8      	strh	r0, [r5, #30]
 8002688:	24e1      	movs	r4, #225	@ 0xe1
 800268a:	00a4      	lsls	r4, r4, #2
 800268c:	e538      	b.n	8002100 <__iar_annotation$$branch+0xe>
 800268e:	2000      	movs	r0, #0
 8002690:	9000      	str	r0, [sp, #0]
 8002692:	2303      	movs	r3, #3
 8002694:	220c      	movs	r2, #12
 8002696:	e7b7      	b.n	8002608 <__iar_annotation$$branch+0x4a8>
 8002698:	202a      	movs	r0, #42	@ 0x2a
 800269a:	e5e0      	b.n	800225e <__iar_annotation$$branch+0xfe>
 800269c:	4668      	mov	r0, sp
 800269e:	7b00      	ldrb	r0, [r0, #12]
 80026a0:	2811      	cmp	r0, #17
 80026a2:	d119      	bne.n	80026d8 <__iar_annotation$$branch+0x578>
 80026a4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80026a6:	49c1      	ldr	r1, [pc, #772]	@ (80029ac <__iar_annotation$$branch+0x84c>)
 80026a8:	4001      	ands	r1, r0
 80026aa:	2906      	cmp	r1, #6
 80026ac:	d114      	bne.n	80026d8 <__iar_annotation$$branch+0x578>
 80026ae:	7f28      	ldrb	r0, [r5, #28]
 80026b0:	2809      	cmp	r0, #9
 80026b2:	d005      	beq.n	80026c0 <__iar_annotation$$branch+0x560>
 80026b4:	2209      	movs	r2, #9
 80026b6:	2100      	movs	r1, #0
 80026b8:	7c28      	ldrb	r0, [r5, #16]
 80026ba:	68ab      	ldr	r3, [r5, #8]
 80026bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026be:	4798      	blx	r3
 80026c0:	2053      	movs	r0, #83	@ 0x53
 80026c2:	7468      	strb	r0, [r5, #17]
 80026c4:	4668      	mov	r0, sp
 80026c6:	7b00      	ldrb	r0, [r0, #12]
 80026c8:	2814      	cmp	r0, #20
 80026ca:	d005      	beq.n	80026d8 <__iar_annotation$$branch+0x578>
 80026cc:	2014      	movs	r0, #20
 80026ce:	4669      	mov	r1, sp
 80026d0:	7308      	strb	r0, [r1, #12]
 80026d2:	0028      	movs	r0, r5
 80026d4:	f7fe f93f 	bl	8000956 <PE_Clear_RxEvent>
 80026d8:	8be8      	ldrh	r0, [r5, #30]
 80026da:	03a1      	lsls	r1, r4, #14
 80026dc:	4288      	cmp	r0, r1
 80026de:	d1d5      	bne.n	800268c <__iar_annotation$$branch+0x52c>
 80026e0:	220f      	movs	r2, #15
 80026e2:	2100      	movs	r1, #0
 80026e4:	7c28      	ldrb	r0, [r5, #16]
 80026e6:	68ab      	ldr	r3, [r5, #8]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ea:	4798      	blx	r3
 80026ec:	68a8      	ldr	r0, [r5, #8]
 80026ee:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80026f0:	2800      	cmp	r0, #0
 80026f2:	d100      	bne.n	80026f6 <__iar_annotation$$branch+0x596>
 80026f4:	e5b2      	b.n	800225c <__iar_annotation$$branch+0xfc>
 80026f6:	2092      	movs	r0, #146	@ 0x92
 80026f8:	e5b1      	b.n	800225e <__iar_annotation$$branch+0xfe>
 80026fa:	0028      	movs	r0, r5
 80026fc:	f7fe fe53 	bl	80013a6 <PE_SetPowerNegotiation>
 8002700:	220a      	movs	r2, #10
 8002702:	2100      	movs	r1, #0
 8002704:	7c28      	ldrb	r0, [r5, #16]
 8002706:	68ab      	ldr	r3, [r5, #8]
 8002708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270a:	4798      	blx	r3
 800270c:	6868      	ldr	r0, [r5, #4]
 800270e:	7800      	ldrb	r0, [r0, #0]
 8002710:	0780      	lsls	r0, r0, #30
 8002712:	0f80      	lsrs	r0, r0, #30
 8002714:	2802      	cmp	r0, #2
 8002716:	d102      	bne.n	800271e <__iar_annotation$$branch+0x5be>
 8002718:	7c28      	ldrb	r0, [r5, #16]
 800271a:	f003 f820 	bl	800575e <USBPD_PRL_SRCSetSinkNG>
 800271e:	2101      	movs	r1, #1
 8002720:	0028      	movs	r0, r5
 8002722:	f7fe f8d3 	bl	80008cc <PE_ChangePowerRole>
 8002726:	7f28      	ldrb	r0, [r5, #28]
 8002728:	2809      	cmp	r0, #9
 800272a:	d005      	beq.n	8002738 <__iar_annotation$$branch+0x5d8>
 800272c:	220b      	movs	r2, #11
 800272e:	2101      	movs	r1, #1
 8002730:	7c28      	ldrb	r0, [r5, #16]
 8002732:	68ab      	ldr	r3, [r5, #8]
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	4798      	blx	r3
 8002738:	2000      	movs	r0, #0
 800273a:	9000      	str	r0, [sp, #0]
 800273c:	235b      	movs	r3, #91	@ 0x5b
 800273e:	2206      	movs	r2, #6
 8002740:	2100      	movs	r1, #0
 8002742:	0028      	movs	r0, r5
 8002744:	f7fe fee4 	bl	8001510 <PE_Send_CtrlMessage>
 8002748:	2800      	cmp	r0, #0
 800274a:	d108      	bne.n	800275e <__iar_annotation$$branch+0x5fe>
 800274c:	220c      	movs	r2, #12
 800274e:	2100      	movs	r1, #0
 8002750:	7c28      	ldrb	r0, [r5, #16]
 8002752:	68ab      	ldr	r3, [r5, #8]
 8002754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002756:	4798      	blx	r3
 8002758:	48c1      	ldr	r0, [pc, #772]	@ (8002a60 <.text_3>)
 800275a:	83e8      	strh	r0, [r5, #30]
 800275c:	2414      	movs	r4, #20
 800275e:	7c68      	ldrb	r0, [r5, #17]
 8002760:	285b      	cmp	r0, #91	@ 0x5b
 8002762:	d00f      	beq.n	8002784 <__iar_annotation$$branch+0x624>
 8002764:	2100      	movs	r1, #0
 8002766:	0028      	movs	r0, r5
 8002768:	f7fe f8b0 	bl	80008cc <PE_ChangePowerRole>
 800276c:	2206      	movs	r2, #6
 800276e:	2101      	movs	r1, #1
 8002770:	7c28      	ldrb	r0, [r5, #16]
 8002772:	68ab      	ldr	r3, [r5, #8]
 8002774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002776:	4798      	blx	r3
 8002778:	2207      	movs	r2, #7
 800277a:	2100      	movs	r1, #0
 800277c:	7c28      	ldrb	r0, [r5, #16]
 800277e:	68ab      	ldr	r3, [r5, #8]
 8002780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002782:	4798      	blx	r3
 8002784:	e4bc      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002786:	9400      	str	r4, [sp, #0]
 8002788:	2358      	movs	r3, #88	@ 0x58
 800278a:	220a      	movs	r2, #10
 800278c:	2100      	movs	r1, #0
 800278e:	0028      	movs	r0, r5
 8002790:	f7fe febe 	bl	8001510 <PE_Send_CtrlMessage>
 8002794:	2800      	cmp	r0, #0
 8002796:	d105      	bne.n	80027a4 <__iar_annotation$$branch+0x644>
 8002798:	2008      	movs	r0, #8
 800279a:	7728      	strb	r0, [r5, #28]
 800279c:	83ee      	strh	r6, [r5, #30]
 800279e:	241b      	movs	r4, #27
 80027a0:	2202      	movs	r2, #2
 80027a2:	e7ea      	b.n	800277a <__iar_annotation$$branch+0x61a>
 80027a4:	220f      	movs	r2, #15
 80027a6:	e7e8      	b.n	800277a <__iar_annotation$$branch+0x61a>
 80027a8:	4669      	mov	r1, sp
 80027aa:	7b09      	ldrb	r1, [r1, #12]
 80027ac:	2911      	cmp	r1, #17
 80027ae:	d10c      	bne.n	80027ca <__iar_annotation$$branch+0x66a>
 80027b0:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 80027b2:	4201      	tst	r1, r0
 80027b4:	d109      	bne.n	80027ca <__iar_annotation$$branch+0x66a>
 80027b6:	06c8      	lsls	r0, r1, #27
 80027b8:	0ec0      	lsrs	r0, r0, #27
 80027ba:	2803      	cmp	r0, #3
 80027bc:	d006      	beq.n	80027cc <__iar_annotation$$branch+0x66c>
 80027be:	2804      	cmp	r0, #4
 80027c0:	d02d      	beq.n	800281e <__iar_annotation$$branch+0x6be>
 80027c2:	280c      	cmp	r0, #12
 80027c4:	d029      	beq.n	800281a <__iar_annotation$$branch+0x6ba>
 80027c6:	2810      	cmp	r0, #16
 80027c8:	d032      	beq.n	8002830 <__iar_annotation$$branch+0x6d0>
 80027ca:	e0a5      	b.n	8002918 <__iar_annotation$$branch+0x7b8>
 80027cc:	6868      	ldr	r0, [r5, #4]
 80027ce:	6801      	ldr	r1, [r0, #0]
 80027d0:	2210      	movs	r2, #16
 80027d2:	430a      	orrs	r2, r1
 80027d4:	6002      	str	r2, [r0, #0]
 80027d6:	485c      	ldr	r0, [pc, #368]	@ (8002948 <__iar_annotation$$branch+0x7e8>)
 80027d8:	83e8      	strh	r0, [r5, #30]
 80027da:	24e1      	movs	r4, #225	@ 0xe1
 80027dc:	00a4      	lsls	r4, r4, #2
 80027de:	7f28      	ldrb	r0, [r5, #28]
 80027e0:	2809      	cmp	r0, #9
 80027e2:	d005      	beq.n	80027f0 <__iar_annotation$$branch+0x690>
 80027e4:	2206      	movs	r2, #6
 80027e6:	2100      	movs	r1, #0
 80027e8:	7c28      	ldrb	r0, [r5, #16]
 80027ea:	68ab      	ldr	r3, [r5, #8]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ee:	4798      	blx	r3
 80027f0:	2104      	movs	r1, #4
 80027f2:	0028      	movs	r0, r5
 80027f4:	f7fe fdd7 	bl	80013a6 <PE_SetPowerNegotiation>
 80027f8:	213a      	movs	r1, #58	@ 0x3a
 80027fa:	7c28      	ldrb	r0, [r5, #16]
 80027fc:	f7fd fe40 	bl	8000480 <USBPD_PE_Notification>
 8002800:	4668      	mov	r0, sp
 8002802:	7b00      	ldrb	r0, [r0, #12]
 8002804:	2814      	cmp	r0, #20
 8002806:	d005      	beq.n	8002814 <__iar_annotation$$branch+0x6b4>
 8002808:	2014      	movs	r0, #20
 800280a:	4669      	mov	r1, sp
 800280c:	7308      	strb	r0, [r1, #12]
 800280e:	0028      	movs	r0, r5
 8002810:	f7fe f8a1 	bl	8000956 <PE_Clear_RxEvent>
 8002814:	2059      	movs	r0, #89	@ 0x59
 8002816:	7468      	strb	r0, [r5, #17]
 8002818:	e07e      	b.n	8002918 <__iar_annotation$$branch+0x7b8>
 800281a:	213b      	movs	r1, #59	@ 0x3b
 800281c:	e000      	b.n	8002820 <__iar_annotation$$branch+0x6c0>
 800281e:	2116      	movs	r1, #22
 8002820:	7c28      	ldrb	r0, [r5, #16]
 8002822:	f7fd fe2d 	bl	8000480 <USBPD_PE_Notification>
 8002826:	4668      	mov	r0, sp
 8002828:	7b00      	ldrb	r0, [r0, #12]
 800282a:	2814      	cmp	r0, #20
 800282c:	d108      	bne.n	8002840 <__iar_annotation$$branch+0x6e0>
 800282e:	e070      	b.n	8002912 <__iar_annotation$$branch+0x7b2>
 8002830:	2117      	movs	r1, #23
 8002832:	7c28      	ldrb	r0, [r5, #16]
 8002834:	f7fd fe24 	bl	8000480 <USBPD_PE_Notification>
 8002838:	4668      	mov	r0, sp
 800283a:	7b00      	ldrb	r0, [r0, #12]
 800283c:	2814      	cmp	r0, #20
 800283e:	d068      	beq.n	8002912 <__iar_annotation$$branch+0x7b2>
 8002840:	2014      	movs	r0, #20
 8002842:	4669      	mov	r1, sp
 8002844:	7308      	strb	r0, [r1, #12]
 8002846:	0028      	movs	r0, r5
 8002848:	f7fe f885 	bl	8000956 <PE_Clear_RxEvent>
 800284c:	e061      	b.n	8002912 <__iar_annotation$$branch+0x7b2>
 800284e:	2000      	movs	r0, #0
 8002850:	9004      	str	r0, [sp, #16]
 8002852:	ab04      	add	r3, sp, #16
 8002854:	aa05      	add	r2, sp, #20
 8002856:	2100      	movs	r1, #0
 8002858:	7c28      	ldrb	r0, [r5, #16]
 800285a:	68ae      	ldr	r6, [r5, #8]
 800285c:	6976      	ldr	r6, [r6, #20]
 800285e:	47b0      	blx	r6
 8002860:	2104      	movs	r1, #4
 8002862:	9804      	ldr	r0, [sp, #16]
 8002864:	f7fe fdf2 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8002868:	2800      	cmp	r0, #0
 800286a:	d001      	beq.n	8002870 <__iar_annotation$$branch+0x710>
 800286c:	2003      	movs	r0, #3
 800286e:	e4b5      	b.n	80021dc <__iar_annotation$$branch+0x7c>
 8002870:	9002      	str	r0, [sp, #8]
 8002872:	2003      	movs	r0, #3
 8002874:	9001      	str	r0, [sp, #4]
 8002876:	9804      	ldr	r0, [sp, #16]
 8002878:	0880      	lsrs	r0, r0, #2
 800287a:	9000      	str	r0, [sp, #0]
 800287c:	ab05      	add	r3, sp, #20
 800287e:	2201      	movs	r2, #1
 8002880:	2100      	movs	r1, #0
 8002882:	0028      	movs	r0, r5
 8002884:	f7fe fe6f 	bl	8001566 <PE_Send_DataMessage>
 8002888:	e43a      	b.n	8002100 <__iar_annotation$$branch+0xe>
 800288a:	2000      	movs	r0, #0
 800288c:	9002      	str	r0, [sp, #8]
 800288e:	2003      	movs	r0, #3
 8002890:	9001      	str	r0, [sp, #4]
 8002892:	2001      	movs	r0, #1
 8002894:	9000      	str	r0, [sp, #0]
 8002896:	002b      	movs	r3, r5
 8002898:	332c      	adds	r3, #44	@ 0x2c
 800289a:	2206      	movs	r2, #6
 800289c:	2100      	movs	r1, #0
 800289e:	0028      	movs	r0, r5
 80028a0:	f7fe fe61 	bl	8001566 <PE_Send_DataMessage>
 80028a4:	2800      	cmp	r0, #0
 80028a6:	d1ef      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 80028a8:	215d      	movs	r1, #93	@ 0x5d
 80028aa:	e655      	b.n	8002558 <__iar_annotation$$branch+0x3f8>
 80028ac:	9400      	str	r4, [sp, #0]
 80028ae:	2366      	movs	r3, #102	@ 0x66
 80028b0:	2214      	movs	r2, #20
 80028b2:	2100      	movs	r1, #0
 80028b4:	0028      	movs	r0, r5
 80028b6:	f7fe fe2b 	bl	8001510 <PE_Send_CtrlMessage>
 80028ba:	2800      	cmp	r0, #0
 80028bc:	d1e4      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 80028be:	83ee      	strh	r6, [r5, #30]
 80028c0:	241b      	movs	r4, #27
 80028c2:	214a      	movs	r1, #74	@ 0x4a
 80028c4:	7c28      	ldrb	r0, [r5, #16]
 80028c6:	f7fd fddb 	bl	8000480 <USBPD_PE_Notification>
 80028ca:	200b      	movs	r0, #11
 80028cc:	7728      	strb	r0, [r5, #28]
 80028ce:	e7db      	b.n	8002888 <__iar_annotation$$branch+0x728>
 80028d0:	4668      	mov	r0, sp
 80028d2:	7b00      	ldrb	r0, [r0, #12]
 80028d4:	2811      	cmp	r0, #17
 80028d6:	d11f      	bne.n	8002918 <__iar_annotation$$branch+0x7b8>
 80028d8:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80028da:	0bc1      	lsrs	r1, r0, #15
 80028dc:	d01c      	beq.n	8002918 <__iar_annotation$$branch+0x7b8>
 80028de:	06c0      	lsls	r0, r0, #27
 80028e0:	0ec0      	lsrs	r0, r0, #27
 80028e2:	280c      	cmp	r0, #12
 80028e4:	d118      	bne.n	8002918 <__iar_annotation$$branch+0x7b8>
 80028e6:	2304      	movs	r3, #4
 80028e8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80028ea:	1d02      	adds	r2, r0, #4
 80028ec:	210a      	movs	r1, #10
 80028ee:	7c28      	ldrb	r0, [r5, #16]
 80028f0:	68ac      	ldr	r4, [r5, #8]
 80028f2:	69a4      	ldr	r4, [r4, #24]
 80028f4:	47a0      	blx	r4
 80028f6:	4668      	mov	r0, sp
 80028f8:	7b00      	ldrb	r0, [r0, #12]
 80028fa:	2814      	cmp	r0, #20
 80028fc:	d005      	beq.n	800290a <__iar_annotation$$branch+0x7aa>
 80028fe:	2014      	movs	r0, #20
 8002900:	4669      	mov	r1, sp
 8002902:	7308      	strb	r0, [r1, #12]
 8002904:	0028      	movs	r0, r5
 8002906:	f7fe f826 	bl	8000956 <PE_Clear_RxEvent>
 800290a:	214b      	movs	r1, #75	@ 0x4b
 800290c:	7c28      	ldrb	r0, [r5, #16]
 800290e:	f7fd fdb7 	bl	8000480 <USBPD_PE_Notification>
 8002912:	2003      	movs	r0, #3
 8002914:	7468      	strb	r0, [r5, #17]
 8002916:	2400      	movs	r4, #0
 8002918:	8be8      	ldrh	r0, [r5, #30]
 800291a:	2180      	movs	r1, #128	@ 0x80
 800291c:	0209      	lsls	r1, r1, #8
 800291e:	4288      	cmp	r0, r1
 8002920:	d1b2      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 8002922:	e041      	b.n	80029a8 <__iar_annotation$$branch+0x848>
 8002924:	4895      	ldr	r0, [pc, #596]	@ (8002b7c <.text_5>)
 8002926:	182f      	adds	r7, r5, r0
 8002928:	9400      	str	r4, [sp, #0]
 800292a:	2339      	movs	r3, #57	@ 0x39
 800292c:	783a      	ldrb	r2, [r7, #0]
 800292e:	2100      	movs	r1, #0
 8002930:	0028      	movs	r0, r5
 8002932:	f7fe fded 	bl	8001510 <PE_Send_CtrlMessage>
 8002936:	2800      	cmp	r0, #0
 8002938:	d1a6      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 800293a:	7878      	ldrb	r0, [r7, #1]
 800293c:	7728      	strb	r0, [r5, #28]
 800293e:	2144      	movs	r1, #68	@ 0x44
 8002940:	7c28      	ldrb	r0, [r5, #16]
 8002942:	f7fd fd9d 	bl	8000480 <USBPD_PE_Notification>
 8002946:	e4b8      	b.n	80022ba <__iar_annotation$$branch+0x15a>
 8002948:	00008384 	.word	0x00008384
 800294c:	4668      	mov	r0, sp
 800294e:	7b00      	ldrb	r0, [r0, #12]
 8002950:	2814      	cmp	r0, #20
 8002952:	d024      	beq.n	800299e <__iar_annotation$$branch+0x83e>
 8002954:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002956:	0bc0      	lsrs	r0, r0, #15
 8002958:	d00e      	beq.n	8002978 <__iar_annotation$$branch+0x818>
 800295a:	0028      	movs	r0, r5
 800295c:	f7fe fe40 	bl	80015e0 <PE_Check_ExtendedMessage>
 8002960:	4668      	mov	r0, sp
 8002962:	7b00      	ldrb	r0, [r0, #12]
 8002964:	2814      	cmp	r0, #20
 8002966:	d005      	beq.n	8002974 <__iar_annotation$$branch+0x814>
 8002968:	2014      	movs	r0, #20
 800296a:	4669      	mov	r1, sp
 800296c:	7308      	strb	r0, [r1, #12]
 800296e:	0028      	movs	r0, r5
 8002970:	f7fd fff1 	bl	8000956 <PE_Clear_RxEvent>
 8002974:	2000      	movs	r0, #0
 8002976:	83e8      	strh	r0, [r5, #30]
 8002978:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800297a:	490c      	ldr	r1, [pc, #48]	@ (80029ac <__iar_annotation$$branch+0x84c>)
 800297c:	4001      	ands	r1, r0
 800297e:	2910      	cmp	r1, #16
 8002980:	d10d      	bne.n	800299e <__iar_annotation$$branch+0x83e>
 8002982:	2003      	movs	r0, #3
 8002984:	7468      	strb	r0, [r5, #17]
 8002986:	2400      	movs	r4, #0
 8002988:	4668      	mov	r0, sp
 800298a:	7b00      	ldrb	r0, [r0, #12]
 800298c:	2814      	cmp	r0, #20
 800298e:	d005      	beq.n	800299c <__iar_annotation$$branch+0x83c>
 8002990:	2014      	movs	r0, #20
 8002992:	4669      	mov	r1, sp
 8002994:	7308      	strb	r0, [r1, #12]
 8002996:	0028      	movs	r0, r5
 8002998:	f7fd ffdd 	bl	8000956 <PE_Clear_RxEvent>
 800299c:	83ec      	strh	r4, [r5, #30]
 800299e:	8be8      	ldrh	r0, [r5, #30]
 80029a0:	2180      	movs	r1, #128	@ 0x80
 80029a2:	0209      	lsls	r1, r1, #8
 80029a4:	4288      	cmp	r0, r1
 80029a6:	d11c      	bne.n	80029e2 <__iar_annotation$$branch+0x882>
 80029a8:	2003      	movs	r0, #3
 80029aa:	e458      	b.n	800225e <__iar_annotation$$branch+0xfe>
 80029ac:	0000f01f 	.word	0x0000f01f
 80029b0:	0028      	movs	r0, r5
 80029b2:	f7fe ff37 	bl	8001824 <PE_SubStateMachine_ExtendedMessages>
 80029b6:	e63b      	b.n	8002630 <__iar_annotation$$branch+0x4d0>
 80029b8:	a903      	add	r1, sp, #12
 80029ba:	0028      	movs	r0, r5
 80029bc:	f7fe f9d4 	bl	8000d68 <PE_SubStateMachine_Generic>
 80029c0:	e636      	b.n	8002630 <__iar_annotation$$branch+0x4d0>
 80029c2:	a903      	add	r1, sp, #12
 80029c4:	0028      	movs	r0, r5
 80029c6:	f001 f9ef 	bl	8003da8 <PE_SubStateMachine_VconnSwap>
 80029ca:	0004      	movs	r4, r0
 80029cc:	6868      	ldr	r0, [r5, #4]
 80029ce:	6800      	ldr	r0, [r0, #0]
 80029d0:	0401      	lsls	r1, r0, #16
 80029d2:	0fc9      	lsrs	r1, r1, #31
 80029d4:	d006      	beq.n	80029e4 <__iar_annotation$$branch+0x884>
 80029d6:	6828      	ldr	r0, [r5, #0]
 80029d8:	6801      	ldr	r1, [r0, #0]
 80029da:	4668      	mov	r0, sp
 80029dc:	7b40      	ldrb	r0, [r0, #13]
 80029de:	f002 fee1 	bl	80057a4 <USBPD_PRL_SOPCapability>
 80029e2:	e751      	b.n	8002888 <__iar_annotation$$branch+0x728>
 80029e4:	2101      	movs	r1, #1
 80029e6:	e7f8      	b.n	80029da <__iar_annotation$$branch+0x87a>
 80029e8:	4668      	mov	r0, sp
 80029ea:	7b01      	ldrb	r1, [r0, #12]
 80029ec:	0028      	movs	r0, r5
 80029ee:	f002 fc3b 	bl	8005268 <PE_StateMachine_UVDM>
 80029f2:	e749      	b.n	8002888 <__iar_annotation$$branch+0x728>
 80029f4:	2000      	movs	r0, #0
 80029f6:	9000      	str	r0, [sp, #0]
 80029f8:	2358      	movs	r3, #88	@ 0x58
 80029fa:	2213      	movs	r2, #19
 80029fc:	2100      	movs	r1, #0
 80029fe:	0028      	movs	r0, r5
 8002a00:	f7fe fd86 	bl	8001510 <PE_Send_CtrlMessage>
 8002a04:	2800      	cmp	r0, #0
 8002a06:	d1f4      	bne.n	80029f2 <__iar_annotation$$branch+0x892>
 8002a08:	2009      	movs	r0, #9
 8002a0a:	7728      	strb	r0, [r5, #28]
 8002a0c:	e455      	b.n	80022ba <__iar_annotation$$branch+0x15a>
 8002a0e:	6968      	ldr	r0, [r5, #20]
 8002a10:	2701      	movs	r7, #1
 8002a12:	0b41      	lsrs	r1, r0, #13
 8002a14:	4039      	ands	r1, r7
 8002a16:	d019      	beq.n	8002a4c <__iar_annotation$$branch+0x8ec>
 8002a18:	0b80      	lsrs	r0, r0, #14
 8002a1a:	4038      	ands	r0, r7
 8002a1c:	d007      	beq.n	8002a2e <__iar_annotation$$branch+0x8ce>
 8002a1e:	215b      	movs	r1, #91	@ 0x5b
 8002a20:	7c28      	ldrb	r0, [r5, #16]
 8002a22:	f7fd fd2d 	bl	8000480 <USBPD_PE_Notification>
 8002a26:	6968      	ldr	r0, [r5, #20]
 8002a28:	4955      	ldr	r1, [pc, #340]	@ (8002b80 <.text_6>)
 8002a2a:	4001      	ands	r1, r0
 8002a2c:	6169      	str	r1, [r5, #20]
 8002a2e:	2003      	movs	r0, #3
 8002a30:	7468      	strb	r0, [r5, #17]
 8002a32:	7ca9      	ldrb	r1, [r5, #18]
 8002a34:	2903      	cmp	r1, #3
 8002a36:	d008      	beq.n	8002a4a <__iar_annotation$$branch+0x8ea>
 8002a38:	74a8      	strb	r0, [r5, #18]
 8002a3a:	2000      	movs	r0, #0
 8002a3c:	9000      	str	r0, [sp, #0]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	2203      	movs	r2, #3
 8002a42:	7c29      	ldrb	r1, [r5, #16]
 8002a44:	2004      	movs	r0, #4
 8002a46:	6834      	ldr	r4, [r6, #0]
 8002a48:	47a0      	blx	r4
 8002a4a:	2401      	movs	r4, #1
 8002a4c:	6968      	ldr	r0, [r5, #20]
 8002a4e:	494d      	ldr	r1, [pc, #308]	@ (8002b84 <.text_7>)
 8002a50:	4001      	ands	r1, r0
 8002a52:	6169      	str	r1, [r5, #20]
 8002a54:	2c00      	cmp	r4, #0
 8002a56:	d101      	bne.n	8002a5c <__iar_annotation$$branch>

08002a58 <__iar_annotation$$branch>:
 8002a58:	f7ff fa3e 	bl	8001ed8 <USBPD_PE_StateMachine_SNK+0xb0>

08002a5c <__iar_annotation$$branch>:
 8002a5c:	f7ff fb8e 	bl	800217c <__iar_annotation$$branch+0x1c>

08002a60 <.text_3>:
 8002a60:	00008014 	.word	0x00008014

08002a64 <PE_StateMachine_SNK_ReadyWait>:
 8002a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a66:	0004      	movs	r4, r0
 8002a68:	000e      	movs	r6, r1
 8002a6a:	2702      	movs	r7, #2
 8002a6c:	7830      	ldrb	r0, [r6, #0]
 8002a6e:	2814      	cmp	r0, #20
 8002a70:	d00b      	beq.n	8002a8a <PE_StateMachine_SNK_ReadyWait+0x26>
 8002a72:	0020      	movs	r0, r4
 8002a74:	f7fe fffc 	bl	8001a70 <PE_ManageRXEvent>
 8002a78:	7830      	ldrb	r0, [r6, #0]
 8002a7a:	2814      	cmp	r0, #20
 8002a7c:	d07b      	beq.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002a7e:	2014      	movs	r0, #20
 8002a80:	7030      	strb	r0, [r6, #0]
 8002a82:	0020      	movs	r0, r4
 8002a84:	f7fd ff67 	bl	8000956 <PE_Clear_RxEvent>
 8002a88:	e075      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002a8a:	6961      	ldr	r1, [r4, #20]
 8002a8c:	0cc8      	lsrs	r0, r1, #19
 8002a8e:	03be      	lsls	r6, r7, #14
 8002a90:	2700      	movs	r7, #0
 8002a92:	2800      	cmp	r0, #0
 8002a94:	d021      	beq.n	8002ada <PE_StateMachine_SNK_ReadyWait+0x76>
 8002a96:	8c21      	ldrh	r1, [r4, #32]
 8002a98:	42b1      	cmp	r1, r6
 8002a9a:	d111      	bne.n	8002ac0 <PE_StateMachine_SNK_ReadyWait+0x5c>
 8002a9c:	200f      	movs	r0, #15
 8002a9e:	7460      	strb	r0, [r4, #17]
 8002aa0:	9700      	str	r7, [sp, #0]
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	2270      	movs	r2, #112	@ 0x70
 8002aa6:	7c21      	ldrb	r1, [r4, #16]
 8002aa8:	2009      	movs	r0, #9
 8002aaa:	4d37      	ldr	r5, [pc, #220]	@ (8002b88 <.text_8>)
 8002aac:	682d      	ldr	r5, [r5, #0]
 8002aae:	47a8      	blx	r5
 8002ab0:	2098      	movs	r0, #152	@ 0x98
 8002ab2:	0080      	lsls	r0, r0, #2
 8002ab4:	5c20      	ldrb	r0, [r4, r0]
 8002ab6:	1c40      	adds	r0, r0, #1
 8002ab8:	2198      	movs	r1, #152	@ 0x98
 8002aba:	0089      	lsls	r1, r1, #2
 8002abc:	5460      	strb	r0, [r4, r1]
 8002abe:	e05a      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ac0:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8002ac2:	0509      	lsls	r1, r1, #20
 8002ac4:	0f49      	lsrs	r1, r1, #29
 8002ac6:	180a      	adds	r2, r1, r0
 8002ac8:	2333      	movs	r3, #51	@ 0x33
 8002aca:	435a      	muls	r2, r3
 8002acc:	4316      	orrs	r6, r2
 8002ace:	8426      	strh	r6, [r4, #32]
 8002ad0:	180f      	adds	r7, r1, r0
 8002ad2:	2033      	movs	r0, #51	@ 0x33
 8002ad4:	4347      	muls	r7, r0
 8002ad6:	b2bf      	uxth	r7, r7
 8002ad8:	e04d      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ada:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8002adc:	42b0      	cmp	r0, r6
 8002ade:	d104      	bne.n	8002aea <PE_StateMachine_SNK_ReadyWait+0x86>
 8002ae0:	2045      	movs	r0, #69	@ 0x45
 8002ae2:	7460      	strb	r0, [r4, #17]
 8002ae4:	430e      	orrs	r6, r1
 8002ae6:	6166      	str	r6, [r4, #20]
 8002ae8:	e045      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002aea:	7c20      	ldrb	r0, [r4, #16]
 8002aec:	f7fd ff58 	bl	80009a0 <PE_PRL_Control_RxEvent>
 8002af0:	2800      	cmp	r0, #0
 8002af2:	d128      	bne.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002af4:	2032      	movs	r0, #50	@ 0x32
 8002af6:	5c20      	ldrb	r0, [r4, r0]
 8002af8:	2800      	cmp	r0, #0
 8002afa:	d024      	beq.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002afc:	6860      	ldr	r0, [r4, #4]
 8002afe:	6800      	ldr	r0, [r0, #0]
 8002b00:	2103      	movs	r1, #3
 8002b02:	2203      	movs	r2, #3
 8002b04:	4002      	ands	r2, r0
 8002b06:	2a01      	cmp	r2, #1
 8002b08:	d007      	beq.n	8002b1a <PE_StateMachine_SNK_ReadyWait+0xb6>
 8002b0a:	4001      	ands	r1, r0
 8002b0c:	2902      	cmp	r1, #2
 8002b0e:	d11a      	bne.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002b10:	7c20      	ldrb	r0, [r4, #16]
 8002b12:	f002 fe3b 	bl	800578c <USBPD_PRL_IsResistor_SinkTxOK>
 8002b16:	2801      	cmp	r0, #1
 8002b18:	d115      	bne.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002b1a:	2033      	movs	r0, #51	@ 0x33
 8002b1c:	5c20      	ldrb	r0, [r4, r0]
 8002b1e:	2131      	movs	r1, #49	@ 0x31
 8002b20:	5460      	strb	r0, [r4, r1]
 8002b22:	2032      	movs	r0, #50	@ 0x32
 8002b24:	5c20      	ldrb	r0, [r4, r0]
 8002b26:	7460      	strb	r0, [r4, #17]
 8002b28:	2845      	cmp	r0, #69	@ 0x45
 8002b2a:	d102      	bne.n	8002b32 <PE_StateMachine_SNK_ReadyWait+0xce>
 8002b2c:	6960      	ldr	r0, [r4, #20]
 8002b2e:	4306      	orrs	r6, r0
 8002b30:	6166      	str	r6, [r4, #20]
 8002b32:	2132      	movs	r1, #50	@ 0x32
 8002b34:	5467      	strb	r7, [r4, r1]
 8002b36:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002b38:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002b3a:	6960      	ldr	r0, [r4, #20]
 8002b3c:	2180      	movs	r1, #128	@ 0x80
 8002b3e:	01c9      	lsls	r1, r1, #7
 8002b40:	4301      	orrs	r1, r0
 8002b42:	6161      	str	r1, [r4, #20]
 8002b44:	e017      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002b46:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8002b48:	42b0      	cmp	r0, r6
 8002b4a:	d109      	bne.n	8002b60 <PE_StateMachine_SNK_ReadyWait+0xfc>
 8002b4c:	8467      	strh	r7, [r4, #34]	@ 0x22
 8002b4e:	2098      	movs	r0, #152	@ 0x98
 8002b50:	0080      	lsls	r0, r0, #2
 8002b52:	1820      	adds	r0, r4, r0
 8002b54:	7881      	ldrb	r1, [r0, #2]
 8002b56:	1c49      	adds	r1, r1, #1
 8002b58:	7081      	strb	r1, [r0, #2]
 8002b5a:	2005      	movs	r0, #5
 8002b5c:	7460      	strb	r0, [r4, #17]
 8002b5e:	e00a      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002b60:	0020      	movs	r0, r4
 8002b62:	f7fe fc47 	bl	80013f4 <PE_CalculateMinTiming>
 8002b66:	2132      	movs	r1, #50	@ 0x32
 8002b68:	5c61      	ldrb	r1, [r4, r1]
 8002b6a:	2900      	cmp	r1, #0
 8002b6c:	d002      	beq.n	8002b74 <PE_StateMachine_SNK_ReadyWait+0x110>
 8002b6e:	2802      	cmp	r0, #2
 8002b70:	d300      	bcc.n	8002b74 <PE_StateMachine_SNK_ReadyWait+0x110>
 8002b72:	2002      	movs	r0, #2
 8002b74:	0007      	movs	r7, r0
 8002b76:	0038      	movs	r0, r7
 8002b78:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08002b7c <.text_5>:
 8002b7c:	0000025e 	.word	0x0000025e

08002b80 <.text_6>:
 8002b80:	ffffbfff 	.word	0xffffbfff

08002b84 <.text_7>:
 8002b84:	ffffdfff 	.word	0xffffdfff

08002b88 <.text_8>:
 8002b88:	20000000 	.word	0x20000000

08002b8c <USBPD_PE_StateMachine_SRC>:
 8002b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	0005      	movs	r5, r0
 8002b92:	4829      	ldr	r0, [pc, #164]	@ (8002c38 <USBPD_PE_StateMachine_SRC+0xac>)
 8002b94:	00a9      	lsls	r1, r5, #2
 8002b96:	5844      	ldr	r4, [r0, r1]
 8002b98:	7c60      	ldrb	r0, [r4, #17]
 8002b9a:	2848      	cmp	r0, #72	@ 0x48
 8002b9c:	d134      	bne.n	8002c08 <USBPD_PE_StateMachine_SRC+0x7c>
 8002b9e:	0020      	movs	r0, r4
 8002ba0:	f7fd ffc0 	bl	8000b24 <PE_Reset_ZI>
 8002ba4:	0020      	movs	r0, r4
 8002ba6:	f7fd fff3 	bl	8000b90 <PE_Reset_Counter>
 8002baa:	6820      	ldr	r0, [r4, #0]
 8002bac:	7900      	ldrb	r0, [r0, #4]
 8002bae:	0783      	lsls	r3, r0, #30
 8002bb0:	0f9b      	lsrs	r3, r3, #30
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	7c20      	ldrb	r0, [r4, #16]
 8002bb8:	f002 fd83 	bl	80056c2 <USBPD_PRL_SetHeader>
 8002bbc:	6860      	ldr	r0, [r4, #4]
 8002bbe:	6801      	ldr	r1, [r0, #0]
 8002bc0:	2208      	movs	r2, #8
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	6002      	str	r2, [r0, #0]
 8002bc6:	6860      	ldr	r0, [r4, #4]
 8002bc8:	6801      	ldr	r1, [r0, #0]
 8002bca:	2203      	movs	r2, #3
 8002bcc:	4391      	bics	r1, r2
 8002bce:	6822      	ldr	r2, [r4, #0]
 8002bd0:	7912      	ldrb	r2, [r2, #4]
 8002bd2:	0792      	lsls	r2, r2, #30
 8002bd4:	0f92      	lsrs	r2, r2, #30
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	6002      	str	r2, [r0, #0]
 8002bda:	2101      	movs	r1, #1
 8002bdc:	7c20      	ldrb	r0, [r4, #16]
 8002bde:	f002 fde1 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8002be2:	7c20      	ldrb	r0, [r4, #16]
 8002be4:	f003 f84a 	bl	8005c7c <USBPD_PRL_Reset>
 8002be8:	2002      	movs	r0, #2
 8002bea:	7460      	strb	r0, [r4, #17]
 8002bec:	7ca0      	ldrb	r0, [r4, #18]
 8002bee:	2802      	cmp	r0, #2
 8002bf0:	d00a      	beq.n	8002c08 <USBPD_PE_StateMachine_SRC+0x7c>
 8002bf2:	2002      	movs	r0, #2
 8002bf4:	74a0      	strb	r0, [r4, #18]
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	9000      	str	r0, [sp, #0]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	7c21      	ldrb	r1, [r4, #16]
 8002c00:	2004      	movs	r0, #4
 8002c02:	4eca      	ldr	r6, [pc, #808]	@ (8002f2c <__iar_annotation$$branch+0x6c>)
 8002c04:	6836      	ldr	r6, [r6, #0]
 8002c06:	47b0      	blx	r6
 8002c08:	6960      	ldr	r0, [r4, #20]
 8002c0a:	0341      	lsls	r1, r0, #13
 8002c0c:	0fc9      	lsrs	r1, r1, #31
 8002c0e:	d006      	beq.n	8002c1e <USBPD_PE_StateMachine_SRC+0x92>
 8002c10:	49c7      	ldr	r1, [pc, #796]	@ (8002f30 <__iar_annotation$$branch+0x70>)
 8002c12:	4001      	ands	r1, r0
 8002c14:	6161      	str	r1, [r4, #20]
 8002c16:	2164      	movs	r1, #100	@ 0x64
 8002c18:	7c20      	ldrb	r0, [r4, #16]
 8002c1a:	f7fd fc31 	bl	8000480 <USBPD_PE_Notification>
 8002c1e:	0020      	movs	r0, r4
 8002c20:	f7fd fe62 	bl	80008e8 <PE_Get_RxEvent>
 8002c24:	4669      	mov	r1, sp
 8002c26:	7308      	strb	r0, [r1, #12]
 8002c28:	4668      	mov	r0, sp
 8002c2a:	7b00      	ldrb	r0, [r0, #12]
 8002c2c:	2803      	cmp	r0, #3
 8002c2e:	d105      	bne.n	8002c3c <USBPD_PE_StateMachine_SRC+0xb0>
 8002c30:	2001      	movs	r0, #1
 8002c32:	b007      	add	sp, #28
 8002c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c36:	bf00      	nop
 8002c38:	200002e4 	.word	0x200002e4
 8002c3c:	4668      	mov	r0, sp
 8002c3e:	7345      	strb	r5, [r0, #13]
 8002c40:	6860      	ldr	r0, [r4, #4]
 8002c42:	6800      	ldr	r0, [r0, #0]
 8002c44:	04c1      	lsls	r1, r0, #19
 8002c46:	0fc9      	lsrs	r1, r1, #31
 8002c48:	d100      	bne.n	8002c4c <USBPD_PE_StateMachine_SRC+0xc0>
 8002c4a:	e13b      	b.n	8002ec4 <__iar_annotation$$branch+0x4>
 8002c4c:	6960      	ldr	r0, [r4, #20]
 8002c4e:	0381      	lsls	r1, r0, #14
 8002c50:	0fc9      	lsrs	r1, r1, #31
 8002c52:	d100      	bne.n	8002c56 <USBPD_PE_StateMachine_SRC+0xca>
 8002c54:	e144      	b.n	8002ee0 <__iar_annotation$$branch+0x20>
 8002c56:	4668      	mov	r0, sp
 8002c58:	7b40      	ldrb	r0, [r0, #13]
 8002c5a:	f002 fd9b 	bl	8005794 <USBPD_PRL_FastRoleSwapSignalling>
 8002c5e:	20a6      	movs	r0, #166	@ 0xa6
 8002c60:	7460      	strb	r0, [r4, #17]
 8002c62:	2109      	movs	r1, #9
 8002c64:	7721      	strb	r1, [r4, #28]
 8002c66:	2100      	movs	r1, #0
 8002c68:	2232      	movs	r2, #50	@ 0x32
 8002c6a:	54a1      	strb	r1, [r4, r2]
 8002c6c:	6961      	ldr	r1, [r4, #20]
 8002c6e:	4ab1      	ldr	r2, [pc, #708]	@ (8002f34 <__iar_annotation$$branch+0x74>)
 8002c70:	400a      	ands	r2, r1
 8002c72:	6162      	str	r2, [r4, #20]
 8002c74:	49b0      	ldr	r1, [pc, #704]	@ (8002f38 <__iar_annotation$$branch+0x78>)
 8002c76:	84e1      	strh	r1, [r4, #38]	@ 0x26
 8002c78:	7ca1      	ldrb	r1, [r4, #18]
 8002c7a:	29a6      	cmp	r1, #166	@ 0xa6
 8002c7c:	d000      	beq.n	8002c80 <USBPD_PE_StateMachine_SRC+0xf4>
 8002c7e:	e125      	b.n	8002ecc <__iar_annotation$$branch+0xc>
 8002c80:	2502      	movs	r5, #2
 8002c82:	4668      	mov	r0, sp
 8002c84:	7b00      	ldrb	r0, [r0, #12]
 8002c86:	2811      	cmp	r0, #17
 8002c88:	d11f      	bne.n	8002cca <USBPD_PE_StateMachine_SRC+0x13e>
 8002c8a:	6860      	ldr	r0, [r4, #4]
 8002c8c:	6800      	ldr	r0, [r0, #0]
 8002c8e:	0701      	lsls	r1, r0, #28
 8002c90:	0fc9      	lsrs	r1, r1, #31
 8002c92:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8002c94:	0680      	lsls	r0, r0, #26
 8002c96:	0fc2      	lsrs	r2, r0, #31
 8002c98:	4291      	cmp	r1, r2
 8002c9a:	d116      	bne.n	8002cca <USBPD_PE_StateMachine_SRC+0x13e>
 8002c9c:	2014      	movs	r0, #20
 8002c9e:	4669      	mov	r1, sp
 8002ca0:	7308      	strb	r0, [r1, #12]
 8002ca2:	0020      	movs	r0, r4
 8002ca4:	f7fd fe57 	bl	8000956 <PE_Clear_RxEvent>
 8002ca8:	2092      	movs	r0, #146	@ 0x92
 8002caa:	7460      	strb	r0, [r4, #17]
 8002cac:	7ca0      	ldrb	r0, [r4, #18]
 8002cae:	2892      	cmp	r0, #146	@ 0x92
 8002cb0:	d100      	bne.n	8002cb4 <USBPD_PE_StateMachine_SRC+0x128>
 8002cb2:	e155      	b.n	8002f60 <__iar_annotation$$branch+0xa0>
 8002cb4:	2092      	movs	r0, #146	@ 0x92
 8002cb6:	74a0      	strb	r0, [r4, #18]
 8002cb8:	2000      	movs	r0, #0
 8002cba:	9000      	str	r0, [sp, #0]
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	2292      	movs	r2, #146	@ 0x92
 8002cc0:	7c21      	ldrb	r1, [r4, #16]
 8002cc2:	2004      	movs	r0, #4
 8002cc4:	4e99      	ldr	r6, [pc, #612]	@ (8002f2c <__iar_annotation$$branch+0x6c>)
 8002cc6:	6836      	ldr	r6, [r6, #0]
 8002cc8:	47b0      	blx	r6
 8002cca:	7c60      	ldrb	r0, [r4, #17]
 8002ccc:	499b      	ldr	r1, [pc, #620]	@ (8002f3c <__iar_annotation$$branch+0x7c>)
 8002cce:	1866      	adds	r6, r4, r1
 8002cd0:	4f9b      	ldr	r7, [pc, #620]	@ (8002f40 <__iar_annotation$$branch+0x80>)
 8002cd2:	499c      	ldr	r1, [pc, #624]	@ (8002f44 <__iar_annotation$$branch+0x84>)
 8002cd4:	0002      	movs	r2, r0
 8002cd6:	d100      	bne.n	8002cda <USBPD_PE_StateMachine_SRC+0x14e>
 8002cd8:	e136      	b.n	8002f48 <__iar_annotation$$branch+0x88>
 8002cda:	1e42      	subs	r2, r0, #1
 8002cdc:	d067      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002cde:	1e52      	subs	r2, r2, #1
 8002ce0:	d100      	bne.n	8002ce4 <USBPD_PE_StateMachine_SRC+0x158>
 8002ce2:	e149      	b.n	8002f78 <__iar_annotation$$branch+0xb8>
 8002ce4:	1e52      	subs	r2, r2, #1
 8002ce6:	2a01      	cmp	r2, #1
 8002ce8:	d801      	bhi.n	8002cee <__iar_annotation$$branch+0x4>

08002cea <__iar_annotation$$branch>:
 8002cea:	f000 fd90 	bl	800380e <__iar_annotation$$branch+0x94e>
 8002cee:	1e92      	subs	r2, r2, #2
 8002cf0:	d100      	bne.n	8002cf4 <__iar_annotation$$branch+0xa>
 8002cf2:	e189      	b.n	8003008 <__iar_annotation$$branch+0x148>
 8002cf4:	1e52      	subs	r2, r2, #1
 8002cf6:	d100      	bne.n	8002cfa <__iar_annotation$$branch+0x10>
 8002cf8:	e18b      	b.n	8003012 <__iar_annotation$$branch+0x152>
 8002cfa:	1e52      	subs	r2, r2, #1
 8002cfc:	d100      	bne.n	8002d00 <__iar_annotation$$branch+0x16>
 8002cfe:	e190      	b.n	8003022 <__iar_annotation$$branch+0x162>
 8002d00:	1e52      	subs	r2, r2, #1
 8002d02:	d100      	bne.n	8002d06 <__iar_annotation$$branch+0x1c>
 8002d04:	e1e1      	b.n	80030ca <__iar_annotation$$branch+0x20a>
 8002d06:	1e52      	subs	r2, r2, #1
 8002d08:	d100      	bne.n	8002d0c <__iar_annotation$$branch+0x22>
 8002d0a:	e223      	b.n	8003154 <__iar_annotation$$branch+0x294>
 8002d0c:	1ed2      	subs	r2, r2, #3
 8002d0e:	d100      	bne.n	8002d12 <__iar_annotation$$branch+0x28>
 8002d10:	e276      	b.n	8003200 <__iar_annotation$$branch+0x340>
 8002d12:	1e52      	subs	r2, r2, #1
 8002d14:	d100      	bne.n	8002d18 <__iar_annotation$$branch+0x2e>
 8002d16:	e286      	b.n	8003226 <__iar_annotation$$branch+0x366>
 8002d18:	1e52      	subs	r2, r2, #1
 8002d1a:	d100      	bne.n	8002d1e <__iar_annotation$$branch+0x34>
 8002d1c:	e11d      	b.n	8002f5a <__iar_annotation$$branch+0x9a>
 8002d1e:	1e52      	subs	r2, r2, #1
 8002d20:	d100      	bne.n	8002d24 <__iar_annotation$$branch+0x3a>
 8002d22:	e30d      	b.n	8003340 <__iar_annotation$$branch+0x480>
 8002d24:	1e52      	subs	r2, r2, #1
 8002d26:	d100      	bne.n	8002d2a <__iar_annotation$$branch+0x40>
 8002d28:	e2c6      	b.n	80032b8 <__iar_annotation$$branch+0x3f8>
 8002d2a:	1e52      	subs	r2, r2, #1
 8002d2c:	d100      	bne.n	8002d30 <__iar_annotation$$branch+0x46>
 8002d2e:	e2cc      	b.n	80032ca <__iar_annotation$$branch+0x40a>
 8002d30:	1e52      	subs	r2, r2, #1
 8002d32:	d100      	bne.n	8002d36 <__iar_annotation$$branch+0x4c>
 8002d34:	e2d8      	b.n	80032e8 <__iar_annotation$$branch+0x428>
 8002d36:	1e52      	subs	r2, r2, #1
 8002d38:	d100      	bne.n	8002d3c <__iar_annotation$$branch+0x52>
 8002d3a:	e389      	b.n	8003450 <__iar_annotation$$branch+0x590>
 8002d3c:	1e52      	subs	r2, r2, #1
 8002d3e:	d100      	bne.n	8002d42 <__iar_annotation$$branch+0x58>
 8002d40:	e32b      	b.n	800339a <__iar_annotation$$branch+0x4da>
 8002d42:	1e52      	subs	r2, r2, #1
 8002d44:	d100      	bne.n	8002d48 <__iar_annotation$$branch+0x5e>
 8002d46:	e332      	b.n	80033ae <__iar_annotation$$branch+0x4ee>
 8002d48:	1e52      	subs	r2, r2, #1
 8002d4a:	d100      	bne.n	8002d4e <__iar_annotation$$branch+0x64>
 8002d4c:	e1d5      	b.n	80030fa <__iar_annotation$$branch+0x23a>
 8002d4e:	1e52      	subs	r2, r2, #1
 8002d50:	d100      	bne.n	8002d54 <__iar_annotation$$branch+0x6a>
 8002d52:	e34c      	b.n	80033ee <__iar_annotation$$branch+0x52e>
 8002d54:	1e52      	subs	r2, r2, #1
 8002d56:	2a01      	cmp	r2, #1
 8002d58:	d929      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002d5a:	1e92      	subs	r2, r2, #2
 8002d5c:	d100      	bne.n	8002d60 <__iar_annotation$$branch+0x76>
 8002d5e:	e3a3      	b.n	80034a8 <__iar_annotation$$branch+0x5e8>
 8002d60:	1e52      	subs	r2, r2, #1
 8002d62:	d100      	bne.n	8002d66 <__iar_annotation$$branch+0x7c>
 8002d64:	e3b0      	b.n	80034c8 <__iar_annotation$$branch+0x608>
 8002d66:	1e92      	subs	r2, r2, #2
 8002d68:	d021      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002d6a:	1e52      	subs	r2, r2, #1
 8002d6c:	d101      	bne.n	8002d72 <__iar_annotation$$branch+0x4>

08002d6e <__iar_annotation$$branch>:
 8002d6e:	f000 fc88 	bl	8003682 <__iar_annotation$$branch+0x7c2>
 8002d72:	1e52      	subs	r2, r2, #1
 8002d74:	d101      	bne.n	8002d7a <__iar_annotation$$branch+0x4>

08002d76 <__iar_annotation$$branch>:
 8002d76:	f000 fc9a 	bl	80036ae <__iar_annotation$$branch+0x7ee>
 8002d7a:	1e52      	subs	r2, r2, #1
 8002d7c:	d101      	bne.n	8002d82 <__iar_annotation$$branch+0x4>

08002d7e <__iar_annotation$$branch>:
 8002d7e:	f000 fce6 	bl	800374e <__iar_annotation$$branch+0x88e>
 8002d82:	1e52      	subs	r2, r2, #1
 8002d84:	d101      	bne.n	8002d8a <__iar_annotation$$branch+0x4>

08002d86 <__iar_annotation$$branch>:
 8002d86:	f000 fd0f 	bl	80037a8 <__iar_annotation$$branch+0x8e8>
 8002d8a:	1e52      	subs	r2, r2, #1
 8002d8c:	d101      	bne.n	8002d92 <__iar_annotation$$branch+0x4>

08002d8e <__iar_annotation$$branch>:
 8002d8e:	f000 fbe5 	bl	800355c <__iar_annotation$$branch+0x69c>
 8002d92:	1e92      	subs	r2, r2, #2
 8002d94:	d101      	bne.n	8002d9a <__iar_annotation$$branch+0x4>

08002d96 <__iar_annotation$$branch>:
 8002d96:	f000 fc0a 	bl	80035ae <__iar_annotation$$branch+0x6ee>
 8002d9a:	1e52      	subs	r2, r2, #1
 8002d9c:	d101      	bne.n	8002da2 <__iar_annotation$$branch+0x4>

08002d9e <__iar_annotation$$branch>:
 8002d9e:	f000 fc2e 	bl	80035fe <__iar_annotation$$branch+0x73e>
 8002da2:	1e52      	subs	r2, r2, #1
 8002da4:	d101      	bne.n	8002daa <__iar_annotation$$branch+0x4>

08002da6 <__iar_annotation$$branch>:
 8002da6:	f000 fc49 	bl	800363c <__iar_annotation$$branch+0x77c>
 8002daa:	1e52      	subs	r2, r2, #1
 8002dac:	2a02      	cmp	r2, #2
 8002dae:	d801      	bhi.n	8002db4 <__iar_annotation$$branch+0x4>

08002db0 <__iar_annotation$$branch>:
 8002db0:	f000 fe1b 	bl	80039ea <__iar_annotation$$branch+0x106>
 8002db4:	1ed2      	subs	r2, r2, #3
 8002db6:	d101      	bne.n	8002dbc <__iar_annotation$$branch+0x4>

08002db8 <__iar_annotation$$branch>:
 8002db8:	f000 fbf4 	bl	80035a4 <__iar_annotation$$branch+0x6e4>
 8002dbc:	1e52      	subs	r2, r2, #1
 8002dbe:	d101      	bne.n	8002dc4 <__iar_annotation$$branch+0x4>

08002dc0 <__iar_annotation$$branch>:
 8002dc0:	f000 fd96 	bl	80038f0 <__iar_annotation$$branch+0xc>
 8002dc4:	1e52      	subs	r2, r2, #1
 8002dc6:	d0f2      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002dc8:	1e52      	subs	r2, r2, #1
 8002dca:	d101      	bne.n	8002dd0 <__iar_annotation$$branch+0x4>

08002dcc <__iar_annotation$$branch>:
 8002dcc:	f000 fda1 	bl	8003912 <__iar_annotation$$branch+0x2e>
 8002dd0:	1e52      	subs	r2, r2, #1
 8002dd2:	d101      	bne.n	8002dd8 <__iar_annotation$$branch+0x4>

08002dd4 <__iar_annotation$$branch>:
 8002dd4:	f000 fdcf 	bl	8003976 <__iar_annotation$$branch+0x92>
 8002dd8:	1e52      	subs	r2, r2, #1
 8002dda:	2a01      	cmp	r2, #1
 8002ddc:	d9e7      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002dde:	1e92      	subs	r2, r2, #2
 8002de0:	d001      	beq.n	8002de6 <__iar_annotation$$branch+0x12>
 8002de2:	1e92      	subs	r2, r2, #2
 8002de4:	2a05      	cmp	r2, #5
 8002de6:	d801      	bhi.n	8002dec <__iar_annotation$$branch+0x4>

08002de8 <__iar_annotation$$branch>:
 8002de8:	f000 fdfb 	bl	80039e2 <__iar_annotation$$branch+0xfe>
 8002dec:	1f92      	subs	r2, r2, #6
 8002dee:	d101      	bne.n	8002df4 <__iar_annotation$$branch+0x4>

08002df0 <__iar_annotation$$branch>:
 8002df0:	f000 fdd2 	bl	8003998 <__iar_annotation$$branch+0xb4>
 8002df4:	1e52      	subs	r2, r2, #1
 8002df6:	2a03      	cmp	r2, #3
 8002df8:	d9d9      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002dfa:	3a11      	subs	r2, #17
 8002dfc:	d0d7      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002dfe:	1e52      	subs	r2, r2, #1
 8002e00:	d100      	bne.n	8002e04 <__iar_annotation$$branch+0x14>
 8002e02:	e150      	b.n	80030a6 <__iar_annotation$$branch+0x1e6>
 8002e04:	3a0f      	subs	r2, #15
 8002e06:	d101      	bne.n	8002e0c <__iar_annotation$$branch+0x4>

08002e08 <__iar_annotation$$branch>:
 8002e08:	f000 fce9 	bl	80037de <__iar_annotation$$branch+0x91e>
 8002e0c:	1fd2      	subs	r2, r2, #7
 8002e0e:	2a01      	cmp	r2, #1
 8002e10:	d9cd      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002e12:	1f52      	subs	r2, r2, #5
 8002e14:	2a01      	cmp	r2, #1
 8002e16:	d9ca      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002e18:	3a0d      	subs	r2, #13
 8002e1a:	d0c8      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002e1c:	3a12      	subs	r2, #18
 8002e1e:	d101      	bne.n	8002e24 <__iar_annotation$$branch+0x4>

08002e20 <__iar_annotation$$branch>:
 8002e20:	f000 fe18 	bl	8003a54 <__iar_annotation$$branch+0x62>
 8002e24:	3a0c      	subs	r2, #12
 8002e26:	d100      	bne.n	8002e2a <__iar_annotation$$branch+0xa>
 8002e28:	e09a      	b.n	8002f60 <__iar_annotation$$branch+0xa0>
 8002e2a:	1e52      	subs	r2, r2, #1
 8002e2c:	2a02      	cmp	r2, #2
 8002e2e:	d9be      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002e30:	1ed2      	subs	r2, r2, #3
 8002e32:	d100      	bne.n	8002e36 <__iar_annotation$$branch+0x16>
 8002e34:	e213      	b.n	800325e <__iar_annotation$$branch+0x39e>
 8002e36:	1e52      	subs	r2, r2, #1
 8002e38:	d100      	bne.n	8002e3c <__iar_annotation$$branch+0x1c>
 8002e3a:	e229      	b.n	8003290 <__iar_annotation$$branch+0x3d0>
 8002e3c:	1e92      	subs	r2, r2, #2
 8002e3e:	d0b6      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002e40:	1e52      	subs	r2, r2, #1
 8002e42:	d100      	bne.n	8002e46 <__iar_annotation$$branch+0x26>
 8002e44:	e0e0      	b.n	8003008 <__iar_annotation$$branch+0x148>
 8002e46:	1e92      	subs	r2, r2, #2
 8002e48:	2a08      	cmp	r2, #8
 8002e4a:	d801      	bhi.n	8002e50 <__iar_annotation$$branch+0x4>

08002e4c <__iar_annotation$$branch>:
 8002e4c:	f000 fdd3 	bl	80039f6 <__iar_annotation$$branch+0x4>
 8002e50:	3a0a      	subs	r2, #10
 8002e52:	d101      	bne.n	8002e58 <__iar_annotation$$branch+0x4>

08002e54 <__iar_annotation$$branch>:
 8002e54:	f000 fde2 	bl	8003a1c <__iar_annotation$$branch+0x2a>
 8002e58:	a903      	add	r1, sp, #12
 8002e5a:	0020      	movs	r0, r4
 8002e5c:	f001 fb32 	bl	80044c4 <PE_StateMachine_VDM>
 8002e60:	0005      	movs	r5, r0
 8002e62:	7c62      	ldrb	r2, [r4, #17]
 8002e64:	4e31      	ldr	r6, [pc, #196]	@ (8002f2c <__iar_annotation$$branch+0x6c>)
 8002e66:	7ca0      	ldrb	r0, [r4, #18]
 8002e68:	4290      	cmp	r0, r2
 8002e6a:	d007      	beq.n	8002e7c <__iar_annotation$$branch+0x28>
 8002e6c:	74a2      	strb	r2, [r4, #18]
 8002e6e:	2000      	movs	r0, #0
 8002e70:	9000      	str	r0, [sp, #0]
 8002e72:	2300      	movs	r3, #0
 8002e74:	7c21      	ldrb	r1, [r4, #16]
 8002e76:	2004      	movs	r0, #4
 8002e78:	6837      	ldr	r7, [r6, #0]
 8002e7a:	47b8      	blx	r7
 8002e7c:	4668      	mov	r0, sp
 8002e7e:	7b00      	ldrb	r0, [r0, #12]
 8002e80:	2814      	cmp	r0, #20
 8002e82:	d101      	bne.n	8002e88 <__iar_annotation$$branch+0x4>

08002e84 <__iar_annotation$$branch>:
 8002e84:	f000 fdec 	bl	8003a60 <__iar_annotation$$branch+0x6e>
 8002e88:	0020      	movs	r0, r4
 8002e8a:	f7fd fdab 	bl	80009e4 <PE_Check_AMSConflict>
 8002e8e:	2815      	cmp	r0, #21
 8002e90:	d109      	bne.n	8002ea6 <__iar_annotation$$branch+0x22>
 8002e92:	4668      	mov	r0, sp
 8002e94:	7b00      	ldrb	r0, [r0, #12]
 8002e96:	2814      	cmp	r0, #20
 8002e98:	d005      	beq.n	8002ea6 <__iar_annotation$$branch+0x22>
 8002e9a:	2014      	movs	r0, #20
 8002e9c:	4669      	mov	r1, sp
 8002e9e:	7308      	strb	r0, [r1, #12]
 8002ea0:	0020      	movs	r0, r4
 8002ea2:	f7fd fd58 	bl	8000956 <PE_Clear_RxEvent>
 8002ea6:	7c62      	ldrb	r2, [r4, #17]
 8002ea8:	7ca0      	ldrb	r0, [r4, #18]
 8002eaa:	4290      	cmp	r0, r2
 8002eac:	d007      	beq.n	8002ebe <__iar_annotation$$branch+0x3a>
 8002eae:	74a2      	strb	r2, [r4, #18]
 8002eb0:	2000      	movs	r0, #0
 8002eb2:	9000      	str	r0, [sp, #0]
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	7c21      	ldrb	r1, [r4, #16]
 8002eb8:	2004      	movs	r0, #4
 8002eba:	6835      	ldr	r5, [r6, #0]
 8002ebc:	47a8      	blx	r5
 8002ebe:	2500      	movs	r5, #0

08002ec0 <__iar_annotation$$branch>:
 8002ec0:	f000 fded 	bl	8003a9e <__iar_annotation$$branch+0xac>
 8002ec4:	2500      	movs	r5, #0
 8002ec6:	43ed      	mvns	r5, r5
 8002ec8:	0028      	movs	r0, r5
 8002eca:	e6b2      	b.n	8002c32 <USBPD_PE_StateMachine_SRC+0xa6>
 8002ecc:	74a0      	strb	r0, [r4, #18]
 8002ece:	2000      	movs	r0, #0
 8002ed0:	9000      	str	r0, [sp, #0]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	22a6      	movs	r2, #166	@ 0xa6
 8002ed6:	7c21      	ldrb	r1, [r4, #16]
 8002ed8:	2004      	movs	r0, #4
 8002eda:	4d14      	ldr	r5, [pc, #80]	@ (8002f2c <__iar_annotation$$branch+0x6c>)
 8002edc:	682d      	ldr	r5, [r5, #0]
 8002ede:	47a8      	blx	r5
 8002ee0:	2502      	movs	r5, #2
 8002ee2:	2032      	movs	r0, #50	@ 0x32
 8002ee4:	5c20      	ldrb	r0, [r4, r0]
 8002ee6:	280f      	cmp	r0, #15
 8002ee8:	d001      	beq.n	8002eee <__iar_annotation$$branch+0x2e>
 8002eea:	2814      	cmp	r0, #20
 8002eec:	d11c      	bne.n	8002f28 <__iar_annotation$$branch+0x68>
 8002eee:	4668      	mov	r0, sp
 8002ef0:	7b00      	ldrb	r0, [r0, #12]
 8002ef2:	2814      	cmp	r0, #20
 8002ef4:	d005      	beq.n	8002f02 <__iar_annotation$$branch+0x42>
 8002ef6:	2014      	movs	r0, #20
 8002ef8:	4669      	mov	r1, sp
 8002efa:	7308      	strb	r0, [r1, #12]
 8002efc:	0020      	movs	r0, r4
 8002efe:	f7fd fd2a 	bl	8000956 <PE_Clear_RxEvent>
 8002f02:	2032      	movs	r0, #50	@ 0x32
 8002f04:	5c22      	ldrb	r2, [r4, r0]
 8002f06:	7462      	strb	r2, [r4, #17]
 8002f08:	2000      	movs	r0, #0
 8002f0a:	2332      	movs	r3, #50	@ 0x32
 8002f0c:	54e0      	strb	r0, [r4, r3]
 8002f0e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002f10:	7ca0      	ldrb	r0, [r4, #18]
 8002f12:	4290      	cmp	r0, r2
 8002f14:	d008      	beq.n	8002f28 <__iar_annotation$$branch+0x68>
 8002f16:	74a2      	strb	r2, [r4, #18]
 8002f18:	2000      	movs	r0, #0
 8002f1a:	9000      	str	r0, [sp, #0]
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	7c21      	ldrb	r1, [r4, #16]
 8002f20:	2004      	movs	r0, #4
 8002f22:	4e02      	ldr	r6, [pc, #8]	@ (8002f2c <__iar_annotation$$branch+0x6c>)
 8002f24:	6836      	ldr	r6, [r6, #0]
 8002f26:	47b0      	blx	r6
 8002f28:	e6ab      	b.n	8002c82 <USBPD_PE_StateMachine_SRC+0xf6>
 8002f2a:	bf00      	nop
 8002f2c:	20000000 	.word	0x20000000
 8002f30:	fffbffff 	.word	0xfffbffff
 8002f34:	fffdffff 	.word	0xfffdffff
 8002f38:	00008011 	.word	0x00008011
 8002f3c:	0000025e 	.word	0x0000025e
 8002f40:	0000801b 	.word	0x0000801b
 8002f44:	0000f01f 	.word	0x0000f01f
 8002f48:	6860      	ldr	r0, [r4, #4]
 8002f4a:	6801      	ldr	r1, [r0, #0]
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	4391      	bics	r1, r2
 8002f50:	6001      	str	r1, [r0, #0]
 8002f52:	215f      	movs	r1, #95	@ 0x5f
 8002f54:	7c20      	ldrb	r0, [r4, #16]
 8002f56:	f7fd fa93 	bl	8000480 <USBPD_PE_Notification>
 8002f5a:	2500      	movs	r5, #0
 8002f5c:	43ed      	mvns	r5, r5
 8002f5e:	e780      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8002f60:	6860      	ldr	r0, [r4, #4]
 8002f62:	6801      	ldr	r1, [r0, #0]
 8002f64:	2210      	movs	r2, #16
 8002f66:	4391      	bics	r1, r2
 8002f68:	6001      	str	r1, [r0, #0]
 8002f6a:	68a0      	ldr	r0, [r4, #8]
 8002f6c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002f6e:	2900      	cmp	r1, #0
 8002f70:	d0f3      	beq.n	8002f5a <__iar_annotation$$branch+0x9a>
 8002f72:	7c20      	ldrb	r0, [r4, #16]
 8002f74:	4788      	blx	r1
 8002f76:	e7f0      	b.n	8002f5a <__iar_annotation$$branch+0x9a>
 8002f78:	2701      	movs	r7, #1
 8002f7a:	6860      	ldr	r0, [r4, #4]
 8002f7c:	6800      	ldr	r0, [r0, #0]
 8002f7e:	0bc0      	lsrs	r0, r0, #15
 8002f80:	4038      	ands	r0, r7
 8002f82:	d002      	beq.n	8002f8a <__iar_annotation$$branch+0xca>
 8002f84:	6820      	ldr	r0, [r4, #0]
 8002f86:	6801      	ldr	r1, [r0, #0]
 8002f88:	e000      	b.n	8002f8c <__iar_annotation$$branch+0xcc>
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	4668      	mov	r0, sp
 8002f8e:	7b40      	ldrb	r0, [r0, #13]
 8002f90:	f002 fc08 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8002f94:	6860      	ldr	r0, [r4, #4]
 8002f96:	6801      	ldr	r1, [r0, #0]
 8002f98:	0b0a      	lsrs	r2, r1, #12
 8002f9a:	403a      	ands	r2, r7
 8002f9c:	d02f      	beq.n	8002ffe <__iar_annotation$$branch+0x13e>
 8002f9e:	078a      	lsls	r2, r1, #30
 8002fa0:	0f92      	lsrs	r2, r2, #30
 8002fa2:	2a01      	cmp	r2, #1
 8002fa4:	d101      	bne.n	8002faa <__iar_annotation$$branch+0xea>
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	e000      	b.n	8002fac <__iar_annotation$$branch+0xec>
 8002faa:	2220      	movs	r2, #32
 8002fac:	2320      	movs	r3, #32
 8002fae:	4399      	bics	r1, r3
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	6002      	str	r2, [r0, #0]
 8002fb4:	2000      	movs	r0, #0
 8002fb6:	70f0      	strb	r0, [r6, #3]
 8002fb8:	2101      	movs	r1, #1
 8002fba:	0020      	movs	r0, r4
 8002fbc:	f7fe f9f3 	bl	80013a6 <PE_SetPowerNegotiation>
 8002fc0:	6860      	ldr	r0, [r4, #4]
 8002fc2:	6800      	ldr	r0, [r0, #0]
 8002fc4:	0901      	lsrs	r1, r0, #4
 8002fc6:	4039      	ands	r1, r7
 8002fc8:	d005      	beq.n	8002fd6 <__iar_annotation$$branch+0x116>
 8002fca:	48ae      	ldr	r0, [pc, #696]	@ (8003284 <__iar_annotation$$branch+0x3c4>)
 8002fcc:	83e0      	strh	r0, [r4, #30]
 8002fce:	2514      	movs	r5, #20
 8002fd0:	2006      	movs	r0, #6
 8002fd2:	7460      	strb	r0, [r4, #17]
 8002fd4:	e745      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8002fd6:	0bc0      	lsrs	r0, r0, #15
 8002fd8:	4007      	ands	r7, r0
 8002fda:	d00a      	beq.n	8002ff2 <__iar_annotation$$branch+0x132>
 8002fdc:	6820      	ldr	r0, [r4, #0]
 8002fde:	7800      	ldrb	r0, [r0, #0]
 8002fe0:	0780      	lsls	r0, r0, #30
 8002fe2:	d400      	bmi.n	8002fe6 <__iar_annotation$$branch+0x126>
 8002fe4:	e087      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 8002fe6:	7930      	ldrb	r0, [r6, #4]
 8002fe8:	2814      	cmp	r0, #20
 8002fea:	d300      	bcc.n	8002fee <__iar_annotation$$branch+0x12e>
 8002fec:	e083      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 8002fee:	68e1      	ldr	r1, [r4, #12]
 8002ff0:	2900      	cmp	r1, #0
 8002ff2:	d100      	bne.n	8002ff6 <__iar_annotation$$branch+0x136>
 8002ff4:	e07f      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 8002ff6:	1c40      	adds	r0, r0, #1
 8002ff8:	7130      	strb	r0, [r6, #4]
 8002ffa:	2005      	movs	r0, #5
 8002ffc:	e7e9      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 8002ffe:	2121      	movs	r1, #33	@ 0x21
 8003000:	7c20      	ldrb	r0, [r4, #16]
 8003002:	f7fd fa3d 	bl	8000480 <USBPD_PE_Notification>
 8003006:	e04c      	b.n	80030a2 <__iar_annotation$$branch+0x1e2>
 8003008:	a903      	add	r1, sp, #12
 800300a:	0020      	movs	r0, r4
 800300c:	f000 fd8c 	bl	8003b28 <PE_StateMachine_VDMCable>
 8003010:	e726      	b.n	8002e60 <__iar_annotation$$branch+0xc>
 8003012:	8be0      	ldrh	r0, [r4, #30]
 8003014:	03a9      	lsls	r1, r5, #14
 8003016:	4288      	cmp	r0, r1
 8003018:	d102      	bne.n	8003020 <__iar_annotation$$branch+0x160>
 800301a:	2007      	movs	r0, #7
 800301c:	7460      	strb	r0, [r4, #17]
 800301e:	2500      	movs	r5, #0
 8003020:	e71f      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003022:	6960      	ldr	r0, [r4, #20]
 8003024:	0740      	lsls	r0, r0, #29
 8003026:	0fc1      	lsrs	r1, r0, #31
 8003028:	0020      	movs	r0, r4
 800302a:	f000 fd45 	bl	8003ab8 <PE_Send_SRCCapabilities>
 800302e:	2805      	cmp	r0, #5
 8003030:	d002      	beq.n	8003038 <__iar_annotation$$branch+0x178>
 8003032:	2809      	cmp	r0, #9
 8003034:	d0f4      	beq.n	8003020 <__iar_annotation$$branch+0x160>
 8003036:	e011      	b.n	800305c <__iar_annotation$$branch+0x19c>
 8003038:	2001      	movs	r0, #1
 800303a:	7720      	strb	r0, [r4, #28]
 800303c:	6960      	ldr	r0, [r4, #20]
 800303e:	2104      	movs	r1, #4
 8003040:	4301      	orrs	r1, r0
 8003042:	6161      	str	r1, [r4, #20]
 8003044:	2000      	movs	r0, #0
 8003046:	70f0      	strb	r0, [r6, #3]
 8003048:	70b0      	strb	r0, [r6, #2]
 800304a:	83e7      	strh	r7, [r4, #30]
 800304c:	251b      	movs	r5, #27
 800304e:	2016      	movs	r0, #22
 8003050:	7460      	strb	r0, [r4, #17]
 8003052:	210f      	movs	r1, #15
 8003054:	7c20      	ldrb	r0, [r4, #16]
 8003056:	f7fd fa13 	bl	8000480 <USBPD_PE_Notification>
 800305a:	e702      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 800305c:	6960      	ldr	r0, [r4, #20]
 800305e:	0741      	lsls	r1, r0, #29
 8003060:	0fc9      	lsrs	r1, r1, #31
 8003062:	d10f      	bne.n	8003084 <__iar_annotation$$branch+0x1c4>
 8003064:	78f0      	ldrb	r0, [r6, #3]
 8003066:	2833      	cmp	r0, #51	@ 0x33
 8003068:	d217      	bcs.n	800309a <__iar_annotation$$branch+0x1da>
 800306a:	4887      	ldr	r0, [pc, #540]	@ (8003288 <__iar_annotation$$branch+0x3c8>)
 800306c:	83e0      	strh	r0, [r4, #30]
 800306e:	2596      	movs	r5, #150	@ 0x96
 8003070:	2008      	movs	r0, #8
 8003072:	7460      	strb	r0, [r4, #17]
 8003074:	4885      	ldr	r0, [pc, #532]	@ (800328c <__iar_annotation$$branch+0x3cc>)
 8003076:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003078:	4201      	tst	r1, r0
 800307a:	d002      	beq.n	8003082 <__iar_annotation$$branch+0x1c2>
 800307c:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 800307e:	0005      	movs	r5, r0
 8003080:	400d      	ands	r5, r1
 8003082:	e6ee      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003084:	6860      	ldr	r0, [r4, #4]
 8003086:	7800      	ldrb	r0, [r0, #0]
 8003088:	0780      	lsls	r0, r0, #30
 800308a:	0f80      	lsrs	r0, r0, #30
 800308c:	2802      	cmp	r0, #2
 800308e:	d102      	bne.n	8003096 <__iar_annotation$$branch+0x1d6>
 8003090:	7c20      	ldrb	r0, [r4, #16]
 8003092:	f002 fb68 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003096:	2011      	movs	r0, #17
 8003098:	e7c0      	b.n	800301c <__iar_annotation$$branch+0x15c>
 800309a:	2121      	movs	r1, #33	@ 0x21
 800309c:	7c20      	ldrb	r0, [r4, #16]
 800309e:	f7fd f9ef 	bl	8000480 <USBPD_PE_Notification>
 80030a2:	2000      	movs	r0, #0
 80030a4:	e795      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 80030a6:	2100      	movs	r1, #0
 80030a8:	0020      	movs	r0, r4
 80030aa:	f000 fd05 	bl	8003ab8 <PE_Send_SRCCapabilities>
 80030ae:	2805      	cmp	r0, #5
 80030b0:	d107      	bne.n	80030c2 <__iar_annotation$$branch+0x202>
 80030b2:	2104      	movs	r1, #4
 80030b4:	0020      	movs	r0, r4
 80030b6:	f7fe f976 	bl	80013a6 <PE_SetPowerNegotiation>
 80030ba:	2001      	movs	r0, #1
 80030bc:	7720      	strb	r0, [r4, #28]
 80030be:	83e7      	strh	r7, [r4, #30]
 80030c0:	e7c5      	b.n	800304e <__iar_annotation$$branch+0x18e>
 80030c2:	2000      	movs	r0, #0
 80030c4:	7720      	strb	r0, [r4, #28]
 80030c6:	2011      	movs	r0, #17
 80030c8:	e783      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 80030ca:	03a8      	lsls	r0, r5, #14
 80030cc:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80030ce:	4281      	cmp	r1, r0
 80030d0:	d106      	bne.n	80030e0 <__iar_annotation$$branch+0x220>
 80030d2:	2100      	movs	r1, #0
 80030d4:	8461      	strh	r1, [r4, #34]	@ 0x22
 80030d6:	7931      	ldrb	r1, [r6, #4]
 80030d8:	1c49      	adds	r1, r1, #1
 80030da:	7131      	strb	r1, [r6, #4]
 80030dc:	2105      	movs	r1, #5
 80030de:	7461      	strb	r1, [r4, #17]
 80030e0:	8be1      	ldrh	r1, [r4, #30]
 80030e2:	4281      	cmp	r1, r0
 80030e4:	d1cd      	bne.n	8003082 <__iar_annotation$$branch+0x1c2>
 80030e6:	6820      	ldr	r0, [r4, #0]
 80030e8:	6840      	ldr	r0, [r0, #4]
 80030ea:	0601      	lsls	r1, r0, #24
 80030ec:	0fc9      	lsrs	r1, r1, #31
 80030ee:	d002      	beq.n	80030f6 <__iar_annotation$$branch+0x236>
 80030f0:	78f0      	ldrb	r0, [r6, #3]
 80030f2:	1c40      	adds	r0, r0, #1
 80030f4:	70f0      	strb	r0, [r6, #3]
 80030f6:	2007      	movs	r0, #7
 80030f8:	e76b      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 80030fa:	4668      	mov	r0, sp
 80030fc:	7b00      	ldrb	r0, [r0, #12]
 80030fe:	2811      	cmp	r0, #17
 8003100:	d109      	bne.n	8003116 <__iar_annotation$$branch+0x256>
 8003102:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003104:	0bc1      	lsrs	r1, r0, #15
 8003106:	d106      	bne.n	8003116 <__iar_annotation$$branch+0x256>
 8003108:	0b01      	lsrs	r1, r0, #12
 800310a:	0749      	lsls	r1, r1, #29
 800310c:	d100      	bne.n	8003110 <__iar_annotation$$branch+0x250>
 800310e:	e111      	b.n	8003334 <__iar_annotation$$branch+0x474>
 8003110:	06c0      	lsls	r0, r0, #27
 8003112:	0ec0      	lsrs	r0, r0, #27
 8003114:	2802      	cmp	r0, #2
 8003116:	d000      	beq.n	800311a <__iar_annotation$$branch+0x25a>
 8003118:	e10c      	b.n	8003334 <__iar_annotation$$branch+0x474>
 800311a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800311c:	7881      	ldrb	r1, [r0, #2]
 800311e:	78c2      	ldrb	r2, [r0, #3]
 8003120:	0212      	lsls	r2, r2, #8
 8003122:	1889      	adds	r1, r1, r2
 8003124:	7902      	ldrb	r2, [r0, #4]
 8003126:	0412      	lsls	r2, r2, #16
 8003128:	1889      	adds	r1, r1, r2
 800312a:	7940      	ldrb	r0, [r0, #5]
 800312c:	0600      	lsls	r0, r0, #24
 800312e:	1808      	adds	r0, r1, r0
 8003130:	9000      	str	r0, [sp, #0]
 8003132:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003134:	0600      	lsls	r0, r0, #24
 8003136:	0f81      	lsrs	r1, r0, #30
 8003138:	7c20      	ldrb	r0, [r4, #16]
 800313a:	f7fd fd5b 	bl	8000bf4 <PE_ExtRevisionInteroperability>
 800313e:	2304      	movs	r3, #4
 8003140:	466a      	mov	r2, sp
 8003142:	2106      	movs	r1, #6
 8003144:	7c20      	ldrb	r0, [r4, #16]
 8003146:	68a5      	ldr	r5, [r4, #8]
 8003148:	69ad      	ldr	r5, [r5, #24]
 800314a:	47a8      	blx	r5
 800314c:	2009      	movs	r0, #9
 800314e:	7460      	strb	r0, [r4, #17]
 8003150:	2500      	movs	r5, #0
 8003152:	e0e5      	b.n	8003320 <__iar_annotation$$branch+0x460>
 8003154:	2702      	movs	r7, #2
 8003156:	2507      	movs	r5, #7
 8003158:	a901      	add	r1, sp, #4
 800315a:	7c20      	ldrb	r0, [r4, #16]
 800315c:	68a2      	ldr	r2, [r4, #8]
 800315e:	69d2      	ldr	r2, [r2, #28]
 8003160:	4790      	blx	r2
 8003162:	280a      	cmp	r0, #10
 8003164:	d010      	beq.n	8003188 <__iar_annotation$$branch+0x2c8>
 8003166:	280b      	cmp	r0, #11
 8003168:	d035      	beq.n	80031d6 <__iar_annotation$$branch+0x316>
 800316a:	280d      	cmp	r0, #13
 800316c:	6860      	ldr	r0, [r4, #4]
 800316e:	6800      	ldr	r0, [r0, #0]
 8003170:	d136      	bne.n	80031e0 <__iar_annotation$$branch+0x320>
 8003172:	0a00      	lsrs	r0, r0, #8
 8003174:	4005      	ands	r5, r0
 8003176:	2d03      	cmp	r5, #3
 8003178:	d101      	bne.n	800317e <__iar_annotation$$branch+0x2be>
 800317a:	2303      	movs	r3, #3
 800317c:	e000      	b.n	8003180 <__iar_annotation$$branch+0x2c0>
 800317e:	230e      	movs	r3, #14
 8003180:	2000      	movs	r0, #0
 8003182:	9000      	str	r0, [sp, #0]
 8003184:	220c      	movs	r2, #12
 8003186:	e035      	b.n	80031f4 <__iar_annotation$$branch+0x334>
 8003188:	48a9      	ldr	r0, [pc, #676]	@ (8003430 <__iar_annotation$$branch+0x570>)
 800318a:	83e0      	strh	r0, [r4, #30]
 800318c:	271e      	movs	r7, #30
 800318e:	6860      	ldr	r0, [r4, #4]
 8003190:	6800      	ldr	r0, [r0, #0]
 8003192:	0a00      	lsrs	r0, r0, #8
 8003194:	4005      	ands	r5, r0
 8003196:	2d01      	cmp	r5, #1
 8003198:	d00b      	beq.n	80031b2 <__iar_annotation$$branch+0x2f2>
 800319a:	9801      	ldr	r0, [sp, #4]
 800319c:	2803      	cmp	r0, #3
 800319e:	d108      	bne.n	80031b2 <__iar_annotation$$branch+0x2f2>
 80031a0:	6960      	ldr	r0, [r4, #20]
 80031a2:	06c0      	lsls	r0, r0, #27
 80031a4:	0f80      	lsrs	r0, r0, #30
 80031a6:	2803      	cmp	r0, #3
 80031a8:	d103      	bne.n	80031b2 <__iar_annotation$$branch+0x2f2>
 80031aa:	2080      	movs	r0, #128	@ 0x80
 80031ac:	0200      	lsls	r0, r0, #8
 80031ae:	83e0      	strh	r0, [r4, #30]
 80031b0:	2700      	movs	r7, #0
 80031b2:	2000      	movs	r0, #0
 80031b4:	9000      	str	r0, [sp, #0]
 80031b6:	230c      	movs	r3, #12
 80031b8:	2203      	movs	r2, #3
 80031ba:	2100      	movs	r1, #0
 80031bc:	0020      	movs	r0, r4
 80031be:	f7fe f9a7 	bl	8001510 <PE_Send_CtrlMessage>
 80031c2:	6960      	ldr	r0, [r4, #20]
 80031c4:	2118      	movs	r1, #24
 80031c6:	4388      	bics	r0, r1
 80031c8:	9901      	ldr	r1, [sp, #4]
 80031ca:	00c9      	lsls	r1, r1, #3
 80031cc:	2218      	movs	r2, #24
 80031ce:	400a      	ands	r2, r1
 80031d0:	4302      	orrs	r2, r0
 80031d2:	6162      	str	r2, [r4, #20]
 80031d4:	e012      	b.n	80031fc <__iar_annotation$$branch+0x33c>
 80031d6:	2000      	movs	r0, #0
 80031d8:	9000      	str	r0, [sp, #0]
 80031da:	230c      	movs	r3, #12
 80031dc:	2202      	movs	r2, #2
 80031de:	e009      	b.n	80031f4 <__iar_annotation$$branch+0x334>
 80031e0:	0a00      	lsrs	r0, r0, #8
 80031e2:	4005      	ands	r5, r0
 80031e4:	2d03      	cmp	r5, #3
 80031e6:	d101      	bne.n	80031ec <__iar_annotation$$branch+0x32c>
 80031e8:	2303      	movs	r3, #3
 80031ea:	e000      	b.n	80031ee <__iar_annotation$$branch+0x32e>
 80031ec:	230e      	movs	r3, #14
 80031ee:	2000      	movs	r0, #0
 80031f0:	9000      	str	r0, [sp, #0]
 80031f2:	2204      	movs	r2, #4
 80031f4:	2100      	movs	r1, #0
 80031f6:	0020      	movs	r0, r4
 80031f8:	f7fe f98a 	bl	8001510 <PE_Send_CtrlMessage>
 80031fc:	003d      	movs	r5, r7
 80031fe:	e630      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003200:	8be0      	ldrh	r0, [r4, #30]
 8003202:	03a9      	lsls	r1, r5, #14
 8003204:	4288      	cmp	r0, r1
 8003206:	d1fa      	bne.n	80031fe <__iar_annotation$$branch+0x33e>
 8003208:	2104      	movs	r1, #4
 800320a:	0020      	movs	r0, r4
 800320c:	f7fe f8cb 	bl	80013a6 <PE_SetPowerNegotiation>
 8003210:	68a0      	ldr	r0, [r4, #8]
 8003212:	6801      	ldr	r1, [r0, #0]
 8003214:	2900      	cmp	r1, #0
 8003216:	d0f2      	beq.n	80031fe <__iar_annotation$$branch+0x33e>
 8003218:	7c20      	ldrb	r0, [r4, #16]
 800321a:	4788      	blx	r1
 800321c:	2800      	cmp	r0, #0
 800321e:	d000      	beq.n	8003222 <__iar_annotation$$branch+0x362>
 8003220:	e2db      	b.n	80037da <__iar_annotation$$branch+0x91a>
 8003222:	200d      	movs	r0, #13
 8003224:	e6d5      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 8003226:	2000      	movs	r0, #0
 8003228:	9000      	str	r0, [sp, #0]
 800322a:	2303      	movs	r3, #3
 800322c:	2206      	movs	r2, #6
 800322e:	2100      	movs	r1, #0
 8003230:	0020      	movs	r0, r4
 8003232:	f7fe f96d 	bl	8001510 <PE_Send_CtrlMessage>
 8003236:	2800      	cmp	r0, #0
 8003238:	d110      	bne.n	800325c <__iar_annotation$$branch+0x39c>
 800323a:	2103      	movs	r1, #3
 800323c:	0020      	movs	r0, r4
 800323e:	f7fe f8b2 	bl	80013a6 <PE_SetPowerNegotiation>
 8003242:	2110      	movs	r1, #16
 8003244:	7c20      	ldrb	r0, [r4, #16]
 8003246:	f7fd f91b 	bl	8000480 <USBPD_PE_Notification>
 800324a:	2000      	movs	r0, #0
 800324c:	84a0      	strh	r0, [r4, #36]	@ 0x24
 800324e:	6960      	ldr	r0, [r4, #20]
 8003250:	06c0      	lsls	r0, r0, #27
 8003252:	0f80      	lsrs	r0, r0, #30
 8003254:	2803      	cmp	r0, #3
 8003256:	d101      	bne.n	800325c <__iar_annotation$$branch+0x39c>
 8003258:	4876      	ldr	r0, [pc, #472]	@ (8003434 <__iar_annotation$$branch+0x574>)
 800325a:	84a0      	strh	r0, [r4, #36]	@ 0x24
 800325c:	e601      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 800325e:	2001      	movs	r0, #1
 8003260:	9000      	str	r0, [sp, #0]
 8003262:	2397      	movs	r3, #151	@ 0x97
 8003264:	2202      	movs	r2, #2
 8003266:	2100      	movs	r1, #0
 8003268:	0020      	movs	r0, r4
 800326a:	f7fe f951 	bl	8001510 <PE_Send_CtrlMessage>
 800326e:	2800      	cmp	r0, #0
 8003270:	d1f4      	bne.n	800325c <__iar_annotation$$branch+0x39c>
 8003272:	7725      	strb	r5, [r4, #28]
 8003274:	2129      	movs	r1, #41	@ 0x29
 8003276:	7c20      	ldrb	r0, [r4, #16]
 8003278:	f7fd f902 	bl	8000480 <USBPD_PE_Notification>
 800327c:	486e      	ldr	r0, [pc, #440]	@ (8003438 <__iar_annotation$$branch+0x578>)
 800327e:	83e0      	strh	r0, [r4, #30]
 8003280:	4d6e      	ldr	r5, [pc, #440]	@ (800343c <__iar_annotation$$branch+0x57c>)
 8003282:	e5ee      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003284:	00008014 	.word	0x00008014
 8003288:	00008096 	.word	0x00008096
 800328c:	00007fff 	.word	0x00007fff
 8003290:	8be0      	ldrh	r0, [r4, #30]
 8003292:	03a9      	lsls	r1, r5, #14
 8003294:	4288      	cmp	r0, r1
 8003296:	d1f4      	bne.n	8003282 <__iar_annotation$$branch+0x3c2>
 8003298:	212a      	movs	r1, #42	@ 0x2a
 800329a:	7c20      	ldrb	r0, [r4, #16]
 800329c:	f7fd f8f0 	bl	8000480 <USBPD_PE_Notification>
 80032a0:	2000      	movs	r0, #0
 80032a2:	9000      	str	r0, [sp, #0]
 80032a4:	2303      	movs	r3, #3
 80032a6:	2206      	movs	r2, #6
 80032a8:	2100      	movs	r1, #0
 80032aa:	0020      	movs	r0, r4
 80032ac:	f7fe f930 	bl	8001510 <PE_Send_CtrlMessage>
 80032b0:	2800      	cmp	r0, #0
 80032b2:	d109      	bne.n	80032c8 <__iar_annotation$$branch+0x408>
 80032b4:	212e      	movs	r1, #46	@ 0x2e
 80032b6:	e6cd      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80032b8:	2000      	movs	r0, #0
 80032ba:	9000      	str	r0, [sp, #0]
 80032bc:	2307      	movs	r3, #7
 80032be:	2203      	movs	r2, #3
 80032c0:	2100      	movs	r1, #0
 80032c2:	0020      	movs	r0, r4
 80032c4:	f7fe f924 	bl	8001510 <PE_Send_CtrlMessage>
 80032c8:	e5cb      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 80032ca:	2000      	movs	r0, #0
 80032cc:	9000      	str	r0, [sp, #0]
 80032ce:	2312      	movs	r3, #18
 80032d0:	220d      	movs	r2, #13
 80032d2:	2031      	movs	r0, #49	@ 0x31
 80032d4:	5c21      	ldrb	r1, [r4, r0]
 80032d6:	0020      	movs	r0, r4
 80032d8:	f7fe f91a 	bl	8001510 <PE_Send_CtrlMessage>
 80032dc:	2800      	cmp	r0, #0
 80032de:	d1f3      	bne.n	80032c8 <__iar_annotation$$branch+0x408>
 80032e0:	83e7      	strh	r7, [r4, #30]
 80032e2:	251b      	movs	r5, #27
 80032e4:	2130      	movs	r1, #48	@ 0x30
 80032e6:	e6b5      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80032e8:	4668      	mov	r0, sp
 80032ea:	7b00      	ldrb	r0, [r0, #12]
 80032ec:	2814      	cmp	r0, #20
 80032ee:	d021      	beq.n	8003334 <__iar_annotation$$branch+0x474>
 80032f0:	2030      	movs	r0, #48	@ 0x30
 80032f2:	5c20      	ldrb	r0, [r4, r0]
 80032f4:	2231      	movs	r2, #49	@ 0x31
 80032f6:	5ca2      	ldrb	r2, [r4, r2]
 80032f8:	4290      	cmp	r0, r2
 80032fa:	d11b      	bne.n	8003334 <__iar_annotation$$branch+0x474>
 80032fc:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80032fe:	4001      	ands	r1, r0
 8003300:	2903      	cmp	r1, #3
 8003302:	d117      	bne.n	8003334 <__iar_annotation$$branch+0x474>
 8003304:	2131      	movs	r1, #49	@ 0x31
 8003306:	7c20      	ldrb	r0, [r4, #16]
 8003308:	f7fd f8ba 	bl	8000480 <USBPD_PE_Notification>
 800330c:	2030      	movs	r0, #48	@ 0x30
 800330e:	5c20      	ldrb	r0, [r4, r0]
 8003310:	2800      	cmp	r0, #0
 8003312:	d102      	bne.n	800331a <__iar_annotation$$branch+0x45a>
 8003314:	2007      	movs	r0, #7
 8003316:	7460      	strb	r0, [r4, #17]
 8003318:	e002      	b.n	8003320 <__iar_annotation$$branch+0x460>
 800331a:	2003      	movs	r0, #3
 800331c:	7460      	strb	r0, [r4, #17]
 800331e:	2500      	movs	r5, #0
 8003320:	4668      	mov	r0, sp
 8003322:	7b00      	ldrb	r0, [r0, #12]
 8003324:	2814      	cmp	r0, #20
 8003326:	d005      	beq.n	8003334 <__iar_annotation$$branch+0x474>
 8003328:	2014      	movs	r0, #20
 800332a:	4669      	mov	r1, sp
 800332c:	7308      	strb	r0, [r1, #12]
 800332e:	0020      	movs	r0, r4
 8003330:	f7fd fb11 	bl	8000956 <PE_Clear_RxEvent>
 8003334:	8be0      	ldrh	r0, [r4, #30]
 8003336:	2180      	movs	r1, #128	@ 0x80
 8003338:	0209      	lsls	r1, r1, #8
 800333a:	4288      	cmp	r0, r1
 800333c:	d1c4      	bne.n	80032c8 <__iar_annotation$$branch+0x408>
 800333e:	e24c      	b.n	80037da <__iar_annotation$$branch+0x91a>
 8003340:	6860      	ldr	r0, [r4, #4]
 8003342:	7800      	ldrb	r0, [r0, #0]
 8003344:	0780      	lsls	r0, r0, #30
 8003346:	0f80      	lsrs	r0, r0, #30
 8003348:	2802      	cmp	r0, #2
 800334a:	d102      	bne.n	8003352 <__iar_annotation$$branch+0x492>
 800334c:	7c20      	ldrb	r0, [r4, #16]
 800334e:	f002 fa0a 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003352:	2105      	movs	r1, #5
 8003354:	0020      	movs	r0, r4
 8003356:	f7fd fa99 	bl	800088c <PE_Send_RESET>
 800335a:	6860      	ldr	r0, [r4, #4]
 800335c:	6801      	ldr	r1, [r0, #0]
 800335e:	2210      	movs	r2, #16
 8003360:	4391      	bics	r1, r2
 8003362:	6001      	str	r1, [r0, #0]
 8003364:	78b0      	ldrb	r0, [r6, #2]
 8003366:	1c40      	adds	r0, r0, #1
 8003368:	70b0      	strb	r0, [r6, #2]
 800336a:	6961      	ldr	r1, [r4, #20]
 800336c:	4834      	ldr	r0, [pc, #208]	@ (8003440 <__iar_annotation$$branch+0x580>)
 800336e:	4008      	ands	r0, r1
 8003370:	6160      	str	r0, [r4, #20]
 8003372:	2100      	movs	r1, #0
 8003374:	2232      	movs	r2, #50	@ 0x32
 8003376:	54a1      	strb	r1, [r4, r2]
 8003378:	4932      	ldr	r1, [pc, #200]	@ (8003444 <__iar_annotation$$branch+0x584>)
 800337a:	4001      	ands	r1, r0
 800337c:	6161      	str	r1, [r4, #20]
 800337e:	2202      	movs	r2, #2
 8003380:	2101      	movs	r1, #1
 8003382:	0020      	movs	r0, r4
 8003384:	f7fe f806 	bl	8001394 <PE_CallHardResetCallback>
 8003388:	2169      	movs	r1, #105	@ 0x69
 800338a:	4668      	mov	r0, sp
 800338c:	7b40      	ldrb	r0, [r0, #13]
 800338e:	f7fd f877 	bl	8000480 <USBPD_PE_Notification>
 8003392:	83e7      	strh	r7, [r4, #30]
 8003394:	251b      	movs	r5, #27
 8003396:	2015      	movs	r0, #21
 8003398:	e61b      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 800339a:	6860      	ldr	r0, [r4, #4]
 800339c:	7800      	ldrb	r0, [r0, #0]
 800339e:	0780      	lsls	r0, r0, #30
 80033a0:	0f80      	lsrs	r0, r0, #30
 80033a2:	2802      	cmp	r0, #2
 80033a4:	d1f0      	bne.n	8003388 <__iar_annotation$$branch+0x4c8>
 80033a6:	7c20      	ldrb	r0, [r4, #16]
 80033a8:	f002 f9dd 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 80033ac:	e7ec      	b.n	8003388 <__iar_annotation$$branch+0x4c8>
 80033ae:	8be0      	ldrh	r0, [r4, #30]
 80033b0:	03a9      	lsls	r1, r5, #14
 80033b2:	4288      	cmp	r0, r1
 80033b4:	d11a      	bne.n	80033ec <__iar_annotation$$branch+0x52c>
 80033b6:	6960      	ldr	r0, [r4, #20]
 80033b8:	78b1      	ldrb	r1, [r6, #2]
 80033ba:	2903      	cmp	r1, #3
 80033bc:	d303      	bcc.n	80033c6 <__iar_annotation$$branch+0x506>
 80033be:	0741      	lsls	r1, r0, #29
 80033c0:	0fc9      	lsrs	r1, r1, #31
 80033c2:	d130      	bne.n	8003426 <__iar_annotation$$branch+0x566>
 80033c4:	e66d      	b.n	80030a2 <__iar_annotation$$branch+0x1e2>
 80033c6:	4920      	ldr	r1, [pc, #128]	@ (8003448 <__iar_annotation$$branch+0x588>)
 80033c8:	83e1      	strh	r1, [r4, #30]
 80033ca:	2117      	movs	r1, #23
 80033cc:	7461      	strb	r1, [r4, #17]
 80033ce:	2500      	movs	r5, #0
 80033d0:	0540      	lsls	r0, r0, #21
 80033d2:	0f80      	lsrs	r0, r0, #30
 80033d4:	1e42      	subs	r2, r0, #1
 80033d6:	4192      	sbcs	r2, r2
 80033d8:	0fd2      	lsrs	r2, r2, #31
 80033da:	2101      	movs	r1, #1
 80033dc:	0020      	movs	r0, r4
 80033de:	f7fd ffd9 	bl	8001394 <PE_CallHardResetCallback>
 80033e2:	2203      	movs	r2, #3
 80033e4:	2101      	movs	r1, #1
 80033e6:	0020      	movs	r0, r4
 80033e8:	f7fd ffd4 	bl	8001394 <PE_CallHardResetCallback>
 80033ec:	e539      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 80033ee:	2100      	movs	r1, #0
 80033f0:	4668      	mov	r0, sp
 80033f2:	7b40      	ldrb	r0, [r0, #13]
 80033f4:	68a2      	ldr	r2, [r4, #8]
 80033f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80033f8:	4790      	blx	r2
 80033fa:	2801      	cmp	r0, #1
 80033fc:	d105      	bne.n	800340a <__iar_annotation$$branch+0x54a>
 80033fe:	4813      	ldr	r0, [pc, #76]	@ (800344c <__iar_annotation$$branch+0x58c>)
 8003400:	83e0      	strh	r0, [r4, #30]
 8003402:	25c8      	movs	r5, #200	@ 0xc8
 8003404:	00ad      	lsls	r5, r5, #2
 8003406:	2013      	movs	r0, #19
 8003408:	7460      	strb	r0, [r4, #17]
 800340a:	8be0      	ldrh	r0, [r4, #30]
 800340c:	2180      	movs	r1, #128	@ 0x80
 800340e:	0209      	lsls	r1, r1, #8
 8003410:	4288      	cmp	r0, r1
 8003412:	d1eb      	bne.n	80033ec <__iar_annotation$$branch+0x52c>
 8003414:	2206      	movs	r2, #6
 8003416:	2101      	movs	r1, #1
 8003418:	0020      	movs	r0, r4
 800341a:	f7fd ffbb 	bl	8001394 <PE_CallHardResetCallback>
 800341e:	6960      	ldr	r0, [r4, #20]
 8003420:	0741      	lsls	r1, r0, #29
 8003422:	0fc9      	lsrs	r1, r1, #31
 8003424:	d003      	beq.n	800342e <__iar_annotation$$branch+0x56e>
 8003426:	68a0      	ldr	r0, [r4, #8]
 8003428:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800342a:	2800      	cmp	r0, #0
 800342c:	d137      	bne.n	800349e <__iar_annotation$$branch+0x5de>
 800342e:	e638      	b.n	80030a2 <__iar_annotation$$branch+0x1e2>
 8003430:	0000801e 	.word	0x0000801e
 8003434:	0000b6b0 	.word	0x0000b6b0
 8003438:	00008226 	.word	0x00008226
 800343c:	00000226 	.word	0x00000226
 8003440:	fffff9ff 	.word	0xfffff9ff
 8003444:	fffffe3f 	.word	0xfffffe3f
 8003448:	0000828a 	.word	0x0000828a
 800344c:	00008320 	.word	0x00008320
 8003450:	8be0      	ldrh	r0, [r4, #30]
 8003452:	03a9      	lsls	r1, r5, #14
 8003454:	4288      	cmp	r0, r1
 8003456:	d126      	bne.n	80034a6 <__iar_annotation$$branch+0x5e6>
 8003458:	2204      	movs	r2, #4
 800345a:	2101      	movs	r1, #1
 800345c:	0020      	movs	r0, r4
 800345e:	f7fd ff99 	bl	8001394 <PE_CallHardResetCallback>
 8003462:	2101      	movs	r1, #1
 8003464:	4668      	mov	r0, sp
 8003466:	7b40      	ldrb	r0, [r0, #13]
 8003468:	68a2      	ldr	r2, [r4, #8]
 800346a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800346c:	4790      	blx	r2
 800346e:	2801      	cmp	r0, #1
 8003470:	d10d      	bne.n	800348e <__iar_annotation$$branch+0x5ce>
 8003472:	0020      	movs	r0, r4
 8003474:	f7fd fb1d 	bl	8000ab2 <PE_Reset_HardReset>
 8003478:	2168      	movs	r1, #104	@ 0x68
 800347a:	4668      	mov	r0, sp
 800347c:	7b40      	ldrb	r0, [r0, #13]
 800347e:	f7fc ffff 	bl	8000480 <USBPD_PE_Notification>
 8003482:	2205      	movs	r2, #5
 8003484:	2101      	movs	r1, #1
 8003486:	0020      	movs	r0, r4
 8003488:	f7fd ff84 	bl	8001394 <PE_CallHardResetCallback>
 800348c:	e633      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 800348e:	2206      	movs	r2, #6
 8003490:	2101      	movs	r1, #1
 8003492:	0020      	movs	r0, r4
 8003494:	f7fd ff7e 	bl	8001394 <PE_CallHardResetCallback>
 8003498:	68a0      	ldr	r0, [r4, #8]
 800349a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800349c:	2800      	cmp	r0, #0
 800349e:	d000      	beq.n	80034a2 <__iar_annotation$$branch+0x5e2>
 80034a0:	e2d6      	b.n	8003a50 <__iar_annotation$$branch+0x5e>
 80034a2:	2500      	movs	r5, #0
 80034a4:	7465      	strb	r5, [r4, #17]
 80034a6:	e4dc      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 80034a8:	2001      	movs	r0, #1
 80034aa:	9000      	str	r0, [sp, #0]
 80034ac:	231b      	movs	r3, #27
 80034ae:	2207      	movs	r2, #7
 80034b0:	2100      	movs	r1, #0
 80034b2:	0020      	movs	r0, r4
 80034b4:	f7fe f82c 	bl	8001510 <PE_Send_CtrlMessage>
 80034b8:	2800      	cmp	r0, #0
 80034ba:	d1f4      	bne.n	80034a6 <__iar_annotation$$branch+0x5e6>
 80034bc:	2006      	movs	r0, #6
 80034be:	7720      	strb	r0, [r4, #28]
 80034c0:	83e7      	strh	r7, [r4, #30]
 80034c2:	251b      	movs	r5, #27
 80034c4:	210b      	movs	r1, #11
 80034c6:	e5c5      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80034c8:	4668      	mov	r0, sp
 80034ca:	7b00      	ldrb	r0, [r0, #12]
 80034cc:	2811      	cmp	r0, #17
 80034ce:	d13e      	bne.n	800354e <__iar_annotation$$branch+0x68e>
 80034d0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80034d2:	0bc1      	lsrs	r1, r0, #15
 80034d4:	d11f      	bne.n	8003516 <__iar_annotation$$branch+0x656>
 80034d6:	0441      	lsls	r1, r0, #17
 80034d8:	0f49      	lsrs	r1, r1, #29
 80034da:	d01c      	beq.n	8003516 <__iar_annotation$$branch+0x656>
 80034dc:	06c0      	lsls	r0, r0, #27
 80034de:	0ec0      	lsrs	r0, r0, #27
 80034e0:	2801      	cmp	r0, #1
 80034e2:	d118      	bne.n	8003516 <__iar_annotation$$branch+0x656>
 80034e4:	008b      	lsls	r3, r1, #2
 80034e6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80034e8:	1c82      	adds	r2, r0, #2
 80034ea:	2104      	movs	r1, #4
 80034ec:	7c20      	ldrb	r0, [r4, #16]
 80034ee:	68a5      	ldr	r5, [r4, #8]
 80034f0:	69ad      	ldr	r5, [r5, #24]
 80034f2:	47a8      	blx	r5
 80034f4:	2003      	movs	r0, #3
 80034f6:	7460      	strb	r0, [r4, #17]
 80034f8:	2500      	movs	r5, #0
 80034fa:	4668      	mov	r0, sp
 80034fc:	7b00      	ldrb	r0, [r0, #12]
 80034fe:	2814      	cmp	r0, #20
 8003500:	d005      	beq.n	800350e <__iar_annotation$$branch+0x64e>
 8003502:	2014      	movs	r0, #20
 8003504:	4669      	mov	r1, sp
 8003506:	7308      	strb	r0, [r1, #12]
 8003508:	0020      	movs	r0, r4
 800350a:	f7fd fa24 	bl	8000956 <PE_Clear_RxEvent>
 800350e:	210d      	movs	r1, #13
 8003510:	7c20      	ldrb	r0, [r4, #16]
 8003512:	f7fc ffb5 	bl	8000480 <USBPD_PE_Notification>
 8003516:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003518:	21f0      	movs	r1, #240	@ 0xf0
 800351a:	0209      	lsls	r1, r1, #8
 800351c:	4001      	ands	r1, r0
 800351e:	d116      	bne.n	800354e <__iar_annotation$$branch+0x68e>
 8003520:	06c0      	lsls	r0, r0, #27
 8003522:	0ec0      	lsrs	r0, r0, #27
 8003524:	2804      	cmp	r0, #4
 8003526:	d001      	beq.n	800352c <__iar_annotation$$branch+0x66c>
 8003528:	2810      	cmp	r0, #16
 800352a:	d110      	bne.n	800354e <__iar_annotation$$branch+0x68e>
 800352c:	2003      	movs	r0, #3
 800352e:	7460      	strb	r0, [r4, #17]
 8003530:	2500      	movs	r5, #0
 8003532:	4668      	mov	r0, sp
 8003534:	7b00      	ldrb	r0, [r0, #12]
 8003536:	2814      	cmp	r0, #20
 8003538:	d005      	beq.n	8003546 <__iar_annotation$$branch+0x686>
 800353a:	2014      	movs	r0, #20
 800353c:	4669      	mov	r1, sp
 800353e:	7308      	strb	r0, [r1, #12]
 8003540:	0020      	movs	r0, r4
 8003542:	f7fd fa08 	bl	8000956 <PE_Clear_RxEvent>
 8003546:	210e      	movs	r1, #14
 8003548:	7c20      	ldrb	r0, [r4, #16]
 800354a:	f7fc ff99 	bl	8000480 <USBPD_PE_Notification>
 800354e:	8be0      	ldrh	r0, [r4, #30]
 8003550:	2180      	movs	r1, #128	@ 0x80
 8003552:	0209      	lsls	r1, r1, #8
 8003554:	4288      	cmp	r0, r1
 8003556:	d11f      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003558:	2003      	movs	r0, #3
 800355a:	e55f      	b.n	800301c <__iar_annotation$$branch+0x15c>
 800355c:	68a0      	ldr	r0, [r4, #8]
 800355e:	6881      	ldr	r1, [r0, #8]
 8003560:	2900      	cmp	r1, #0
 8003562:	d01f      	beq.n	80035a4 <__iar_annotation$$branch+0x6e4>
 8003564:	7c20      	ldrb	r0, [r4, #16]
 8003566:	4788      	blx	r1
 8003568:	280a      	cmp	r0, #10
 800356a:	d002      	beq.n	8003572 <__iar_annotation$$branch+0x6b2>
 800356c:	280d      	cmp	r0, #13
 800356e:	d014      	beq.n	800359a <__iar_annotation$$branch+0x6da>
 8003570:	e018      	b.n	80035a4 <__iar_annotation$$branch+0x6e4>
 8003572:	1cf8      	adds	r0, r7, #3
 8003574:	83e0      	strh	r0, [r4, #30]
 8003576:	251e      	movs	r5, #30
 8003578:	2000      	movs	r0, #0
 800357a:	9000      	str	r0, [sp, #0]
 800357c:	2324      	movs	r3, #36	@ 0x24
 800357e:	2203      	movs	r2, #3
 8003580:	2100      	movs	r1, #0
 8003582:	0020      	movs	r0, r4
 8003584:	f7fd ffc4 	bl	8001510 <PE_Send_CtrlMessage>
 8003588:	2800      	cmp	r0, #0
 800358a:	d105      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 800358c:	2201      	movs	r2, #1
 800358e:	2101      	movs	r1, #1
 8003590:	7c20      	ldrb	r0, [r4, #16]
 8003592:	68a3      	ldr	r3, [r4, #8]
 8003594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003596:	4798      	blx	r3
 8003598:	e463      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 800359a:	2000      	movs	r0, #0
 800359c:	9000      	str	r0, [sp, #0]
 800359e:	2303      	movs	r3, #3
 80035a0:	220c      	movs	r2, #12
 80035a2:	e68d      	b.n	80032c0 <__iar_annotation$$branch+0x400>
 80035a4:	2000      	movs	r0, #0
 80035a6:	9000      	str	r0, [sp, #0]
 80035a8:	2303      	movs	r3, #3
 80035aa:	2204      	movs	r2, #4
 80035ac:	e688      	b.n	80032c0 <__iar_annotation$$branch+0x400>
 80035ae:	8be0      	ldrh	r0, [r4, #30]
 80035b0:	03a9      	lsls	r1, r5, #14
 80035b2:	4288      	cmp	r0, r1
 80035b4:	d1f0      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 80035b6:	2104      	movs	r1, #4
 80035b8:	0020      	movs	r0, r4
 80035ba:	f7fd fef4 	bl	80013a6 <PE_SetPowerNegotiation>
 80035be:	6860      	ldr	r0, [r4, #4]
 80035c0:	6801      	ldr	r1, [r0, #0]
 80035c2:	2210      	movs	r2, #16
 80035c4:	430a      	orrs	r2, r1
 80035c6:	6002      	str	r2, [r0, #0]
 80035c8:	2206      	movs	r2, #6
 80035ca:	2101      	movs	r1, #1
 80035cc:	7c20      	ldrb	r0, [r4, #16]
 80035ce:	68a3      	ldr	r3, [r4, #8]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d2:	4798      	blx	r3
 80035d4:	2207      	movs	r2, #7
 80035d6:	2101      	movs	r1, #1
 80035d8:	7c20      	ldrb	r0, [r4, #16]
 80035da:	68a3      	ldr	r3, [r4, #8]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035de:	4798      	blx	r3
 80035e0:	2100      	movs	r1, #0
 80035e2:	7c20      	ldrb	r0, [r4, #16]
 80035e4:	f002 f889 	bl	80056fa <USBPD_PRL_SetHeaderPowerRole>
 80035e8:	2000      	movs	r0, #0
 80035ea:	9000      	str	r0, [sp, #0]
 80035ec:	2325      	movs	r3, #37	@ 0x25
 80035ee:	2206      	movs	r2, #6
 80035f0:	2100      	movs	r1, #0
 80035f2:	0020      	movs	r0, r4
 80035f4:	f7fd ff8c 	bl	8001510 <PE_Send_CtrlMessage>
 80035f8:	2800      	cmp	r0, #0
 80035fa:	d1cd      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 80035fc:	e0c9      	b.n	8003792 <__iar_annotation$$branch+0x8d2>
 80035fe:	4668      	mov	r0, sp
 8003600:	7b00      	ldrb	r0, [r0, #12]
 8003602:	2811      	cmp	r0, #17
 8003604:	d10b      	bne.n	800361e <__iar_annotation$$branch+0x75e>
 8003606:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003608:	4001      	ands	r1, r0
 800360a:	2906      	cmp	r1, #6
 800360c:	d107      	bne.n	800361e <__iar_annotation$$branch+0x75e>
 800360e:	2014      	movs	r0, #20
 8003610:	4669      	mov	r1, sp
 8003612:	7308      	strb	r0, [r1, #12]
 8003614:	0020      	movs	r0, r4
 8003616:	f7fd f99e 	bl	8000956 <PE_Clear_RxEvent>
 800361a:	2026      	movs	r0, #38	@ 0x26
 800361c:	7460      	strb	r0, [r4, #17]
 800361e:	8be0      	ldrh	r0, [r4, #30]
 8003620:	03a9      	lsls	r1, r5, #14
 8003622:	4288      	cmp	r0, r1
 8003624:	d1b8      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003626:	68a3      	ldr	r3, [r4, #8]
 8003628:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800362a:	2800      	cmp	r0, #0
 800362c:	d000      	beq.n	8003630 <__iar_annotation$$branch+0x770>
 800362e:	e20f      	b.n	8003a50 <__iar_annotation$$branch+0x5e>
 8003630:	220a      	movs	r2, #10
 8003632:	2101      	movs	r1, #1
 8003634:	7c20      	ldrb	r0, [r4, #16]
 8003636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003638:	4798      	blx	r3
 800363a:	e0ce      	b.n	80037da <__iar_annotation$$branch+0x91a>
 800363c:	2100      	movs	r1, #0
 800363e:	0020      	movs	r0, r4
 8003640:	f7fd f944 	bl	80008cc <PE_ChangePowerRole>
 8003644:	220d      	movs	r2, #13
 8003646:	2100      	movs	r1, #0
 8003648:	7c20      	ldrb	r0, [r4, #16]
 800364a:	68a3      	ldr	r3, [r4, #8]
 800364c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364e:	4798      	blx	r3
 8003650:	2114      	movs	r1, #20
 8003652:	7c20      	ldrb	r0, [r4, #16]
 8003654:	f7fc ff14 	bl	8000480 <USBPD_PE_Notification>
 8003658:	220e      	movs	r2, #14
 800365a:	2100      	movs	r1, #0
 800365c:	7c20      	ldrb	r0, [r4, #16]
 800365e:	68a3      	ldr	r3, [r4, #8]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	4798      	blx	r3
 8003664:	6860      	ldr	r0, [r4, #4]
 8003666:	7800      	ldrb	r0, [r0, #0]
 8003668:	0780      	lsls	r0, r0, #30
 800366a:	0f80      	lsrs	r0, r0, #30
 800366c:	2801      	cmp	r0, #1
 800366e:	d104      	bne.n	800367a <__iar_annotation$$branch+0x7ba>
 8003670:	2101      	movs	r1, #1
 8003672:	4668      	mov	r0, sp
 8003674:	7b40      	ldrb	r0, [r0, #13]
 8003676:	f002 f895 	bl	80057a4 <USBPD_PRL_SOPCapability>
 800367a:	0020      	movs	r0, r4
 800367c:	f7fd fa90 	bl	8000ba0 <PE_Reset_StateMachine>
 8003680:	e4cd      	b.n	800301e <__iar_annotation$$branch+0x15e>
 8003682:	2001      	movs	r0, #1
 8003684:	9000      	str	r0, [sp, #0]
 8003686:	231f      	movs	r3, #31
 8003688:	220a      	movs	r2, #10
 800368a:	2100      	movs	r1, #0
 800368c:	0020      	movs	r0, r4
 800368e:	f7fd ff3f 	bl	8001510 <PE_Send_CtrlMessage>
 8003692:	2800      	cmp	r0, #0
 8003694:	d1c6      	bne.n	8003624 <__iar_annotation$$branch+0x764>
 8003696:	2008      	movs	r0, #8
 8003698:	7720      	strb	r0, [r4, #28]
 800369a:	83e7      	strh	r7, [r4, #30]
 800369c:	251b      	movs	r5, #27
 800369e:	2202      	movs	r2, #2
 80036a0:	2101      	movs	r1, #1
 80036a2:	7c20      	ldrb	r0, [r4, #16]
 80036a4:	68a3      	ldr	r3, [r4, #8]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a8:	4798      	blx	r3
 80036aa:	2139      	movs	r1, #57	@ 0x39
 80036ac:	e4d2      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80036ae:	4668      	mov	r0, sp
 80036b0:	7b00      	ldrb	r0, [r0, #12]
 80036b2:	2811      	cmp	r0, #17
 80036b4:	d145      	bne.n	8003742 <__iar_annotation$$branch+0x882>
 80036b6:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80036b8:	391f      	subs	r1, #31
 80036ba:	4001      	ands	r1, r0
 80036bc:	d141      	bne.n	8003742 <__iar_annotation$$branch+0x882>
 80036be:	06c0      	lsls	r0, r0, #27
 80036c0:	0ec0      	lsrs	r0, r0, #27
 80036c2:	2803      	cmp	r0, #3
 80036c4:	d006      	beq.n	80036d4 <__iar_annotation$$branch+0x814>
 80036c6:	2804      	cmp	r0, #4
 80036c8:	d012      	beq.n	80036f0 <__iar_annotation$$branch+0x830>
 80036ca:	280c      	cmp	r0, #12
 80036cc:	d008      	beq.n	80036e0 <__iar_annotation$$branch+0x820>
 80036ce:	2810      	cmp	r0, #16
 80036d0:	d020      	beq.n	8003714 <__iar_annotation$$branch+0x854>
 80036d2:	e036      	b.n	8003742 <__iar_annotation$$branch+0x882>
 80036d4:	213a      	movs	r1, #58	@ 0x3a
 80036d6:	7c20      	ldrb	r0, [r4, #16]
 80036d8:	f7fc fed2 	bl	8000480 <USBPD_PE_Notification>
 80036dc:	2020      	movs	r0, #32
 80036de:	e012      	b.n	8003706 <__iar_annotation$$branch+0x846>
 80036e0:	2205      	movs	r2, #5
 80036e2:	2101      	movs	r1, #1
 80036e4:	7c20      	ldrb	r0, [r4, #16]
 80036e6:	68a3      	ldr	r3, [r4, #8]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ea:	4798      	blx	r3
 80036ec:	213b      	movs	r1, #59	@ 0x3b
 80036ee:	e006      	b.n	80036fe <__iar_annotation$$branch+0x83e>
 80036f0:	2204      	movs	r2, #4
 80036f2:	2101      	movs	r1, #1
 80036f4:	7c20      	ldrb	r0, [r4, #16]
 80036f6:	68a3      	ldr	r3, [r4, #8]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fa:	4798      	blx	r3
 80036fc:	2116      	movs	r1, #22
 80036fe:	7c20      	ldrb	r0, [r4, #16]
 8003700:	f7fc febe 	bl	8000480 <USBPD_PE_Notification>
 8003704:	2003      	movs	r0, #3
 8003706:	7460      	strb	r0, [r4, #17]
 8003708:	2500      	movs	r5, #0
 800370a:	4668      	mov	r0, sp
 800370c:	7b00      	ldrb	r0, [r0, #12]
 800370e:	2814      	cmp	r0, #20
 8003710:	d111      	bne.n	8003736 <__iar_annotation$$branch+0x876>
 8003712:	e016      	b.n	8003742 <__iar_annotation$$branch+0x882>
 8003714:	2204      	movs	r2, #4
 8003716:	2101      	movs	r1, #1
 8003718:	7c20      	ldrb	r0, [r4, #16]
 800371a:	68a3      	ldr	r3, [r4, #8]
 800371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371e:	4798      	blx	r3
 8003720:	2117      	movs	r1, #23
 8003722:	7c20      	ldrb	r0, [r4, #16]
 8003724:	f7fc feac 	bl	8000480 <USBPD_PE_Notification>
 8003728:	2003      	movs	r0, #3
 800372a:	7460      	strb	r0, [r4, #17]
 800372c:	2500      	movs	r5, #0
 800372e:	4668      	mov	r0, sp
 8003730:	7b00      	ldrb	r0, [r0, #12]
 8003732:	2814      	cmp	r0, #20
 8003734:	d005      	beq.n	8003742 <__iar_annotation$$branch+0x882>
 8003736:	2014      	movs	r0, #20
 8003738:	4669      	mov	r1, sp
 800373a:	7308      	strb	r0, [r1, #12]
 800373c:	0020      	movs	r0, r4
 800373e:	f7fd f90a 	bl	8000956 <PE_Clear_RxEvent>
 8003742:	8be0      	ldrh	r0, [r4, #30]
 8003744:	2180      	movs	r1, #128	@ 0x80
 8003746:	0209      	lsls	r1, r1, #8
 8003748:	4288      	cmp	r0, r1
 800374a:	d12c      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 800374c:	e704      	b.n	8003558 <__iar_annotation$$branch+0x698>
 800374e:	6860      	ldr	r0, [r4, #4]
 8003750:	6801      	ldr	r1, [r0, #0]
 8003752:	2210      	movs	r2, #16
 8003754:	430a      	orrs	r2, r1
 8003756:	6002      	str	r2, [r0, #0]
 8003758:	7f20      	ldrb	r0, [r4, #28]
 800375a:	2809      	cmp	r0, #9
 800375c:	d005      	beq.n	800376a <__iar_annotation$$branch+0x8aa>
 800375e:	2206      	movs	r2, #6
 8003760:	2101      	movs	r1, #1
 8003762:	7c20      	ldrb	r0, [r4, #16]
 8003764:	68a3      	ldr	r3, [r4, #8]
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	4798      	blx	r3
 800376a:	2207      	movs	r2, #7
 800376c:	2101      	movs	r1, #1
 800376e:	7c20      	ldrb	r0, [r4, #16]
 8003770:	68a3      	ldr	r3, [r4, #8]
 8003772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003774:	4798      	blx	r3
 8003776:	2100      	movs	r1, #0
 8003778:	7c20      	ldrb	r0, [r4, #16]
 800377a:	f001 ffbe 	bl	80056fa <USBPD_PRL_SetHeaderPowerRole>
 800377e:	2000      	movs	r0, #0
 8003780:	9000      	str	r0, [sp, #0]
 8003782:	2321      	movs	r3, #33	@ 0x21
 8003784:	2206      	movs	r2, #6
 8003786:	2100      	movs	r1, #0
 8003788:	0020      	movs	r0, r4
 800378a:	f7fd fec1 	bl	8001510 <PE_Send_CtrlMessage>
 800378e:	2800      	cmp	r0, #0
 8003790:	d109      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 8003792:	2208      	movs	r2, #8
 8003794:	2101      	movs	r1, #1
 8003796:	7c20      	ldrb	r0, [r4, #16]
 8003798:	68a3      	ldr	r3, [r4, #8]
 800379a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379c:	4798      	blx	r3
 800379e:	48c5      	ldr	r0, [pc, #788]	@ (8003ab4 <.text_3>)
 80037a0:	83e0      	strh	r0, [r4, #30]
 80037a2:	25eb      	movs	r5, #235	@ 0xeb
 80037a4:	006d      	lsls	r5, r5, #1
 80037a6:	e6f7      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 80037a8:	4668      	mov	r0, sp
 80037aa:	7b00      	ldrb	r0, [r0, #12]
 80037ac:	2811      	cmp	r0, #17
 80037ae:	d10b      	bne.n	80037c8 <__iar_annotation$$branch+0x908>
 80037b0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80037b2:	4001      	ands	r1, r0
 80037b4:	2906      	cmp	r1, #6
 80037b6:	d107      	bne.n	80037c8 <__iar_annotation$$branch+0x908>
 80037b8:	2026      	movs	r0, #38	@ 0x26
 80037ba:	7460      	strb	r0, [r4, #17]
 80037bc:	2014      	movs	r0, #20
 80037be:	4669      	mov	r1, sp
 80037c0:	7308      	strb	r0, [r1, #12]
 80037c2:	0020      	movs	r0, r4
 80037c4:	f7fd f8c7 	bl	8000956 <PE_Clear_RxEvent>
 80037c8:	8be0      	ldrh	r0, [r4, #30]
 80037ca:	03a9      	lsls	r1, r5, #14
 80037cc:	4288      	cmp	r0, r1
 80037ce:	d1ea      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 80037d0:	68a0      	ldr	r0, [r4, #8]
 80037d2:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d000      	beq.n	80037da <__iar_annotation$$branch+0x91a>
 80037d8:	e13a      	b.n	8003a50 <__iar_annotation$$branch+0x5e>
 80037da:	200f      	movs	r0, #15
 80037dc:	e6bd      	b.n	800355a <__iar_annotation$$branch+0x69a>
 80037de:	8be0      	ldrh	r0, [r4, #30]
 80037e0:	03a9      	lsls	r1, r5, #14
 80037e2:	4288      	cmp	r0, r1
 80037e4:	d1df      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 80037e6:	220e      	movs	r2, #14
 80037e8:	2101      	movs	r1, #1
 80037ea:	7c20      	ldrb	r0, [r4, #16]
 80037ec:	68a3      	ldr	r3, [r4, #8]
 80037ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f0:	4798      	blx	r3
 80037f2:	6860      	ldr	r0, [r4, #4]
 80037f4:	7800      	ldrb	r0, [r0, #0]
 80037f6:	0780      	lsls	r0, r0, #30
 80037f8:	0f80      	lsrs	r0, r0, #30
 80037fa:	2802      	cmp	r0, #2
 80037fc:	d102      	bne.n	8003804 <__iar_annotation$$branch+0x944>
 80037fe:	7c20      	ldrb	r0, [r4, #16]
 8003800:	f001 ffb1 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003804:	0020      	movs	r0, r4
 8003806:	f7fd f9cb 	bl	8000ba0 <PE_Reset_StateMachine>
 800380a:	2115      	movs	r1, #21
 800380c:	e74e      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 800380e:	2803      	cmp	r0, #3
 8003810:	d110      	bne.n	8003834 <__iar_annotation$$branch+0x974>
 8003812:	2000      	movs	r0, #0
 8003814:	7720      	strb	r0, [r4, #28]
 8003816:	6860      	ldr	r0, [r4, #4]
 8003818:	7800      	ldrb	r0, [r0, #0]
 800381a:	0780      	lsls	r0, r0, #30
 800381c:	0f80      	lsrs	r0, r0, #30
 800381e:	2802      	cmp	r0, #2
 8003820:	d102      	bne.n	8003828 <__iar_annotation$$branch+0x968>
 8003822:	7c20      	ldrb	r0, [r4, #16]
 8003824:	f001 ff9f 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003828:	2004      	movs	r0, #4
 800382a:	7460      	strb	r0, [r4, #17]
 800382c:	2167      	movs	r1, #103	@ 0x67
 800382e:	7c20      	ldrb	r0, [r4, #16]
 8003830:	f7fc fe26 	bl	8000480 <USBPD_PE_Notification>
 8003834:	4668      	mov	r0, sp
 8003836:	7b00      	ldrb	r0, [r0, #12]
 8003838:	2814      	cmp	r0, #20
 800383a:	d00d      	beq.n	8003858 <__iar_annotation$$branch+0x998>
 800383c:	0020      	movs	r0, r4
 800383e:	f7fe f917 	bl	8001a70 <PE_ManageRXEvent>
 8003842:	4668      	mov	r0, sp
 8003844:	7b00      	ldrb	r0, [r0, #12]
 8003846:	2814      	cmp	r0, #20
 8003848:	d005      	beq.n	8003856 <__iar_annotation$$branch+0x996>
 800384a:	2014      	movs	r0, #20
 800384c:	4669      	mov	r1, sp
 800384e:	7308      	strb	r0, [r1, #12]
 8003850:	0020      	movs	r0, r4
 8003852:	f7fd f880 	bl	8000956 <PE_Clear_RxEvent>
 8003856:	e69f      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003858:	6960      	ldr	r0, [r4, #20]
 800385a:	0cc0      	lsrs	r0, r0, #19
 800385c:	03ad      	lsls	r5, r5, #14
 800385e:	2800      	cmp	r0, #0
 8003860:	d01e      	beq.n	80038a0 <__iar_annotation$$branch+0x9e0>
 8003862:	8c21      	ldrh	r1, [r4, #32]
 8003864:	42a9      	cmp	r1, r5
 8003866:	d10e      	bne.n	8003886 <__iar_annotation$$branch+0x9c6>
 8003868:	200f      	movs	r0, #15
 800386a:	7460      	strb	r0, [r4, #17]
 800386c:	2000      	movs	r0, #0
 800386e:	9000      	str	r0, [sp, #0]
 8003870:	2300      	movs	r3, #0
 8003872:	2270      	movs	r2, #112	@ 0x70
 8003874:	7c21      	ldrb	r1, [r4, #16]
 8003876:	2009      	movs	r0, #9
 8003878:	4da5      	ldr	r5, [pc, #660]	@ (8003b10 <.text_5>)
 800387a:	682d      	ldr	r5, [r5, #0]
 800387c:	47a8      	blx	r5
 800387e:	78b0      	ldrb	r0, [r6, #2]
 8003880:	1c40      	adds	r0, r0, #1
 8003882:	70b0      	strb	r0, [r6, #2]
 8003884:	e6fc      	b.n	8003680 <__iar_annotation$$branch+0x7c0>
 8003886:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003888:	0509      	lsls	r1, r1, #20
 800388a:	0f49      	lsrs	r1, r1, #29
 800388c:	180a      	adds	r2, r1, r0
 800388e:	2333      	movs	r3, #51	@ 0x33
 8003890:	435a      	muls	r2, r3
 8003892:	4315      	orrs	r5, r2
 8003894:	8425      	strh	r5, [r4, #32]
 8003896:	180d      	adds	r5, r1, r0
 8003898:	2033      	movs	r0, #51	@ 0x33
 800389a:	4345      	muls	r5, r0
 800389c:	b2ad      	uxth	r5, r5
 800389e:	e67b      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 80038a0:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 80038a2:	42a8      	cmp	r0, r5
 80038a4:	d099      	beq.n	80037da <__iar_annotation$$branch+0x91a>
 80038a6:	7c20      	ldrb	r0, [r4, #16]
 80038a8:	f7fd f87a 	bl	80009a0 <PE_PRL_Control_RxEvent>
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d113      	bne.n	80038d8 <__iar_annotation$$branch+0xa18>
 80038b0:	2032      	movs	r0, #50	@ 0x32
 80038b2:	5c20      	ldrb	r0, [r4, r0]
 80038b4:	2800      	cmp	r0, #0
 80038b6:	d00f      	beq.n	80038d8 <__iar_annotation$$branch+0xa18>
 80038b8:	2133      	movs	r1, #51	@ 0x33
 80038ba:	5c61      	ldrb	r1, [r4, r1]
 80038bc:	2231      	movs	r2, #49	@ 0x31
 80038be:	54a1      	strb	r1, [r4, r2]
 80038c0:	7460      	strb	r0, [r4, #17]
 80038c2:	2500      	movs	r5, #0
 80038c4:	2132      	movs	r1, #50	@ 0x32
 80038c6:	5465      	strb	r5, [r4, r1]
 80038c8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80038ca:	62e0      	str	r0, [r4, #44]	@ 0x2c
 80038cc:	6960      	ldr	r0, [r4, #20]
 80038ce:	2180      	movs	r1, #128	@ 0x80
 80038d0:	01c9      	lsls	r1, r1, #7
 80038d2:	4301      	orrs	r1, r0
 80038d4:	6161      	str	r1, [r4, #20]
 80038d6:	e65f      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 80038d8:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 80038da:	42a8      	cmp	r0, r5
 80038dc:	d104      	bne.n	80038e8 <__iar_annotation$$branch+0x4>
 80038de:	2500      	movs	r5, #0
 80038e0:	8465      	strh	r5, [r4, #34]	@ 0x22
 80038e2:	7930      	ldrb	r0, [r6, #4]

080038e4 <__iar_annotation$$branch>:
 80038e4:	f7ff fb87 	bl	8002ff6 <__iar_annotation$$branch+0x136>
 80038e8:	0020      	movs	r0, r4
 80038ea:	f7fd fd83 	bl	80013f4 <PE_CalculateMinTiming>
 80038ee:	e080      	b.n	80039f2 <__iar_annotation$$branch>
 80038f0:	2000      	movs	r0, #0
 80038f2:	9002      	str	r0, [sp, #8]
 80038f4:	2003      	movs	r0, #3
 80038f6:	9001      	str	r0, [sp, #4]
 80038f8:	2001      	movs	r0, #1
 80038fa:	9000      	str	r0, [sp, #0]
 80038fc:	0023      	movs	r3, r4
 80038fe:	332c      	adds	r3, #44	@ 0x2c
 8003900:	2206      	movs	r2, #6
 8003902:	2100      	movs	r1, #0
 8003904:	0020      	movs	r0, r4
 8003906:	f7fd fe2e 	bl	8001566 <PE_Send_DataMessage>
 800390a:	2800      	cmp	r0, #0
 800390c:	d1e3      	bne.n	80038d6 <__iar_annotation$$branch+0xa16>
 800390e:	215d      	movs	r1, #93	@ 0x5d
 8003910:	e6cc      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 8003912:	2000      	movs	r0, #0
 8003914:	9004      	str	r0, [sp, #16]
 8003916:	ab04      	add	r3, sp, #16
 8003918:	aa05      	add	r2, sp, #20
 800391a:	210a      	movs	r1, #10
 800391c:	4668      	mov	r0, sp
 800391e:	7b40      	ldrb	r0, [r0, #13]
 8003920:	68a7      	ldr	r7, [r4, #8]
 8003922:	697f      	ldr	r7, [r7, #20]
 8003924:	47b8      	blx	r7
 8003926:	2104      	movs	r1, #4
 8003928:	9804      	ldr	r0, [sp, #16]
 800392a:	f7fd fd8f 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 800392e:	2800      	cmp	r0, #0
 8003930:	d11f      	bne.n	8003972 <__iar_annotation$$branch+0x8e>
 8003932:	71f0      	strb	r0, [r6, #7]
 8003934:	7230      	strb	r0, [r6, #8]
 8003936:	7c20      	ldrb	r0, [r4, #16]
 8003938:	f7fd fa04 	bl	8000d44 <PE_Get_UnchunkedSupport>
 800393c:	2800      	cmp	r0, #0
 800393e:	d103      	bne.n	8003948 <__iar_annotation$$branch+0x64>
 8003940:	7a30      	ldrb	r0, [r6, #8]
 8003942:	2180      	movs	r1, #128	@ 0x80
 8003944:	4301      	orrs	r1, r0
 8003946:	7231      	strb	r1, [r6, #8]
 8003948:	9a04      	ldr	r2, [sp, #16]
 800394a:	a905      	add	r1, sp, #20
 800394c:	4871      	ldr	r0, [pc, #452]	@ (8003b14 <.text_6>)
 800394e:	1820      	adds	r0, r4, r0
 8003950:	f011 fc82 	bl	8015258 <__aeabi_memcpy>
 8003954:	2000      	movs	r0, #0
 8003956:	9002      	str	r0, [sp, #8]
 8003958:	2003      	movs	r0, #3
 800395a:	9001      	str	r0, [sp, #4]
 800395c:	2008      	movs	r0, #8
 800395e:	9000      	str	r0, [sp, #0]
 8003960:	486d      	ldr	r0, [pc, #436]	@ (8003b18 <.text_7>)
 8003962:	1823      	adds	r3, r4, r0
 8003964:	220c      	movs	r2, #12
 8003966:	2100      	movs	r1, #0
 8003968:	0020      	movs	r0, r4
 800396a:	f7fd ff2f 	bl	80017cc <PE_Send_ExtendedMessage>
 800396e:	214c      	movs	r1, #76	@ 0x4c
 8003970:	e69c      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 8003972:	2001      	movs	r0, #1
 8003974:	e510      	b.n	8003398 <__iar_annotation$$branch+0x4d8>
 8003976:	2001      	movs	r0, #1
 8003978:	9000      	str	r0, [sp, #0]
 800397a:	2339      	movs	r3, #57	@ 0x39
 800397c:	7832      	ldrb	r2, [r6, #0]
 800397e:	2033      	movs	r0, #51	@ 0x33
 8003980:	5c21      	ldrb	r1, [r4, r0]
 8003982:	0020      	movs	r0, r4
 8003984:	f7fd fdc4 	bl	8001510 <PE_Send_CtrlMessage>
 8003988:	2800      	cmp	r0, #0
 800398a:	d144      	bne.n	8003a16 <__iar_annotation$$branch+0x24>
 800398c:	7870      	ldrb	r0, [r6, #1]
 800398e:	7720      	strb	r0, [r4, #28]
 8003990:	83e7      	strh	r7, [r4, #30]
 8003992:	251b      	movs	r5, #27
 8003994:	2144      	movs	r1, #68	@ 0x44
 8003996:	e689      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 8003998:	8be0      	ldrh	r0, [r4, #30]
 800399a:	03a9      	lsls	r1, r5, #14
 800399c:	4288      	cmp	r0, r1
 800399e:	d104      	bne.n	80039aa <__iar_annotation$$branch+0xc6>
 80039a0:	4668      	mov	r0, sp
 80039a2:	7b00      	ldrb	r0, [r0, #12]
 80039a4:	2814      	cmp	r0, #20
 80039a6:	d100      	bne.n	80039aa <__iar_annotation$$branch+0xc6>
 80039a8:	e5d6      	b.n	8003558 <__iar_annotation$$branch+0x698>
 80039aa:	4668      	mov	r0, sp
 80039ac:	7b00      	ldrb	r0, [r0, #12]
 80039ae:	2814      	cmp	r0, #20
 80039b0:	d031      	beq.n	8003a16 <__iar_annotation$$branch+0x24>
 80039b2:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80039b4:	0bc1      	lsrs	r1, r0, #15
 80039b6:	d003      	beq.n	80039c0 <__iar_annotation$$branch+0xdc>
 80039b8:	0020      	movs	r0, r4
 80039ba:	f7fd fe11 	bl	80015e0 <PE_Check_ExtendedMessage>
 80039be:	e740      	b.n	8003842 <__iar_annotation$$branch+0x982>
 80039c0:	06c0      	lsls	r0, r0, #27
 80039c2:	0ec0      	lsrs	r0, r0, #27
 80039c4:	2810      	cmp	r0, #16
 80039c6:	d000      	beq.n	80039ca <__iar_annotation$$branch+0xe6>
 80039c8:	e5c6      	b.n	8003558 <__iar_annotation$$branch+0x698>
 80039ca:	2014      	movs	r0, #20
 80039cc:	4669      	mov	r1, sp
 80039ce:	7308      	strb	r0, [r1, #12]
 80039d0:	0020      	movs	r0, r4
 80039d2:	f7fc ffc0 	bl	8000956 <PE_Clear_RxEvent>
 80039d6:	2500      	movs	r5, #0
 80039d8:	83e5      	strh	r5, [r4, #30]
 80039da:	2003      	movs	r0, #3
 80039dc:	7460      	strb	r0, [r4, #17]
 80039de:	2159      	movs	r1, #89	@ 0x59
 80039e0:	e664      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 80039e2:	0020      	movs	r0, r4
 80039e4:	f7fd ff1e 	bl	8001824 <PE_SubStateMachine_ExtendedMessages>
 80039e8:	e003      	b.n	80039f2 <__iar_annotation$$branch>
 80039ea:	a903      	add	r1, sp, #12
 80039ec:	0020      	movs	r0, r4
 80039ee:	f7fd f9bb 	bl	8000d68 <PE_SubStateMachine_Generic>

080039f2 <__iar_annotation$$branch>:
 80039f2:	f7ff fa35 	bl	8002e60 <__iar_annotation$$branch+0xc>
 80039f6:	a903      	add	r1, sp, #12
 80039f8:	0020      	movs	r0, r4
 80039fa:	f000 f9d5 	bl	8003da8 <PE_SubStateMachine_VconnSwap>
 80039fe:	0005      	movs	r5, r0
 8003a00:	6860      	ldr	r0, [r4, #4]
 8003a02:	6800      	ldr	r0, [r0, #0]
 8003a04:	0401      	lsls	r1, r0, #16
 8003a06:	0fc9      	lsrs	r1, r1, #31
 8003a08:	d006      	beq.n	8003a18 <__iar_annotation$$branch+0x26>
 8003a0a:	6820      	ldr	r0, [r4, #0]
 8003a0c:	6801      	ldr	r1, [r0, #0]
 8003a0e:	4668      	mov	r0, sp
 8003a10:	7b40      	ldrb	r0, [r0, #13]
 8003a12:	f001 fec7 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8003a16:	e5bf      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003a18:	2101      	movs	r1, #1
 8003a1a:	e7f8      	b.n	8003a0e <__iar_annotation$$branch+0x1c>
 8003a1c:	4668      	mov	r0, sp
 8003a1e:	7b00      	ldrb	r0, [r0, #12]
 8003a20:	2811      	cmp	r0, #17
 8003a22:	d111      	bne.n	8003a48 <__iar_annotation$$branch+0x56>
 8003a24:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003a26:	4001      	ands	r1, r0
 8003a28:	2913      	cmp	r1, #19
 8003a2a:	d10d      	bne.n	8003a48 <__iar_annotation$$branch+0x56>
 8003a2c:	2014      	movs	r0, #20
 8003a2e:	4669      	mov	r1, sp
 8003a30:	7308      	strb	r0, [r1, #12]
 8003a32:	0020      	movs	r0, r4
 8003a34:	f7fc ff8f 	bl	8000956 <PE_Clear_RxEvent>
 8003a38:	2000      	movs	r0, #0
 8003a3a:	9000      	str	r0, [sp, #0]
 8003a3c:	2320      	movs	r3, #32
 8003a3e:	2203      	movs	r2, #3
 8003a40:	2100      	movs	r1, #0
 8003a42:	0020      	movs	r0, r4
 8003a44:	f7fd fd64 	bl	8001510 <PE_Send_CtrlMessage>
 8003a48:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8003a4a:	03a9      	lsls	r1, r5, #14
 8003a4c:	4288      	cmp	r0, r1
 8003a4e:	d106      	bne.n	8003a5e <__iar_annotation$$branch+0x6c>
 8003a50:	2092      	movs	r0, #146	@ 0x92
 8003a52:	e582      	b.n	800355a <__iar_annotation$$branch+0x69a>
 8003a54:	4668      	mov	r0, sp
 8003a56:	7b01      	ldrb	r1, [r0, #12]
 8003a58:	0020      	movs	r0, r4
 8003a5a:	f001 fc05 	bl	8005268 <PE_StateMachine_UVDM>
 8003a5e:	e59b      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003a60:	6960      	ldr	r0, [r4, #20]
 8003a62:	2701      	movs	r7, #1
 8003a64:	0b41      	lsrs	r1, r0, #13
 8003a66:	4039      	ands	r1, r7
 8003a68:	d019      	beq.n	8003a9e <__iar_annotation$$branch+0xac>
 8003a6a:	0b80      	lsrs	r0, r0, #14
 8003a6c:	4038      	ands	r0, r7
 8003a6e:	d007      	beq.n	8003a80 <__iar_annotation$$branch+0x8e>
 8003a70:	215b      	movs	r1, #91	@ 0x5b
 8003a72:	7c20      	ldrb	r0, [r4, #16]
 8003a74:	f7fc fd04 	bl	8000480 <USBPD_PE_Notification>
 8003a78:	6960      	ldr	r0, [r4, #20]
 8003a7a:	4928      	ldr	r1, [pc, #160]	@ (8003b1c <.text_8>)
 8003a7c:	4001      	ands	r1, r0
 8003a7e:	6161      	str	r1, [r4, #20]
 8003a80:	2003      	movs	r0, #3
 8003a82:	7460      	strb	r0, [r4, #17]
 8003a84:	7ca1      	ldrb	r1, [r4, #18]
 8003a86:	2903      	cmp	r1, #3
 8003a88:	d008      	beq.n	8003a9c <__iar_annotation$$branch+0xaa>
 8003a8a:	74a0      	strb	r0, [r4, #18]
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	9000      	str	r0, [sp, #0]
 8003a90:	2300      	movs	r3, #0
 8003a92:	2203      	movs	r2, #3
 8003a94:	7c21      	ldrb	r1, [r4, #16]
 8003a96:	2004      	movs	r0, #4
 8003a98:	6835      	ldr	r5, [r6, #0]
 8003a9a:	47a8      	blx	r5
 8003a9c:	2501      	movs	r5, #1
 8003a9e:	6960      	ldr	r0, [r4, #20]
 8003aa0:	491f      	ldr	r1, [pc, #124]	@ (8003b20 <.text_9>)
 8003aa2:	4001      	ands	r1, r0
 8003aa4:	6161      	str	r1, [r4, #20]
 8003aa6:	2d00      	cmp	r5, #0
 8003aa8:	d101      	bne.n	8003aae <__iar_annotation$$branch>

08003aaa <__iar_annotation$$branch>:
 8003aaa:	f7ff f8c9 	bl	8002c40 <USBPD_PE_StateMachine_SRC+0xb4>

08003aae <__iar_annotation$$branch>:
 8003aae:	f7ff fa0b 	bl	8002ec8 <__iar_annotation$$branch+0x8>
	...

08003ab4 <.text_3>:
 8003ab4:	000081d6 	.word	0x000081d6

08003ab8 <PE_Send_SRCCapabilities>:
 8003ab8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003aba:	0004      	movs	r4, r0
 8003abc:	000d      	movs	r5, r1
 8003abe:	2000      	movs	r0, #0
 8003ac0:	9002      	str	r0, [sp, #8]
 8003ac2:	ab02      	add	r3, sp, #8
 8003ac4:	4817      	ldr	r0, [pc, #92]	@ (8003b24 <.text_10>)
 8003ac6:	1822      	adds	r2, r4, r0
 8003ac8:	2100      	movs	r1, #0
 8003aca:	7c20      	ldrb	r0, [r4, #16]
 8003acc:	68a6      	ldr	r6, [r4, #8]
 8003ace:	6976      	ldr	r6, [r6, #20]
 8003ad0:	47b0      	blx	r6
 8003ad2:	9802      	ldr	r0, [sp, #8]
 8003ad4:	1c80      	adds	r0, r0, #2
 8003ad6:	9002      	str	r0, [sp, #8]
 8003ad8:	2104      	movs	r1, #4
 8003ada:	9802      	ldr	r0, [sp, #8]
 8003adc:	f7fd fcb6 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8003ae0:	2800      	cmp	r0, #0
 8003ae2:	d113      	bne.n	8003b0c <PE_Send_SRCCapabilities+0x54>
 8003ae4:	6860      	ldr	r0, [r4, #4]
 8003ae6:	6800      	ldr	r0, [r0, #0]
 8003ae8:	04c1      	lsls	r1, r0, #19
 8003aea:	0fc9      	lsrs	r1, r1, #31
 8003aec:	d00e      	beq.n	8003b0c <PE_Send_SRCCapabilities+0x54>
 8003aee:	9501      	str	r5, [sp, #4]
 8003af0:	9802      	ldr	r0, [sp, #8]
 8003af2:	b280      	uxth	r0, r0
 8003af4:	9000      	str	r0, [sp, #0]
 8003af6:	4808      	ldr	r0, [pc, #32]	@ (8003b18 <.text_7>)
 8003af8:	1823      	adds	r3, r4, r0
 8003afa:	2201      	movs	r2, #1
 8003afc:	2100      	movs	r1, #0
 8003afe:	7c20      	ldrb	r0, [r4, #16]
 8003b00:	f001 fe54 	bl	80057ac <USBPD_PRL_SendMessage>
 8003b04:	2803      	cmp	r0, #3
 8003b06:	d0e7      	beq.n	8003ad8 <PE_Send_SRCCapabilities+0x20>
 8003b08:	b004      	add	sp, #16
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}
 8003b0c:	2010      	movs	r0, #16
 8003b0e:	e7fb      	b.n	8003b08 <PE_Send_SRCCapabilities+0x50>

08003b10 <.text_5>:
 8003b10:	20000000 	.word	0x20000000

08003b14 <.text_6>:
 8003b14:	00000267 	.word	0x00000267

08003b18 <.text_7>:
 8003b18:	00000263 	.word	0x00000263

08003b1c <.text_8>:
 8003b1c:	ffffbfff 	.word	0xffffbfff

08003b20 <.text_9>:
 8003b20:	ffffdfff 	.word	0xffffdfff

08003b24 <.text_10>:
 8003b24:	00000265 	.word	0x00000265

08003b28 <PE_StateMachine_VDMCable>:
 8003b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2a:	b08c      	sub	sp, #48	@ 0x30
 8003b2c:	0004      	movs	r4, r0
 8003b2e:	2502      	movs	r5, #2
 8003b30:	2607      	movs	r6, #7
 8003b32:	7c60      	ldrb	r0, [r4, #17]
 8003b34:	2805      	cmp	r0, #5
 8003b36:	d002      	beq.n	8003b3e <PE_StateMachine_VDMCable+0x16>
 8003b38:	289a      	cmp	r0, #154	@ 0x9a
 8003b3a:	d072      	beq.n	8003c22 <PE_StateMachine_VDMCable+0xfa>
 8003b3c:	e127      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003b3e:	6860      	ldr	r0, [r4, #4]
 8003b40:	7800      	ldrb	r0, [r0, #0]
 8003b42:	0781      	lsls	r1, r0, #30
 8003b44:	0f89      	lsrs	r1, r1, #30
 8003b46:	0020      	movs	r0, r4
 8003b48:	f000 fa5e 	bl	8004008 <PE_ExtRevisionInteroperability_Cable>
 8003b4c:	2094      	movs	r0, #148	@ 0x94
 8003b4e:	0080      	lsls	r0, r0, #2
 8003b50:	5821      	ldr	r1, [r4, r0]
 8003b52:	201f      	movs	r0, #31
 8003b54:	4381      	bics	r1, r0
 8003b56:	488f      	ldr	r0, [pc, #572]	@ (8003d94 <.text_3>)
 8003b58:	4308      	orrs	r0, r1
 8003b5a:	2194      	movs	r1, #148	@ 0x94
 8003b5c:	0089      	lsls	r1, r1, #2
 8003b5e:	5060      	str	r0, [r4, r1]
 8003b60:	6861      	ldr	r1, [r4, #4]
 8003b62:	9100      	str	r1, [sp, #0]
 8003b64:	2101      	movs	r1, #1
 8003b66:	9a00      	ldr	r2, [sp, #0]
 8003b68:	6812      	ldr	r2, [r2, #0]
 8003b6a:	0953      	lsrs	r3, r2, #5
 8003b6c:	400b      	ands	r3, r1
 8003b6e:	4a8a      	ldr	r2, [pc, #552]	@ (8003d98 <.text_4>)
 8003b70:	4002      	ands	r2, r0
 8003b72:	0358      	lsls	r0, r3, #13
 8003b74:	4310      	orrs	r0, r2
 8003b76:	22ff      	movs	r2, #255	@ 0xff
 8003b78:	0612      	lsls	r2, r2, #24
 8003b7a:	4302      	orrs	r2, r0
 8003b7c:	2094      	movs	r0, #148	@ 0x94
 8003b7e:	0080      	lsls	r0, r0, #2
 8003b80:	5022      	str	r2, [r4, r0]
 8003b82:	9800      	ldr	r0, [sp, #0]
 8003b84:	6800      	ldr	r0, [r0, #0]
 8003b86:	0880      	lsrs	r0, r0, #2
 8003b88:	4001      	ands	r1, r0
 8003b8a:	d003      	beq.n	8003b94 <PE_StateMachine_VDMCable+0x6c>
 8003b8c:	6960      	ldr	r0, [r4, #20]
 8003b8e:	0741      	lsls	r1, r0, #29
 8003b90:	0fc8      	lsrs	r0, r1, #31
 8003b92:	e000      	b.n	8003b96 <PE_StateMachine_VDMCable+0x6e>
 8003b94:	2002      	movs	r0, #2
 8003b96:	2194      	movs	r1, #148	@ 0x94
 8003b98:	0089      	lsls	r1, r1, #2
 8003b9a:	1867      	adds	r7, r4, r1
 8003b9c:	9002      	str	r0, [sp, #8]
 8003b9e:	209a      	movs	r0, #154	@ 0x9a
 8003ba0:	9001      	str	r0, [sp, #4]
 8003ba2:	2001      	movs	r0, #1
 8003ba4:	9000      	str	r0, [sp, #0]
 8003ba6:	003b      	movs	r3, r7
 8003ba8:	220f      	movs	r2, #15
 8003baa:	2101      	movs	r1, #1
 8003bac:	0020      	movs	r0, r4
 8003bae:	f7fd fcda 	bl	8001566 <PE_Send_DataMessage>
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	d109      	bne.n	8003bca <PE_StateMachine_VDMCable+0xa2>
 8003bb6:	6960      	ldr	r0, [r4, #20]
 8003bb8:	03e9      	lsls	r1, r5, #15
 8003bba:	4301      	orrs	r1, r0
 8003bbc:	6161      	str	r1, [r4, #20]
 8003bbe:	2051      	movs	r0, #81	@ 0x51
 8003bc0:	7720      	strb	r0, [r4, #28]
 8003bc2:	4876      	ldr	r0, [pc, #472]	@ (8003d9c <.text_5>)
 8003bc4:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003bc6:	251e      	movs	r5, #30
 8003bc8:	e0e1      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003bca:	2809      	cmp	r0, #9
 8003bcc:	d0fc      	beq.n	8003bc8 <PE_StateMachine_VDMCable+0xa0>
 8003bce:	7cb8      	ldrb	r0, [r7, #18]
 8003bd0:	2815      	cmp	r0, #21
 8003bd2:	d202      	bcs.n	8003bda <PE_StateMachine_VDMCable+0xb2>
 8003bd4:	4872      	ldr	r0, [pc, #456]	@ (8003da0 <.text_6>)
 8003bd6:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003bd8:	e00a      	b.n	8003bf0 <PE_StateMachine_VDMCable+0xc8>
 8003bda:	68e0      	ldr	r0, [r4, #12]
 8003bdc:	6940      	ldr	r0, [r0, #20]
 8003bde:	9000      	str	r0, [sp, #0]
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d005      	beq.n	8003bf0 <PE_StateMachine_VDMCable+0xc8>
 8003be4:	2300      	movs	r3, #0
 8003be6:	2205      	movs	r2, #5
 8003be8:	2101      	movs	r1, #1
 8003bea:	7c20      	ldrb	r0, [r4, #16]
 8003bec:	9f00      	ldr	r7, [sp, #0]
 8003bee:	47b8      	blx	r7
 8003bf0:	6860      	ldr	r0, [r4, #4]
 8003bf2:	6800      	ldr	r0, [r0, #0]
 8003bf4:	0a00      	lsrs	r0, r0, #8
 8003bf6:	4030      	ands	r0, r6
 8003bf8:	2803      	cmp	r0, #3
 8003bfa:	d100      	bne.n	8003bfe <PE_StateMachine_VDMCable+0xd6>
 8003bfc:	e0a4      	b.n	8003d48 <PE_StateMachine_VDMCable+0x220>
 8003bfe:	4869      	ldr	r0, [pc, #420]	@ (8003da4 <.text_7>)
 8003c00:	8be1      	ldrh	r1, [r4, #30]
 8003c02:	4201      	tst	r1, r0
 8003c04:	d00b      	beq.n	8003c1e <PE_StateMachine_VDMCable+0xf6>
 8003c06:	2108      	movs	r1, #8
 8003c08:	7461      	strb	r1, [r4, #17]
 8003c0a:	8be1      	ldrh	r1, [r4, #30]
 8003c0c:	4001      	ands	r1, r0
 8003c0e:	292d      	cmp	r1, #45	@ 0x2d
 8003c10:	d203      	bcs.n	8003c1a <PE_StateMachine_VDMCable+0xf2>
 8003c12:	8be1      	ldrh	r1, [r4, #30]
 8003c14:	0005      	movs	r5, r0
 8003c16:	400d      	ands	r5, r1
 8003c18:	e0b9      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003c1a:	252d      	movs	r5, #45	@ 0x2d
 8003c1c:	e0b7      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003c1e:	7466      	strb	r6, [r4, #17]
 8003c20:	e0b5      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003c22:	9101      	str	r1, [sp, #4]
 8003c24:	2001      	movs	r0, #1
 8003c26:	f7fc fecf 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8003c2a:	4669      	mov	r1, sp
 8003c2c:	7008      	strb	r0, [r1, #0]
 8003c2e:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003c30:	2700      	movs	r7, #0
 8003c32:	221f      	movs	r2, #31
 8003c34:	9801      	ldr	r0, [sp, #4]
 8003c36:	7800      	ldrb	r0, [r0, #0]
 8003c38:	466b      	mov	r3, sp
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	4298      	cmp	r0, r3
 8003c3e:	d14f      	bne.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c40:	0bc8      	lsrs	r0, r1, #15
 8003c42:	d14d      	bne.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c44:	0b08      	lsrs	r0, r1, #12
 8003c46:	4230      	tst	r0, r6
 8003c48:	d04a      	beq.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c4a:	201f      	movs	r0, #31
 8003c4c:	4008      	ands	r0, r1
 8003c4e:	280f      	cmp	r0, #15
 8003c50:	d146      	bne.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c52:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003c54:	7880      	ldrb	r0, [r0, #2]
 8003c56:	9000      	str	r0, [sp, #0]
 8003c58:	4002      	ands	r2, r0
 8003c5a:	2a01      	cmp	r2, #1
 8003c5c:	d13b      	bne.n	8003cd6 <PE_StateMachine_VDMCable+0x1ae>
 8003c5e:	0980      	lsrs	r0, r0, #6
 8003c60:	d039      	beq.n	8003cd6 <PE_StateMachine_VDMCable+0x1ae>
 8003c62:	0608      	lsls	r0, r1, #24
 8003c64:	0f81      	lsrs	r1, r0, #30
 8003c66:	0020      	movs	r0, r4
 8003c68:	f000 f9ce 	bl	8004008 <PE_ExtRevisionInteroperability_Cable>
 8003c6c:	68e0      	ldr	r0, [r4, #12]
 8003c6e:	6940      	ldr	r0, [r0, #20]
 8003c70:	2800      	cmp	r0, #0
 8003c72:	d023      	beq.n	8003cbc <PE_StateMachine_VDMCable+0x194>
 8003c74:	9800      	ldr	r0, [sp, #0]
 8003c76:	0985      	lsrs	r5, r0, #6
 8003c78:	07a8      	lsls	r0, r5, #30
 8003c7a:	0f80      	lsrs	r0, r0, #30
 8003c7c:	2801      	cmp	r0, #1
 8003c7e:	d11d      	bne.n	8003cbc <PE_StateMachine_VDMCable+0x194>
 8003c80:	aa03      	add	r2, sp, #12
 8003c82:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003c84:	1d81      	adds	r1, r0, #6
 8003c86:	7c20      	ldrb	r0, [r4, #16]
 8003c88:	f001 fb9a 	bl	80053c0 <PE_SVDM_CheckIdentity>
 8003c8c:	2800      	cmp	r0, #0
 8003c8e:	d111      	bne.n	8003cb4 <PE_StateMachine_VDMCable+0x18c>
 8003c90:	ab03      	add	r3, sp, #12
 8003c92:	07aa      	lsls	r2, r5, #30
 8003c94:	0f92      	lsrs	r2, r2, #30
 8003c96:	2101      	movs	r1, #1
 8003c98:	7c20      	ldrb	r0, [r4, #16]
 8003c9a:	68e5      	ldr	r5, [r4, #12]
 8003c9c:	696d      	ldr	r5, [r5, #20]
 8003c9e:	47a8      	blx	r5
 8003ca0:	2152      	movs	r1, #82	@ 0x52
 8003ca2:	7c20      	ldrb	r0, [r4, #16]
 8003ca4:	f7fc fbec 	bl	8000480 <USBPD_PE_Notification>
 8003ca8:	2014      	movs	r0, #20
 8003caa:	2194      	movs	r1, #148	@ 0x94
 8003cac:	0089      	lsls	r1, r1, #2
 8003cae:	1861      	adds	r1, r4, r1
 8003cb0:	7488      	strb	r0, [r1, #18]
 8003cb2:	e003      	b.n	8003cbc <PE_StateMachine_VDMCable+0x194>
 8003cb4:	211b      	movs	r1, #27
 8003cb6:	7c20      	ldrb	r0, [r4, #16]
 8003cb8:	f7fc fbe2 	bl	8000480 <USBPD_PE_Notification>
 8003cbc:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003cbe:	6860      	ldr	r0, [r4, #4]
 8003cc0:	6800      	ldr	r0, [r0, #0]
 8003cc2:	0a00      	lsrs	r0, r0, #8
 8003cc4:	4030      	ands	r0, r6
 8003cc6:	2803      	cmp	r0, #3
 8003cc8:	d102      	bne.n	8003cd0 <PE_StateMachine_VDMCable+0x1a8>
 8003cca:	7460      	strb	r0, [r4, #17]
 8003ccc:	2500      	movs	r5, #0
 8003cce:	e002      	b.n	8003cd6 <PE_StateMachine_VDMCable+0x1ae>
 8003cd0:	7466      	strb	r6, [r4, #17]
 8003cd2:	2500      	movs	r5, #0
 8003cd4:	7727      	strb	r7, [r4, #28]
 8003cd6:	9801      	ldr	r0, [sp, #4]
 8003cd8:	7800      	ldrb	r0, [r0, #0]
 8003cda:	2814      	cmp	r0, #20
 8003cdc:	d119      	bne.n	8003d12 <PE_StateMachine_VDMCable+0x1ea>
 8003cde:	e056      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003ce0:	2003      	movs	r0, #3
 8003ce2:	400a      	ands	r2, r1
 8003ce4:	2a10      	cmp	r2, #16
 8003ce6:	d11b      	bne.n	8003d20 <PE_StateMachine_VDMCable+0x1f8>
 8003ce8:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003cea:	6861      	ldr	r1, [r4, #4]
 8003cec:	6809      	ldr	r1, [r1, #0]
 8003cee:	0a09      	lsrs	r1, r1, #8
 8003cf0:	4031      	ands	r1, r6
 8003cf2:	2903      	cmp	r1, #3
 8003cf4:	d102      	bne.n	8003cfc <PE_StateMachine_VDMCable+0x1d4>
 8003cf6:	7460      	strb	r0, [r4, #17]
 8003cf8:	2500      	movs	r5, #0
 8003cfa:	e002      	b.n	8003d02 <PE_StateMachine_VDMCable+0x1da>
 8003cfc:	7466      	strb	r6, [r4, #17]
 8003cfe:	2500      	movs	r5, #0
 8003d00:	7727      	strb	r7, [r4, #28]
 8003d02:	2159      	movs	r1, #89	@ 0x59
 8003d04:	7c20      	ldrb	r0, [r4, #16]
 8003d06:	f7fc fbbb 	bl	8000480 <USBPD_PE_Notification>
 8003d0a:	9801      	ldr	r0, [sp, #4]
 8003d0c:	7800      	ldrb	r0, [r0, #0]
 8003d0e:	2814      	cmp	r0, #20
 8003d10:	d03d      	beq.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d12:	2014      	movs	r0, #20
 8003d14:	9901      	ldr	r1, [sp, #4]
 8003d16:	7008      	strb	r0, [r1, #0]
 8003d18:	0020      	movs	r0, r4
 8003d1a:	f7fc fe1c 	bl	8000956 <PE_Clear_RxEvent>
 8003d1e:	e036      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d20:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003d22:	03aa      	lsls	r2, r5, #14
 8003d24:	4291      	cmp	r1, r2
 8003d26:	d132      	bne.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d28:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003d2a:	6861      	ldr	r1, [r4, #4]
 8003d2c:	680a      	ldr	r2, [r1, #0]
 8003d2e:	0a13      	lsrs	r3, r2, #8
 8003d30:	4033      	ands	r3, r6
 8003d32:	2b03      	cmp	r3, #3
 8003d34:	d10c      	bne.n	8003d50 <PE_StateMachine_VDMCable+0x228>
 8003d36:	68e0      	ldr	r0, [r4, #12]
 8003d38:	6945      	ldr	r5, [r0, #20]
 8003d3a:	2d00      	cmp	r5, #0
 8003d3c:	d004      	beq.n	8003d48 <PE_StateMachine_VDMCable+0x220>
 8003d3e:	2300      	movs	r3, #0
 8003d40:	2204      	movs	r2, #4
 8003d42:	2101      	movs	r1, #1
 8003d44:	7c20      	ldrb	r0, [r4, #16]
 8003d46:	47a8      	blx	r5
 8003d48:	2003      	movs	r0, #3
 8003d4a:	7460      	strb	r0, [r4, #17]
 8003d4c:	2500      	movs	r5, #0
 8003d4e:	e01e      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d50:	0e93      	lsrs	r3, r2, #26
 8003d52:	4018      	ands	r0, r3
 8003d54:	2802      	cmp	r0, #2
 8003d56:	d10e      	bne.n	8003d76 <PE_StateMachine_VDMCable+0x24e>
 8003d58:	48b7      	ldr	r0, [pc, #732]	@ (8004038 <.text_10>)
 8003d5a:	4010      	ands	r0, r2
 8003d5c:	066a      	lsls	r2, r5, #25
 8003d5e:	4302      	orrs	r2, r0
 8003d60:	600a      	str	r2, [r1, #0]
 8003d62:	2101      	movs	r1, #1
 8003d64:	7c20      	ldrb	r0, [r4, #16]
 8003d66:	f001 fcea 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 8003d6a:	480d      	ldr	r0, [pc, #52]	@ (8003da0 <.text_6>)
 8003d6c:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003d6e:	252d      	movs	r5, #45	@ 0x2d
 8003d70:	2008      	movs	r0, #8
 8003d72:	7460      	strb	r0, [r4, #17]
 8003d74:	e00a      	b.n	8003d8c <PE_StateMachine_VDMCable+0x264>
 8003d76:	68e0      	ldr	r0, [r4, #12]
 8003d78:	6945      	ldr	r5, [r0, #20]
 8003d7a:	2d00      	cmp	r5, #0
 8003d7c:	d004      	beq.n	8003d88 <PE_StateMachine_VDMCable+0x260>
 8003d7e:	2300      	movs	r3, #0
 8003d80:	2204      	movs	r2, #4
 8003d82:	2101      	movs	r1, #1
 8003d84:	7c20      	ldrb	r0, [r4, #16]
 8003d86:	47a8      	blx	r5
 8003d88:	7466      	strb	r6, [r4, #17]
 8003d8a:	2500      	movs	r5, #0
 8003d8c:	7727      	strb	r7, [r4, #28]
 8003d8e:	0028      	movs	r0, r5
 8003d90:	b00d      	add	sp, #52	@ 0x34
 8003d92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d94 <.text_3>:
 8003d94:	00008001 	.word	0x00008001

08003d98 <.text_4>:
 8003d98:	0000983f 	.word	0x0000983f

08003d9c <.text_5>:
 8003d9c:	0000801e 	.word	0x0000801e

08003da0 <.text_6>:
 8003da0:	0000802d 	.word	0x0000802d

08003da4 <.text_7>:
 8003da4:	00007fff 	.word	0x00007fff

08003da8 <PE_SubStateMachine_VconnSwap>:
 8003da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003daa:	0004      	movs	r4, r0
 8003dac:	2502      	movs	r5, #2
 8003dae:	2703      	movs	r7, #3
 8003db0:	4ea2      	ldr	r6, [pc, #648]	@ (800403c <.text_11>)
 8003db2:	2014      	movs	r0, #20
 8003db4:	7c62      	ldrb	r2, [r4, #17]
 8003db6:	2a9d      	cmp	r2, #157	@ 0x9d
 8003db8:	d010      	beq.n	8003ddc <PE_SubStateMachine_VconnSwap+0x34>
 8003dba:	d30e      	bcc.n	8003dda <PE_SubStateMachine_VconnSwap+0x32>
 8003dbc:	2a9f      	cmp	r2, #159	@ 0x9f
 8003dbe:	d057      	beq.n	8003e70 <PE_SubStateMachine_VconnSwap+0xc8>
 8003dc0:	d33d      	bcc.n	8003e3e <PE_SubStateMachine_VconnSwap+0x96>
 8003dc2:	2aa1      	cmp	r2, #161	@ 0xa1
 8003dc4:	d100      	bne.n	8003dc8 <PE_SubStateMachine_VconnSwap+0x20>
 8003dc6:	e085      	b.n	8003ed4 <PE_SubStateMachine_VconnSwap+0x12c>
 8003dc8:	d377      	bcc.n	8003eba <PE_SubStateMachine_VconnSwap+0x112>
 8003dca:	2aa3      	cmp	r2, #163	@ 0xa3
 8003dcc:	d100      	bne.n	8003dd0 <PE_SubStateMachine_VconnSwap+0x28>
 8003dce:	e0a3      	b.n	8003f18 <PE_SubStateMachine_VconnSwap+0x170>
 8003dd0:	d200      	bcs.n	8003dd4 <PE_SubStateMachine_VconnSwap+0x2c>
 8003dd2:	e08e      	b.n	8003ef2 <PE_SubStateMachine_VconnSwap+0x14a>
 8003dd4:	2aa4      	cmp	r2, #164	@ 0xa4
 8003dd6:	d100      	bne.n	8003dda <PE_SubStateMachine_VconnSwap+0x32>
 8003dd8:	e106      	b.n	8003fe8 <PE_SubStateMachine_VconnSwap+0x240>
 8003dda:	e113      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003ddc:	6860      	ldr	r0, [r4, #4]
 8003dde:	6800      	ldr	r0, [r0, #0]
 8003de0:	21b8      	movs	r1, #184	@ 0xb8
 8003de2:	0149      	lsls	r1, r1, #5
 8003de4:	4001      	ands	r1, r0
 8003de6:	2098      	movs	r0, #152	@ 0x98
 8003de8:	0140      	lsls	r0, r0, #5
 8003dea:	4281      	cmp	r1, r0
 8003dec:	d121      	bne.n	8003e32 <PE_SubStateMachine_VconnSwap+0x8a>
 8003dee:	7c20      	ldrb	r0, [r4, #16]
 8003df0:	68a1      	ldr	r1, [r4, #8]
 8003df2:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 8003df4:	4788      	blx	r1
 8003df6:	280a      	cmp	r0, #10
 8003df8:	d002      	beq.n	8003e00 <PE_SubStateMachine_VconnSwap+0x58>
 8003dfa:	280d      	cmp	r0, #13
 8003dfc:	d007      	beq.n	8003e0e <PE_SubStateMachine_VconnSwap+0x66>
 8003dfe:	e00f      	b.n	8003e20 <PE_SubStateMachine_VconnSwap+0x78>
 8003e00:	209e      	movs	r0, #158	@ 0x9e
 8003e02:	7460      	strb	r0, [r4, #17]
 8003e04:	6960      	ldr	r0, [r4, #20]
 8003e06:	02e9      	lsls	r1, r5, #11
 8003e08:	4301      	orrs	r1, r0
 8003e0a:	6161      	str	r1, [r4, #20]
 8003e0c:	e0fa      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e0e:	2000      	movs	r0, #0
 8003e10:	9000      	str	r0, [sp, #0]
 8003e12:	2303      	movs	r3, #3
 8003e14:	220c      	movs	r2, #12
 8003e16:	2100      	movs	r1, #0
 8003e18:	0020      	movs	r0, r4
 8003e1a:	f7fd fb79 	bl	8001510 <PE_Send_CtrlMessage>
 8003e1e:	e0f1      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e20:	2000      	movs	r0, #0
 8003e22:	9000      	str	r0, [sp, #0]
 8003e24:	2303      	movs	r3, #3
 8003e26:	2204      	movs	r2, #4
 8003e28:	2100      	movs	r1, #0
 8003e2a:	0020      	movs	r0, r4
 8003e2c:	f7fd fb70 	bl	8001510 <PE_Send_CtrlMessage>
 8003e30:	e002      	b.n	8003e38 <PE_SubStateMachine_VconnSwap+0x90>
 8003e32:	6960      	ldr	r0, [r4, #20]
 8003e34:	4006      	ands	r6, r0
 8003e36:	6166      	str	r6, [r4, #20]
 8003e38:	7467      	strb	r7, [r4, #17]
 8003e3a:	2500      	movs	r5, #0
 8003e3c:	e0e2      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e3e:	2000      	movs	r0, #0
 8003e40:	9000      	str	r0, [sp, #0]
 8003e42:	239e      	movs	r3, #158	@ 0x9e
 8003e44:	2203      	movs	r2, #3
 8003e46:	2100      	movs	r1, #0
 8003e48:	0020      	movs	r0, r4
 8003e4a:	f7fd fb61 	bl	8001510 <PE_Send_CtrlMessage>
 8003e4e:	2800      	cmp	r0, #0
 8003e50:	d1f4      	bne.n	8003e3c <PE_SubStateMachine_VconnSwap+0x94>
 8003e52:	6860      	ldr	r0, [r4, #4]
 8003e54:	6800      	ldr	r0, [r0, #0]
 8003e56:	0401      	lsls	r1, r0, #16
 8003e58:	0fc9      	lsrs	r1, r1, #31
 8003e5a:	d005      	beq.n	8003e68 <PE_SubStateMachine_VconnSwap+0xc0>
 8003e5c:	209f      	movs	r0, #159	@ 0x9f
 8003e5e:	7460      	strb	r0, [r4, #17]
 8003e60:	4877      	ldr	r0, [pc, #476]	@ (8004040 <.text_12>)
 8003e62:	83e0      	strh	r0, [r4, #30]
 8003e64:	2596      	movs	r5, #150	@ 0x96
 8003e66:	e001      	b.n	8003e6c <PE_SubStateMachine_VconnSwap+0xc4>
 8003e68:	20a0      	movs	r0, #160	@ 0xa0
 8003e6a:	7460      	strb	r0, [r4, #17]
 8003e6c:	213f      	movs	r1, #63	@ 0x3f
 8003e6e:	e0b7      	b.n	8003fe0 <PE_SubStateMachine_VconnSwap+0x238>
 8003e70:	8be2      	ldrh	r2, [r4, #30]
 8003e72:	03ab      	lsls	r3, r5, #14
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d100      	bne.n	8003e7a <PE_SubStateMachine_VconnSwap+0xd2>
 8003e78:	e0ac      	b.n	8003fd4 <PE_SubStateMachine_VconnSwap+0x22c>
 8003e7a:	780a      	ldrb	r2, [r1, #0]
 8003e7c:	2a11      	cmp	r2, #17
 8003e7e:	d11b      	bne.n	8003eb8 <PE_SubStateMachine_VconnSwap+0x110>
 8003e80:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 8003e82:	4b70      	ldr	r3, [pc, #448]	@ (8004044 <.text_13>)
 8003e84:	4013      	ands	r3, r2
 8003e86:	2b06      	cmp	r3, #6
 8003e88:	d116      	bne.n	8003eb8 <PE_SubStateMachine_VconnSwap+0x110>
 8003e8a:	7008      	strb	r0, [r1, #0]
 8003e8c:	0020      	movs	r0, r4
 8003e8e:	f7fc fd62 	bl	8000956 <PE_Clear_RxEvent>
 8003e92:	68a0      	ldr	r0, [r4, #8]
 8003e94:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003e96:	2a00      	cmp	r2, #0
 8003e98:	d002      	beq.n	8003ea0 <PE_SubStateMachine_VconnSwap+0xf8>
 8003e9a:	2100      	movs	r1, #0
 8003e9c:	7c20      	ldrb	r0, [r4, #16]
 8003e9e:	4790      	blx	r2
 8003ea0:	6960      	ldr	r0, [r4, #20]
 8003ea2:	4006      	ands	r6, r0
 8003ea4:	6166      	str	r6, [r4, #20]
 8003ea6:	7467      	strb	r7, [r4, #17]
 8003ea8:	2500      	movs	r5, #0
 8003eaa:	2142      	movs	r1, #66	@ 0x42
 8003eac:	7c20      	ldrb	r0, [r4, #16]
 8003eae:	f7fc fae7 	bl	8000480 <USBPD_PE_Notification>
 8003eb2:	8465      	strh	r5, [r4, #34]	@ 0x22
 8003eb4:	4964      	ldr	r1, [pc, #400]	@ (8004048 <.text_14>)
 8003eb6:	5465      	strb	r5, [r4, r1]
 8003eb8:	e0a4      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003eba:	68a0      	ldr	r0, [r4, #8]
 8003ebc:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003ebe:	2a00      	cmp	r2, #0
 8003ec0:	d002      	beq.n	8003ec8 <PE_SubStateMachine_VconnSwap+0x120>
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	7c20      	ldrb	r0, [r4, #16]
 8003ec6:	4790      	blx	r2
 8003ec8:	20a1      	movs	r0, #161	@ 0xa1
 8003eca:	7460      	strb	r0, [r4, #17]
 8003ecc:	2000      	movs	r0, #0
 8003ece:	495e      	ldr	r1, [pc, #376]	@ (8004048 <.text_14>)
 8003ed0:	5460      	strb	r0, [r4, r1]
 8003ed2:	e097      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	9000      	str	r0, [sp, #0]
 8003ed8:	2303      	movs	r3, #3
 8003eda:	2206      	movs	r2, #6
 8003edc:	2100      	movs	r1, #0
 8003ede:	0020      	movs	r0, r4
 8003ee0:	f7fd fb16 	bl	8001510 <PE_Send_CtrlMessage>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	d1f4      	bne.n	8003ed2 <PE_SubStateMachine_VconnSwap+0x12a>
 8003ee8:	6960      	ldr	r0, [r4, #20]
 8003eea:	4006      	ands	r6, r0
 8003eec:	6166      	str	r6, [r4, #20]
 8003eee:	2142      	movs	r1, #66	@ 0x42
 8003ef0:	e076      	b.n	8003fe0 <PE_SubStateMachine_VconnSwap+0x238>
 8003ef2:	2000      	movs	r0, #0
 8003ef4:	9000      	str	r0, [sp, #0]
 8003ef6:	23a3      	movs	r3, #163	@ 0xa3
 8003ef8:	220b      	movs	r2, #11
 8003efa:	2100      	movs	r1, #0
 8003efc:	0020      	movs	r0, r4
 8003efe:	f7fd fb07 	bl	8001510 <PE_Send_CtrlMessage>
 8003f02:	2800      	cmp	r0, #0
 8003f04:	d1e5      	bne.n	8003ed2 <PE_SubStateMachine_VconnSwap+0x12a>
 8003f06:	6960      	ldr	r0, [r4, #20]
 8003f08:	02e9      	lsls	r1, r5, #11
 8003f0a:	4301      	orrs	r1, r0
 8003f0c:	6161      	str	r1, [r4, #20]
 8003f0e:	484f      	ldr	r0, [pc, #316]	@ (800404c <.text_15>)
 8003f10:	83e0      	strh	r0, [r4, #30]
 8003f12:	251b      	movs	r5, #27
 8003f14:	213e      	movs	r1, #62	@ 0x3e
 8003f16:	e063      	b.n	8003fe0 <PE_SubStateMachine_VconnSwap+0x238>
 8003f18:	780a      	ldrb	r2, [r1, #0]
 8003f1a:	2a11      	cmp	r2, #17
 8003f1c:	d155      	bne.n	8003fca <PE_SubStateMachine_VconnSwap+0x222>
 8003f1e:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 8003f20:	23f0      	movs	r3, #240	@ 0xf0
 8003f22:	021b      	lsls	r3, r3, #8
 8003f24:	4013      	ands	r3, r2
 8003f26:	d150      	bne.n	8003fca <PE_SubStateMachine_VconnSwap+0x222>
 8003f28:	06d2      	lsls	r2, r2, #27
 8003f2a:	0ed2      	lsrs	r2, r2, #27
 8003f2c:	2a03      	cmp	r2, #3
 8003f2e:	d006      	beq.n	8003f3e <PE_SubStateMachine_VconnSwap+0x196>
 8003f30:	2a04      	cmp	r2, #4
 8003f32:	d024      	beq.n	8003f7e <PE_SubStateMachine_VconnSwap+0x1d6>
 8003f34:	2a0c      	cmp	r2, #12
 8003f36:	d014      	beq.n	8003f62 <PE_SubStateMachine_VconnSwap+0x1ba>
 8003f38:	2a10      	cmp	r2, #16
 8003f3a:	d02e      	beq.n	8003f9a <PE_SubStateMachine_VconnSwap+0x1f2>
 8003f3c:	e045      	b.n	8003fca <PE_SubStateMachine_VconnSwap+0x222>
 8003f3e:	6862      	ldr	r2, [r4, #4]
 8003f40:	6812      	ldr	r2, [r2, #0]
 8003f42:	0413      	lsls	r3, r2, #16
 8003f44:	0fdb      	lsrs	r3, r3, #31
 8003f46:	d001      	beq.n	8003f4c <PE_SubStateMachine_VconnSwap+0x1a4>
 8003f48:	229f      	movs	r2, #159	@ 0x9f
 8003f4a:	e000      	b.n	8003f4e <PE_SubStateMachine_VconnSwap+0x1a6>
 8003f4c:	22a0      	movs	r2, #160	@ 0xa0
 8003f4e:	7462      	strb	r2, [r4, #17]
 8003f50:	780a      	ldrb	r2, [r1, #0]
 8003f52:	2a14      	cmp	r2, #20
 8003f54:	d003      	beq.n	8003f5e <PE_SubStateMachine_VconnSwap+0x1b6>
 8003f56:	7008      	strb	r0, [r1, #0]
 8003f58:	0020      	movs	r0, r4
 8003f5a:	f7fc fcfc 	bl	8000956 <PE_Clear_RxEvent>
 8003f5e:	213f      	movs	r1, #63	@ 0x3f
 8003f60:	e030      	b.n	8003fc4 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f62:	6962      	ldr	r2, [r4, #20]
 8003f64:	4032      	ands	r2, r6
 8003f66:	6162      	str	r2, [r4, #20]
 8003f68:	7467      	strb	r7, [r4, #17]
 8003f6a:	2500      	movs	r5, #0
 8003f6c:	780a      	ldrb	r2, [r1, #0]
 8003f6e:	2a14      	cmp	r2, #20
 8003f70:	d003      	beq.n	8003f7a <PE_SubStateMachine_VconnSwap+0x1d2>
 8003f72:	7008      	strb	r0, [r1, #0]
 8003f74:	0020      	movs	r0, r4
 8003f76:	f7fc fcee 	bl	8000956 <PE_Clear_RxEvent>
 8003f7a:	2140      	movs	r1, #64	@ 0x40
 8003f7c:	e022      	b.n	8003fc4 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f7e:	6962      	ldr	r2, [r4, #20]
 8003f80:	4032      	ands	r2, r6
 8003f82:	6162      	str	r2, [r4, #20]
 8003f84:	7467      	strb	r7, [r4, #17]
 8003f86:	2500      	movs	r5, #0
 8003f88:	780a      	ldrb	r2, [r1, #0]
 8003f8a:	2a14      	cmp	r2, #20
 8003f8c:	d003      	beq.n	8003f96 <PE_SubStateMachine_VconnSwap+0x1ee>
 8003f8e:	7008      	strb	r0, [r1, #0]
 8003f90:	0020      	movs	r0, r4
 8003f92:	f7fc fce0 	bl	8000956 <PE_Clear_RxEvent>
 8003f96:	2141      	movs	r1, #65	@ 0x41
 8003f98:	e014      	b.n	8003fc4 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f9a:	6862      	ldr	r2, [r4, #4]
 8003f9c:	6812      	ldr	r2, [r2, #0]
 8003f9e:	0413      	lsls	r3, r2, #16
 8003fa0:	0fdb      	lsrs	r3, r3, #31
 8003fa2:	d102      	bne.n	8003faa <PE_SubStateMachine_VconnSwap+0x202>
 8003fa4:	22a4      	movs	r2, #164	@ 0xa4
 8003fa6:	7462      	strb	r2, [r4, #17]
 8003fa8:	e004      	b.n	8003fb4 <PE_SubStateMachine_VconnSwap+0x20c>
 8003faa:	6962      	ldr	r2, [r4, #20]
 8003fac:	4032      	ands	r2, r6
 8003fae:	6162      	str	r2, [r4, #20]
 8003fb0:	7467      	strb	r7, [r4, #17]
 8003fb2:	2500      	movs	r5, #0
 8003fb4:	780a      	ldrb	r2, [r1, #0]
 8003fb6:	2a14      	cmp	r2, #20
 8003fb8:	d003      	beq.n	8003fc2 <PE_SubStateMachine_VconnSwap+0x21a>
 8003fba:	7008      	strb	r0, [r1, #0]
 8003fbc:	0020      	movs	r0, r4
 8003fbe:	f7fc fcca 	bl	8000956 <PE_Clear_RxEvent>
 8003fc2:	2143      	movs	r1, #67	@ 0x43
 8003fc4:	7c20      	ldrb	r0, [r4, #16]
 8003fc6:	f7fc fa5b 	bl	8000480 <USBPD_PE_Notification>
 8003fca:	8be0      	ldrh	r0, [r4, #30]
 8003fcc:	2180      	movs	r1, #128	@ 0x80
 8003fce:	0209      	lsls	r1, r1, #8
 8003fd0:	4288      	cmp	r0, r1
 8003fd2:	d117      	bne.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003fd4:	6960      	ldr	r0, [r4, #20]
 8003fd6:	4006      	ands	r6, r0
 8003fd8:	6166      	str	r6, [r4, #20]
 8003fda:	7467      	strb	r7, [r4, #17]
 8003fdc:	2500      	movs	r5, #0
 8003fde:	211c      	movs	r1, #28
 8003fe0:	7c20      	ldrb	r0, [r4, #16]
 8003fe2:	f7fc fa4d 	bl	8000480 <USBPD_PE_Notification>
 8003fe6:	e00d      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003fe8:	68a0      	ldr	r0, [r4, #8]
 8003fea:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003fec:	2a00      	cmp	r2, #0
 8003fee:	d002      	beq.n	8003ff6 <PE_SubStateMachine_VconnSwap+0x24e>
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	7c20      	ldrb	r0, [r4, #16]
 8003ff4:	4790      	blx	r2
 8003ff6:	6960      	ldr	r0, [r4, #20]
 8003ff8:	4006      	ands	r6, r0
 8003ffa:	6166      	str	r6, [r4, #20]
 8003ffc:	7467      	strb	r7, [r4, #17]
 8003ffe:	2500      	movs	r5, #0
 8004000:	4813      	ldr	r0, [pc, #76]	@ (8004050 <.text_16>)
 8004002:	8460      	strh	r0, [r4, #34]	@ 0x22
 8004004:	0028      	movs	r0, r5
 8004006:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004008 <PE_ExtRevisionInteroperability_Cable>:
 8004008:	b538      	push	{r3, r4, r5, lr}
 800400a:	000a      	movs	r2, r1
 800400c:	6843      	ldr	r3, [r0, #4]
 800400e:	681c      	ldr	r4, [r3, #0]
 8004010:	2103      	movs	r1, #3
 8004012:	2503      	movs	r5, #3
 8004014:	4025      	ands	r5, r4
 8004016:	42aa      	cmp	r2, r5
 8004018:	d300      	bcc.n	800401c <PE_ExtRevisionInteroperability_Cable+0x14>
 800401a:	002a      	movs	r2, r5
 800401c:	4d06      	ldr	r5, [pc, #24]	@ (8004038 <.text_10>)
 800401e:	4025      	ands	r5, r4
 8004020:	0694      	lsls	r4, r2, #26
 8004022:	068a      	lsls	r2, r1, #26
 8004024:	4022      	ands	r2, r4
 8004026:	432a      	orrs	r2, r5
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	0e92      	lsrs	r2, r2, #26
 800402c:	4011      	ands	r1, r2
 800402e:	7c00      	ldrb	r0, [r0, #16]
 8004030:	f001 fb85 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 8004034:	bd31      	pop	{r0, r4, r5, pc}
	...

08004038 <.text_10>:
 8004038:	f3ffffff 	.word	0xf3ffffff

0800403c <.text_11>:
 800403c:	ffffefff 	.word	0xffffefff

08004040 <.text_12>:
 8004040:	00008096 	.word	0x00008096

08004044 <.text_13>:
 8004044:	0000f01f 	.word	0x0000f01f

08004048 <.text_14>:
 8004048:	00000262 	.word	0x00000262

0800404c <.text_15>:
 800404c:	0000801b 	.word	0x0000801b

08004050 <.text_16>:
 8004050:	0000802d 	.word	0x0000802d

08004054 <USBPD_PE_SVDM_RequestIdentity>:
 8004054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004056:	000a      	movs	r2, r1
 8004058:	49aa      	ldr	r1, [pc, #680]	@ (8004304 <.text_8>)
 800405a:	0083      	lsls	r3, r0, #2
 800405c:	58cb      	ldr	r3, [r1, r3]
 800405e:	2110      	movs	r1, #16
 8004060:	2401      	movs	r4, #1
 8004062:	681d      	ldr	r5, [r3, #0]
 8004064:	686d      	ldr	r5, [r5, #4]
 8004066:	0a6d      	lsrs	r5, r5, #9
 8004068:	4025      	ands	r5, r4
 800406a:	d004      	beq.n	8004076 <USBPD_PE_SVDM_RequestIdentity+0x22>
 800406c:	68dd      	ldr	r5, [r3, #12]
 800406e:	2d00      	cmp	r5, #0
 8004070:	d001      	beq.n	8004076 <USBPD_PE_SVDM_RequestIdentity+0x22>
 8004072:	2a02      	cmp	r2, #2
 8004074:	d101      	bne.n	800407a <USBPD_PE_SVDM_RequestIdentity+0x26>
 8004076:	2102      	movs	r1, #2
 8004078:	e02d      	b.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 800407a:	2532      	movs	r5, #50	@ 0x32
 800407c:	5d5d      	ldrb	r5, [r3, r5]
 800407e:	2d00      	cmp	r5, #0
 8004080:	d104      	bne.n	800408c <USBPD_PE_SVDM_RequestIdentity+0x38>
 8004082:	685d      	ldr	r5, [r3, #4]
 8004084:	682d      	ldr	r5, [r5, #0]
 8004086:	0b2d      	lsrs	r5, r5, #12
 8004088:	402c      	ands	r4, r5
 800408a:	d101      	bne.n	8004090 <USBPD_PE_SVDM_RequestIdentity+0x3c>
 800408c:	2103      	movs	r1, #3
 800408e:	e022      	b.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004090:	2433      	movs	r4, #51	@ 0x33
 8004092:	551a      	strb	r2, [r3, r4]
 8004094:	2507      	movs	r5, #7
 8004096:	2a00      	cmp	r2, #0
 8004098:	d002      	beq.n	80040a0 <USBPD_PE_SVDM_RequestIdentity+0x4c>
 800409a:	2a01      	cmp	r2, #1
 800409c:	d008      	beq.n	80040b0 <USBPD_PE_SVDM_RequestIdentity+0x5c>
 800409e:	e01a      	b.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	0a12      	lsrs	r2, r2, #8
 80040a6:	4015      	ands	r5, r2
 80040a8:	2d03      	cmp	r5, #3
 80040aa:	d114      	bne.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040ac:	217d      	movs	r1, #125	@ 0x7d
 80040ae:	e00c      	b.n	80040ca <USBPD_PE_SVDM_RequestIdentity+0x76>
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	6812      	ldr	r2, [r2, #0]
 80040b4:	4eab      	ldr	r6, [pc, #684]	@ (8004364 <.text_10>)
 80040b6:	4016      	ands	r6, r2
 80040b8:	2782      	movs	r7, #130	@ 0x82
 80040ba:	007f      	lsls	r7, r7, #1
 80040bc:	42be      	cmp	r6, r7
 80040be:	d003      	beq.n	80040c8 <USBPD_PE_SVDM_RequestIdentity+0x74>
 80040c0:	0a12      	lsrs	r2, r2, #8
 80040c2:	4015      	ands	r5, r2
 80040c4:	2d03      	cmp	r5, #3
 80040c6:	d106      	bne.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040c8:	2105      	movs	r1, #5
 80040ca:	2232      	movs	r2, #50	@ 0x32
 80040cc:	5499      	strb	r1, [r3, r2]
 80040ce:	6899      	ldr	r1, [r3, #8]
 80040d0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80040d2:	4788      	blx	r1
 80040d4:	2100      	movs	r1, #0
 80040d6:	0008      	movs	r0, r1
 80040d8:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080040da <USBPD_PE_SVDM_RequestSVID>:
 80040da:	b570      	push	{r4, r5, r6, lr}
 80040dc:	000a      	movs	r2, r1
 80040de:	4989      	ldr	r1, [pc, #548]	@ (8004304 <.text_8>)
 80040e0:	0083      	lsls	r3, r0, #2
 80040e2:	58cb      	ldr	r3, [r1, r3]
 80040e4:	2110      	movs	r1, #16
 80040e6:	68dc      	ldr	r4, [r3, #12]
 80040e8:	2c00      	cmp	r4, #0
 80040ea:	d001      	beq.n	80040f0 <USBPD_PE_SVDM_RequestSVID+0x16>
 80040ec:	2a02      	cmp	r2, #2
 80040ee:	d101      	bne.n	80040f4 <USBPD_PE_SVDM_RequestSVID+0x1a>
 80040f0:	2102      	movs	r1, #2
 80040f2:	e020      	b.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 80040f4:	2432      	movs	r4, #50	@ 0x32
 80040f6:	5d1c      	ldrb	r4, [r3, r4]
 80040f8:	2c00      	cmp	r4, #0
 80040fa:	d105      	bne.n	8004108 <USBPD_PE_SVDM_RequestSVID+0x2e>
 80040fc:	685c      	ldr	r4, [r3, #4]
 80040fe:	6825      	ldr	r5, [r4, #0]
 8004100:	2401      	movs	r4, #1
 8004102:	0b2e      	lsrs	r6, r5, #12
 8004104:	4026      	ands	r6, r4
 8004106:	d101      	bne.n	800410c <USBPD_PE_SVDM_RequestSVID+0x32>
 8004108:	2103      	movs	r1, #3
 800410a:	e014      	b.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 800410c:	056d      	lsls	r5, r5, #21
 800410e:	0f6d      	lsrs	r5, r5, #29
 8004110:	2d03      	cmp	r5, #3
 8004112:	d110      	bne.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004114:	2533      	movs	r5, #51	@ 0x33
 8004116:	555a      	strb	r2, [r3, r5]
 8004118:	257f      	movs	r5, #127	@ 0x7f
 800411a:	2632      	movs	r6, #50	@ 0x32
 800411c:	559d      	strb	r5, [r3, r6]
 800411e:	2a00      	cmp	r2, #0
 8004120:	d005      	beq.n	800412e <USBPD_PE_SVDM_RequestSVID+0x54>
 8004122:	2a01      	cmp	r2, #1
 8004124:	d107      	bne.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004126:	695a      	ldr	r2, [r3, #20]
 8004128:	0c12      	lsrs	r2, r2, #16
 800412a:	4014      	ands	r4, r2
 800412c:	d003      	beq.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 800412e:	6899      	ldr	r1, [r3, #8]
 8004130:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004132:	4788      	blx	r1
 8004134:	2100      	movs	r1, #0
 8004136:	0008      	movs	r0, r1
 8004138:	bd70      	pop	{r4, r5, r6, pc}

0800413a <USBPD_PE_SVDM_RequestMode>:
 800413a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800413c:	000b      	movs	r3, r1
 800413e:	4971      	ldr	r1, [pc, #452]	@ (8004304 <.text_8>)
 8004140:	0084      	lsls	r4, r0, #2
 8004142:	590c      	ldr	r4, [r1, r4]
 8004144:	2110      	movs	r1, #16
 8004146:	68e5      	ldr	r5, [r4, #12]
 8004148:	2d00      	cmp	r5, #0
 800414a:	d001      	beq.n	8004150 <USBPD_PE_SVDM_RequestMode+0x16>
 800414c:	2b02      	cmp	r3, #2
 800414e:	d101      	bne.n	8004154 <USBPD_PE_SVDM_RequestMode+0x1a>
 8004150:	2102      	movs	r1, #2
 8004152:	e023      	b.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 8004154:	2532      	movs	r5, #50	@ 0x32
 8004156:	5d65      	ldrb	r5, [r4, r5]
 8004158:	2d00      	cmp	r5, #0
 800415a:	d105      	bne.n	8004168 <USBPD_PE_SVDM_RequestMode+0x2e>
 800415c:	6865      	ldr	r5, [r4, #4]
 800415e:	682e      	ldr	r6, [r5, #0]
 8004160:	2501      	movs	r5, #1
 8004162:	0b37      	lsrs	r7, r6, #12
 8004164:	402f      	ands	r7, r5
 8004166:	d101      	bne.n	800416c <USBPD_PE_SVDM_RequestMode+0x32>
 8004168:	2103      	movs	r1, #3
 800416a:	e017      	b.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 800416c:	0576      	lsls	r6, r6, #21
 800416e:	0f76      	lsrs	r6, r6, #29
 8004170:	2e03      	cmp	r6, #3
 8004172:	d113      	bne.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 8004174:	2633      	movs	r6, #51	@ 0x33
 8004176:	55a3      	strb	r3, [r4, r6]
 8004178:	2681      	movs	r6, #129	@ 0x81
 800417a:	2732      	movs	r7, #50	@ 0x32
 800417c:	55e6      	strb	r6, [r4, r7]
 800417e:	2696      	movs	r6, #150	@ 0x96
 8004180:	00b6      	lsls	r6, r6, #2
 8004182:	53a2      	strh	r2, [r4, r6]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <USBPD_PE_SVDM_RequestMode+0x5a>
 8004188:	2b01      	cmp	r3, #1
 800418a:	d107      	bne.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 800418c:	6962      	ldr	r2, [r4, #20]
 800418e:	0c12      	lsrs	r2, r2, #16
 8004190:	4015      	ands	r5, r2
 8004192:	d003      	beq.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 8004194:	68a1      	ldr	r1, [r4, #8]
 8004196:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004198:	4788      	blx	r1
 800419a:	2100      	movs	r1, #0
 800419c:	0008      	movs	r0, r1
 800419e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080041a0 <USBPD_PE_SVDM_RequestModeEnter>:
 80041a0:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 80041a2:	4858      	ldr	r0, [pc, #352]	@ (8004304 <.text_8>)
 80041a4:	466c      	mov	r4, sp
 80041a6:	7824      	ldrb	r4, [r4, #0]
 80041a8:	00a4      	lsls	r4, r4, #2
 80041aa:	5904      	ldr	r4, [r0, r4]
 80041ac:	2010      	movs	r0, #16
 80041ae:	68e5      	ldr	r5, [r4, #12]
 80041b0:	2d00      	cmp	r5, #0
 80041b2:	d101      	bne.n	80041b8 <USBPD_PE_SVDM_RequestModeEnter+0x18>
 80041b4:	2002      	movs	r0, #2
 80041b6:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80041b8:	2532      	movs	r5, #50	@ 0x32
 80041ba:	5d65      	ldrb	r5, [r4, r5]
 80041bc:	2d00      	cmp	r5, #0
 80041be:	d105      	bne.n	80041cc <USBPD_PE_SVDM_RequestModeEnter+0x2c>
 80041c0:	6865      	ldr	r5, [r4, #4]
 80041c2:	682e      	ldr	r6, [r5, #0]
 80041c4:	2501      	movs	r5, #1
 80041c6:	0b37      	lsrs	r7, r6, #12
 80041c8:	402f      	ands	r7, r5
 80041ca:	d101      	bne.n	80041d0 <USBPD_PE_SVDM_RequestModeEnter+0x30>
 80041cc:	2003      	movs	r0, #3
 80041ce:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80041d0:	27e1      	movs	r7, #225	@ 0xe1
 80041d2:	00ff      	lsls	r7, r7, #3
 80041d4:	4037      	ands	r7, r6
 80041d6:	26c2      	movs	r6, #194	@ 0xc2
 80041d8:	00b6      	lsls	r6, r6, #2
 80041da:	42b7      	cmp	r7, r6
 80041dc:	d11e      	bne.n	800421c <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 80041de:	2633      	movs	r6, #51	@ 0x33
 80041e0:	55a1      	strb	r1, [r4, r6]
 80041e2:	2682      	movs	r6, #130	@ 0x82
 80041e4:	2732      	movs	r7, #50	@ 0x32
 80041e6:	55e6      	strb	r6, [r4, r7]
 80041e8:	2696      	movs	r6, #150	@ 0x96
 80041ea:	00b6      	lsls	r6, r6, #2
 80041ec:	53a2      	strh	r2, [r4, r6]
 80041ee:	6966      	ldr	r6, [r4, #20]
 80041f0:	4aaf      	ldr	r2, [pc, #700]	@ (80044b0 <.text_13>)
 80041f2:	4032      	ands	r2, r6
 80041f4:	019e      	lsls	r6, r3, #6
 80041f6:	23e0      	movs	r3, #224	@ 0xe0
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	4033      	ands	r3, r6
 80041fc:	4313      	orrs	r3, r2
 80041fe:	6163      	str	r3, [r4, #20]
 8004200:	2900      	cmp	r1, #0
 8004202:	d005      	beq.n	8004210 <USBPD_PE_SVDM_RequestModeEnter+0x70>
 8004204:	2902      	cmp	r1, #2
 8004206:	d000      	beq.n	800420a <USBPD_PE_SVDM_RequestModeEnter+0x6a>
 8004208:	d208      	bcs.n	800421c <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 800420a:	0c19      	lsrs	r1, r3, #16
 800420c:	400d      	ands	r5, r1
 800420e:	d005      	beq.n	800421c <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004210:	4668      	mov	r0, sp
 8004212:	7800      	ldrb	r0, [r0, #0]
 8004214:	68a1      	ldr	r1, [r4, #8]
 8004216:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004218:	4788      	blx	r1
 800421a:	2000      	movs	r0, #0
 800421c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800421e <USBPD_PE_SVDM_RequestModeExit>:
 800421e:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004220:	4838      	ldr	r0, [pc, #224]	@ (8004304 <.text_8>)
 8004222:	466c      	mov	r4, sp
 8004224:	7824      	ldrb	r4, [r4, #0]
 8004226:	00a4      	lsls	r4, r4, #2
 8004228:	5904      	ldr	r4, [r0, r4]
 800422a:	2010      	movs	r0, #16
 800422c:	68e5      	ldr	r5, [r4, #12]
 800422e:	2d00      	cmp	r5, #0
 8004230:	d101      	bne.n	8004236 <USBPD_PE_SVDM_RequestModeExit+0x18>
 8004232:	2002      	movs	r0, #2
 8004234:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004236:	2532      	movs	r5, #50	@ 0x32
 8004238:	5d65      	ldrb	r5, [r4, r5]
 800423a:	2d00      	cmp	r5, #0
 800423c:	d105      	bne.n	800424a <USBPD_PE_SVDM_RequestModeExit+0x2c>
 800423e:	6865      	ldr	r5, [r4, #4]
 8004240:	682e      	ldr	r6, [r5, #0]
 8004242:	2501      	movs	r5, #1
 8004244:	0b37      	lsrs	r7, r6, #12
 8004246:	402f      	ands	r7, r5
 8004248:	d101      	bne.n	800424e <USBPD_PE_SVDM_RequestModeExit+0x30>
 800424a:	2003      	movs	r0, #3
 800424c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800424e:	27e1      	movs	r7, #225	@ 0xe1
 8004250:	00ff      	lsls	r7, r7, #3
 8004252:	4037      	ands	r7, r6
 8004254:	26c2      	movs	r6, #194	@ 0xc2
 8004256:	00b6      	lsls	r6, r6, #2
 8004258:	42b7      	cmp	r7, r6
 800425a:	d11e      	bne.n	800429a <USBPD_PE_SVDM_RequestModeExit+0x7c>
 800425c:	2633      	movs	r6, #51	@ 0x33
 800425e:	55a1      	strb	r1, [r4, r6]
 8004260:	2683      	movs	r6, #131	@ 0x83
 8004262:	2732      	movs	r7, #50	@ 0x32
 8004264:	55e6      	strb	r6, [r4, r7]
 8004266:	2696      	movs	r6, #150	@ 0x96
 8004268:	00b6      	lsls	r6, r6, #2
 800426a:	53a2      	strh	r2, [r4, r6]
 800426c:	6966      	ldr	r6, [r4, #20]
 800426e:	4a90      	ldr	r2, [pc, #576]	@ (80044b0 <.text_13>)
 8004270:	4032      	ands	r2, r6
 8004272:	019e      	lsls	r6, r3, #6
 8004274:	23e0      	movs	r3, #224	@ 0xe0
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	4033      	ands	r3, r6
 800427a:	4313      	orrs	r3, r2
 800427c:	6163      	str	r3, [r4, #20]
 800427e:	2900      	cmp	r1, #0
 8004280:	d005      	beq.n	800428e <USBPD_PE_SVDM_RequestModeExit+0x70>
 8004282:	2902      	cmp	r1, #2
 8004284:	d000      	beq.n	8004288 <USBPD_PE_SVDM_RequestModeExit+0x6a>
 8004286:	d208      	bcs.n	800429a <USBPD_PE_SVDM_RequestModeExit+0x7c>
 8004288:	0c19      	lsrs	r1, r3, #16
 800428a:	400d      	ands	r5, r1
 800428c:	d005      	beq.n	800429a <USBPD_PE_SVDM_RequestModeExit+0x7c>
 800428e:	4668      	mov	r0, sp
 8004290:	7800      	ldrb	r0, [r0, #0]
 8004292:	68a1      	ldr	r1, [r4, #8]
 8004294:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004296:	4788      	blx	r1
 8004298:	2000      	movs	r0, #0
 800429a:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800429c <USBPD_PE_SVDM_RequestSpecific>:
 800429c:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800429e:	4819      	ldr	r0, [pc, #100]	@ (8004304 <.text_8>)
 80042a0:	466c      	mov	r4, sp
 80042a2:	7824      	ldrb	r4, [r4, #0]
 80042a4:	00a4      	lsls	r4, r4, #2
 80042a6:	5904      	ldr	r4, [r0, r4]
 80042a8:	2010      	movs	r0, #16
 80042aa:	68e5      	ldr	r5, [r4, #12]
 80042ac:	2d00      	cmp	r5, #0
 80042ae:	d101      	bne.n	80042b4 <USBPD_PE_SVDM_RequestSpecific+0x18>
 80042b0:	2002      	movs	r0, #2
 80042b2:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80042b4:	2532      	movs	r5, #50	@ 0x32
 80042b6:	5d65      	ldrb	r5, [r4, r5]
 80042b8:	2d00      	cmp	r5, #0
 80042ba:	d105      	bne.n	80042c8 <USBPD_PE_SVDM_RequestSpecific+0x2c>
 80042bc:	6865      	ldr	r5, [r4, #4]
 80042be:	682d      	ldr	r5, [r5, #0]
 80042c0:	2601      	movs	r6, #1
 80042c2:	0b2f      	lsrs	r7, r5, #12
 80042c4:	4037      	ands	r7, r6
 80042c6:	d101      	bne.n	80042cc <USBPD_PE_SVDM_RequestSpecific+0x30>
 80042c8:	2003      	movs	r0, #3
 80042ca:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80042cc:	6967      	ldr	r7, [r4, #20]
 80042ce:	0c3f      	lsrs	r7, r7, #16
 80042d0:	403e      	ands	r6, r7
 80042d2:	d101      	bne.n	80042d8 <USBPD_PE_SVDM_RequestSpecific+0x3c>
 80042d4:	000e      	movs	r6, r1
 80042d6:	d113      	bne.n	8004300 <USBPD_PE_SVDM_RequestSpecific+0x64>
 80042d8:	056d      	lsls	r5, r5, #21
 80042da:	0f6d      	lsrs	r5, r5, #29
 80042dc:	2d03      	cmp	r5, #3
 80042de:	d10f      	bne.n	8004300 <USBPD_PE_SVDM_RequestSpecific+0x64>
 80042e0:	2033      	movs	r0, #51	@ 0x33
 80042e2:	5421      	strb	r1, [r4, r0]
 80042e4:	2085      	movs	r0, #133	@ 0x85
 80042e6:	2132      	movs	r1, #50	@ 0x32
 80042e8:	5460      	strb	r0, [r4, r1]
 80042ea:	2095      	movs	r0, #149	@ 0x95
 80042ec:	0080      	lsls	r0, r0, #2
 80042ee:	1820      	adds	r0, r4, r0
 80042f0:	6002      	str	r2, [r0, #0]
 80042f2:	8083      	strh	r3, [r0, #4]
 80042f4:	4668      	mov	r0, sp
 80042f6:	7800      	ldrb	r0, [r0, #0]
 80042f8:	68a1      	ldr	r1, [r4, #8]
 80042fa:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80042fc:	4788      	blx	r1
 80042fe:	2000      	movs	r0, #0
 8004300:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08004304 <.text_8>:
 8004304:	200002e4 	.word	0x200002e4

08004308 <USBPD_PE_SVDM_RequestAttention>:
 8004308:	b538      	push	{r3, r4, r5, lr}
 800430a:	000b      	movs	r3, r1
 800430c:	4969      	ldr	r1, [pc, #420]	@ (80044b4 <.text_14>)
 800430e:	0084      	lsls	r4, r0, #2
 8004310:	590d      	ldr	r5, [r1, r4]
 8004312:	2110      	movs	r1, #16
 8004314:	68ec      	ldr	r4, [r5, #12]
 8004316:	2c00      	cmp	r4, #0
 8004318:	d001      	beq.n	800431e <USBPD_PE_SVDM_RequestAttention+0x16>
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <USBPD_PE_SVDM_RequestAttention+0x1a>
 800431e:	2102      	movs	r1, #2
 8004320:	e01e      	b.n	8004360 <USBPD_PE_SVDM_RequestAttention+0x58>
 8004322:	2332      	movs	r3, #50	@ 0x32
 8004324:	5ceb      	ldrb	r3, [r5, r3]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d104      	bne.n	8004334 <USBPD_PE_SVDM_RequestAttention+0x2c>
 800432a:	686b      	ldr	r3, [r5, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	04dc      	lsls	r4, r3, #19
 8004330:	0fe4      	lsrs	r4, r4, #31
 8004332:	d101      	bne.n	8004338 <USBPD_PE_SVDM_RequestAttention+0x30>
 8004334:	2103      	movs	r1, #3
 8004336:	e013      	b.n	8004360 <USBPD_PE_SVDM_RequestAttention+0x58>
 8004338:	055b      	lsls	r3, r3, #21
 800433a:	0f5b      	lsrs	r3, r3, #29
 800433c:	2b03      	cmp	r3, #3
 800433e:	d10f      	bne.n	8004360 <USBPD_PE_SVDM_RequestAttention+0x58>
 8004340:	2400      	movs	r4, #0
 8004342:	2333      	movs	r3, #51	@ 0x33
 8004344:	54ec      	strb	r4, [r5, r3]
 8004346:	2184      	movs	r1, #132	@ 0x84
 8004348:	2332      	movs	r3, #50	@ 0x32
 800434a:	54e9      	strb	r1, [r5, r3]
 800434c:	2195      	movs	r1, #149	@ 0x95
 800434e:	0089      	lsls	r1, r1, #2
 8004350:	1869      	adds	r1, r5, r1
 8004352:	2306      	movs	r3, #6
 8004354:	600b      	str	r3, [r1, #0]
 8004356:	808a      	strh	r2, [r1, #4]
 8004358:	68a9      	ldr	r1, [r5, #8]
 800435a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800435c:	4788      	blx	r1
 800435e:	2100      	movs	r1, #0
 8004360:	0008      	movs	r0, r1
 8004362:	bd32      	pop	{r1, r4, r5, pc}

08004364 <.text_10>:
 8004364:	00000704 	.word	0x00000704

08004368 <USBPD_PE_UVDM_RequestMessage>:
 8004368:	b570      	push	{r4, r5, r6, lr}
 800436a:	000a      	movs	r2, r1
 800436c:	4951      	ldr	r1, [pc, #324]	@ (80044b4 <.text_14>)
 800436e:	0083      	lsls	r3, r0, #2
 8004370:	58cb      	ldr	r3, [r1, r3]
 8004372:	2110      	movs	r1, #16
 8004374:	68dc      	ldr	r4, [r3, #12]
 8004376:	2c00      	cmp	r4, #0
 8004378:	d101      	bne.n	800437e <USBPD_PE_UVDM_RequestMessage+0x16>
 800437a:	2102      	movs	r1, #2
 800437c:	e01d      	b.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 800437e:	2432      	movs	r4, #50	@ 0x32
 8004380:	5d1c      	ldrb	r4, [r3, r4]
 8004382:	2c00      	cmp	r4, #0
 8004384:	d105      	bne.n	8004392 <USBPD_PE_UVDM_RequestMessage+0x2a>
 8004386:	685c      	ldr	r4, [r3, #4]
 8004388:	6824      	ldr	r4, [r4, #0]
 800438a:	2501      	movs	r5, #1
 800438c:	0b26      	lsrs	r6, r4, #12
 800438e:	402e      	ands	r6, r5
 8004390:	d101      	bne.n	8004396 <USBPD_PE_UVDM_RequestMessage+0x2e>
 8004392:	2103      	movs	r1, #3
 8004394:	e011      	b.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 8004396:	0be6      	lsrs	r6, r4, #15
 8004398:	4035      	ands	r5, r6
 800439a:	d101      	bne.n	80043a0 <USBPD_PE_UVDM_RequestMessage+0x38>
 800439c:	0015      	movs	r5, r2
 800439e:	d10c      	bne.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 80043a0:	0564      	lsls	r4, r4, #21
 80043a2:	0f64      	lsrs	r4, r4, #29
 80043a4:	2c03      	cmp	r4, #3
 80043a6:	d108      	bne.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 80043a8:	2133      	movs	r1, #51	@ 0x33
 80043aa:	545a      	strb	r2, [r3, r1]
 80043ac:	2186      	movs	r1, #134	@ 0x86
 80043ae:	2232      	movs	r2, #50	@ 0x32
 80043b0:	5499      	strb	r1, [r3, r2]
 80043b2:	6899      	ldr	r1, [r3, #8]
 80043b4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80043b6:	4788      	blx	r1
 80043b8:	2100      	movs	r1, #0
 80043ba:	0008      	movs	r0, r1
 80043bc:	bd70      	pop	{r4, r5, r6, pc}

080043be <PE_Receive_SVDM>:
 80043be:	493e      	ldr	r1, [pc, #248]	@ (80044b8 <.text_15>)
 80043c0:	1842      	adds	r2, r0, r1
 80043c2:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 80043c4:	0449      	lsls	r1, r1, #17
 80043c6:	0f49      	lsrs	r1, r1, #29
 80043c8:	1e49      	subs	r1, r1, #1
 80043ca:	7611      	strb	r1, [r2, #24]
 80043cc:	2131      	movs	r1, #49	@ 0x31
 80043ce:	5c41      	ldrb	r1, [r0, r1]
 80043d0:	2900      	cmp	r1, #0
 80043d2:	d000      	beq.n	80043d6 <PE_Receive_SVDM+0x18>
 80043d4:	4770      	bx	lr
 80043d6:	b570      	push	{r4, r5, r6, lr}
 80043d8:	2300      	movs	r3, #0
 80043da:	e010      	b.n	80043fe <PE_Receive_SVDM+0x40>
 80043dc:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80043de:	009c      	lsls	r4, r3, #2
 80043e0:	1909      	adds	r1, r1, r4
 80043e2:	798c      	ldrb	r4, [r1, #6]
 80043e4:	79cd      	ldrb	r5, [r1, #7]
 80043e6:	022d      	lsls	r5, r5, #8
 80043e8:	1964      	adds	r4, r4, r5
 80043ea:	7a0d      	ldrb	r5, [r1, #8]
 80043ec:	042d      	lsls	r5, r5, #16
 80043ee:	1964      	adds	r4, r4, r5
 80043f0:	7a49      	ldrb	r1, [r1, #9]
 80043f2:	0609      	lsls	r1, r1, #24
 80043f4:	1861      	adds	r1, r4, r1
 80043f6:	009c      	lsls	r4, r3, #2
 80043f8:	5111      	str	r1, [r2, r4]
 80043fa:	1c5b      	adds	r3, r3, #1
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	7e11      	ldrb	r1, [r2, #24]
 8004400:	428b      	cmp	r3, r1
 8004402:	dbeb      	blt.n	80043dc <PE_Receive_SVDM+0x1e>
 8004404:	0004      	movs	r4, r0
 8004406:	2503      	movs	r5, #3
 8004408:	4b2c      	ldr	r3, [pc, #176]	@ (80044bc <.text_16>)
 800440a:	482d      	ldr	r0, [pc, #180]	@ (80044c0 <.text_17>)
 800440c:	2694      	movs	r6, #148	@ 0x94
 800440e:	00b6      	lsls	r6, r6, #2
 8004410:	5da6      	ldrb	r6, [r4, r6]
 8004412:	06f6      	lsls	r6, r6, #27
 8004414:	0ef6      	lsrs	r6, r6, #27
 8004416:	1e76      	subs	r6, r6, #1
 8004418:	d00d      	beq.n	8004436 <PE_Receive_SVDM+0x78>
 800441a:	1e76      	subs	r6, r6, #1
 800441c:	d022      	beq.n	8004464 <PE_Receive_SVDM+0xa6>
 800441e:	1e76      	subs	r6, r6, #1
 8004420:	d025      	beq.n	800446e <PE_Receive_SVDM+0xb0>
 8004422:	1e76      	subs	r6, r6, #1
 8004424:	d028      	beq.n	8004478 <PE_Receive_SVDM+0xba>
 8004426:	1e76      	subs	r6, r6, #1
 8004428:	d02b      	beq.n	8004482 <PE_Receive_SVDM+0xc4>
 800442a:	1e76      	subs	r6, r6, #1
 800442c:	d02e      	beq.n	800448c <PE_Receive_SVDM+0xce>
 800442e:	3e0a      	subs	r6, #10
 8004430:	2e0f      	cmp	r6, #15
 8004432:	d937      	bls.n	80044a4 <PE_Receive_SVDM+0xe6>
 8004434:	bd70      	pop	{r4, r5, r6, pc}
 8004436:	2150      	movs	r1, #80	@ 0x50
 8004438:	7721      	strb	r1, [r4, #28]
 800443a:	6861      	ldr	r1, [r4, #4]
 800443c:	680a      	ldr	r2, [r1, #0]
 800443e:	0693      	lsls	r3, r2, #26
 8004440:	0fdb      	lsrs	r3, r3, #31
 8004442:	2694      	movs	r6, #148	@ 0x94
 8004444:	00b6      	lsls	r6, r6, #2
 8004446:	59a6      	ldr	r6, [r4, r6]
 8004448:	0b76      	lsrs	r6, r6, #13
 800444a:	4035      	ands	r5, r6
 800444c:	429d      	cmp	r5, r3
 800444e:	da00      	bge.n	8004452 <PE_Receive_SVDM+0x94>
 8004450:	002b      	movs	r3, r5
 8004452:	2520      	movs	r5, #32
 8004454:	43aa      	bics	r2, r5
 8004456:	015b      	lsls	r3, r3, #5
 8004458:	402b      	ands	r3, r5
 800445a:	4313      	orrs	r3, r2
 800445c:	600b      	str	r3, [r1, #0]
 800445e:	83e0      	strh	r0, [r4, #30]
 8004460:	2075      	movs	r0, #117	@ 0x75
 8004462:	e023      	b.n	80044ac <PE_Receive_SVDM+0xee>
 8004464:	2152      	movs	r1, #82	@ 0x52
 8004466:	7721      	strb	r1, [r4, #28]
 8004468:	83e0      	strh	r0, [r4, #30]
 800446a:	2076      	movs	r0, #118	@ 0x76
 800446c:	e01e      	b.n	80044ac <PE_Receive_SVDM+0xee>
 800446e:	2153      	movs	r1, #83	@ 0x53
 8004470:	7721      	strb	r1, [r4, #28]
 8004472:	83e0      	strh	r0, [r4, #30]
 8004474:	2078      	movs	r0, #120	@ 0x78
 8004476:	e019      	b.n	80044ac <PE_Receive_SVDM+0xee>
 8004478:	2054      	movs	r0, #84	@ 0x54
 800447a:	7720      	strb	r0, [r4, #28]
 800447c:	83e3      	strh	r3, [r4, #30]
 800447e:	2079      	movs	r0, #121	@ 0x79
 8004480:	e014      	b.n	80044ac <PE_Receive_SVDM+0xee>
 8004482:	2055      	movs	r0, #85	@ 0x55
 8004484:	7720      	strb	r0, [r4, #28]
 8004486:	83e3      	strh	r3, [r4, #30]
 8004488:	207a      	movs	r0, #122	@ 0x7a
 800448a:	e00f      	b.n	80044ac <PE_Receive_SVDM+0xee>
 800448c:	68e0      	ldr	r0, [r4, #12]
 800448e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <PE_Receive_SVDM+0xe2>
 8004494:	2900      	cmp	r1, #0
 8004496:	d000      	beq.n	800449a <PE_Receive_SVDM+0xdc>
 8004498:	2101      	movs	r1, #1
 800449a:	6812      	ldr	r2, [r2, #0]
 800449c:	7c20      	ldrb	r0, [r4, #16]
 800449e:	4798      	blx	r3
 80044a0:	7465      	strb	r5, [r4, #17]
 80044a2:	bd70      	pop	{r4, r5, r6, pc}
 80044a4:	215a      	movs	r1, #90	@ 0x5a
 80044a6:	7721      	strb	r1, [r4, #28]
 80044a8:	83e0      	strh	r0, [r4, #30]
 80044aa:	207b      	movs	r0, #123	@ 0x7b
 80044ac:	7460      	strb	r0, [r4, #17]
 80044ae:	bd70      	pop	{r4, r5, r6, pc}

080044b0 <.text_13>:
 80044b0:	fffffe3f 	.word	0xfffffe3f

080044b4 <.text_14>:
 80044b4:	200002e4 	.word	0x200002e4

080044b8 <.text_15>:
 80044b8:	00000494 	.word	0x00000494

080044bc <.text_16>:
 80044bc:	00008019 	.word	0x00008019

080044c0 <.text_17>:
 80044c0:	0000800f 	.word	0x0000800f

080044c4 <PE_StateMachine_VDM>:
 80044c4:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 80044c6:	b09c      	sub	sp, #112	@ 0x70
 80044c8:	0005      	movs	r5, r0
 80044ca:	2002      	movs	r0, #2
 80044cc:	9004      	str	r0, [sp, #16]
 80044ce:	7c6a      	ldrb	r2, [r5, #17]
 80044d0:	0010      	movs	r0, r2
 80044d2:	3875      	subs	r0, #117	@ 0x75
 80044d4:	2807      	cmp	r0, #7
 80044d6:	d206      	bcs.n	80044e6 <__iar_annotation$$branch+0x4>
 80044d8:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80044da:	7800      	ldrb	r0, [r0, #0]
 80044dc:	2814      	cmp	r0, #20
 80044de:	d002      	beq.n	80044e6 <__iar_annotation$$branch+0x4>
 80044e0:	2002      	movs	r0, #2

080044e2 <__iar_annotation$$branch>:
 80044e2:	f000 febc 	bl	800525e <__iar_annotation$$branch+0xce4>
 80044e6:	2094      	movs	r0, #148	@ 0x94
 80044e8:	0080      	lsls	r0, r0, #2
 80044ea:	182c      	adds	r4, r5, r0
 80044ec:	210b      	movs	r1, #11
 80044ee:	271e      	movs	r7, #30
 80044f0:	201f      	movs	r0, #31
 80044f2:	43c0      	mvns	r0, r0
 80044f4:	26c0      	movs	r6, #192	@ 0xc0
 80044f6:	43f6      	mvns	r6, r6
 80044f8:	2a75      	cmp	r2, #117	@ 0x75
 80044fa:	d041      	beq.n	8004580 <__iar_annotation$$branch+0x6>
 80044fc:	2a76      	cmp	r2, #118	@ 0x76
 80044fe:	d100      	bne.n	8004502 <__iar_annotation$$branch+0x20>
 8004500:	e0bb      	b.n	800467a <__iar_annotation$$branch+0x100>
 8004502:	2a77      	cmp	r2, #119	@ 0x77
 8004504:	d100      	bne.n	8004508 <__iar_annotation$$branch+0x26>
 8004506:	e144      	b.n	8004792 <__iar_annotation$$branch+0x218>
 8004508:	2a78      	cmp	r2, #120	@ 0x78
 800450a:	d100      	bne.n	800450e <__iar_annotation$$branch+0x2c>
 800450c:	e1b4      	b.n	8004878 <__iar_annotation$$branch+0x2fe>
 800450e:	2a79      	cmp	r2, #121	@ 0x79
 8004510:	d100      	bne.n	8004514 <__iar_annotation$$branch+0x32>
 8004512:	e216      	b.n	8004942 <__iar_annotation$$branch+0x3c8>
 8004514:	2a7a      	cmp	r2, #122	@ 0x7a
 8004516:	d100      	bne.n	800451a <__iar_annotation$$branch+0x38>
 8004518:	e24b      	b.n	80049b2 <__iar_annotation$$branch+0x438>
 800451a:	2a7b      	cmp	r2, #123	@ 0x7b
 800451c:	d100      	bne.n	8004520 <__iar_annotation$$branch+0x3e>
 800451e:	e292      	b.n	8004a46 <__iar_annotation$$branch+0x4cc>
 8004520:	2a7d      	cmp	r2, #125	@ 0x7d
 8004522:	d100      	bne.n	8004526 <__iar_annotation$$branch+0x44>
 8004524:	e2e0      	b.n	8004ae8 <__iar_annotation$$branch+0x56e>
 8004526:	2a7f      	cmp	r2, #127	@ 0x7f
 8004528:	d100      	bne.n	800452c <__iar_annotation$$branch+0x4a>
 800452a:	e352      	b.n	8004bd2 <__iar_annotation$$branch+0x658>
 800452c:	2a81      	cmp	r2, #129	@ 0x81
 800452e:	d100      	bne.n	8004532 <__iar_annotation$$branch+0x50>
 8004530:	e3c2      	b.n	8004cb8 <__iar_annotation$$branch+0x73e>
 8004532:	2a82      	cmp	r2, #130	@ 0x82
 8004534:	d101      	bne.n	800453a <__iar_annotation$$branch+0x4>

08004536 <__iar_annotation$$branch>:
 8004536:	f000 fc3b 	bl	8004db0 <__iar_annotation$$branch+0x836>
 800453a:	2a83      	cmp	r2, #131	@ 0x83
 800453c:	d101      	bne.n	8004542 <__iar_annotation$$branch+0x4>

0800453e <__iar_annotation$$branch>:
 800453e:	f000 fcc9 	bl	8004ed4 <__iar_annotation$$branch+0x95a>
 8004542:	2a84      	cmp	r2, #132	@ 0x84
 8004544:	d101      	bne.n	800454a <__iar_annotation$$branch+0x4>

08004546 <__iar_annotation$$branch>:
 8004546:	f000 fe38 	bl	80051ba <__iar_annotation$$branch+0xc40>
 800454a:	2a85      	cmp	r2, #133	@ 0x85
 800454c:	d101      	bne.n	8004552 <__iar_annotation$$branch+0x4>

0800454e <__iar_annotation$$branch>:
 800454e:	f000 fd5d 	bl	800500c <__iar_annotation$$branch+0xa92>
 8004552:	2a87      	cmp	r2, #135	@ 0x87
 8004554:	d100      	bne.n	8004558 <__iar_annotation$$branch+0xa>
 8004556:	e2fc      	b.n	8004b52 <__iar_annotation$$branch+0x5d8>
 8004558:	2a89      	cmp	r2, #137	@ 0x89
 800455a:	d100      	bne.n	800455e <__iar_annotation$$branch+0x10>
 800455c:	e375      	b.n	8004c4a <__iar_annotation$$branch+0x6d0>
 800455e:	2a8b      	cmp	r2, #139	@ 0x8b
 8004560:	d101      	bne.n	8004566 <__iar_annotation$$branch+0x4>

08004562 <__iar_annotation$$branch>:
 8004562:	f000 fbe4 	bl	8004d2e <__iar_annotation$$branch+0x7b4>
 8004566:	2a8c      	cmp	r2, #140	@ 0x8c
 8004568:	d101      	bne.n	800456e <__iar_annotation$$branch+0x4>

0800456a <__iar_annotation$$branch>:
 800456a:	f000 fc63 	bl	8004e34 <__iar_annotation$$branch+0x8ba>
 800456e:	2a8d      	cmp	r2, #141	@ 0x8d
 8004570:	d101      	bne.n	8004576 <__iar_annotation$$branch+0x4>

08004572 <__iar_annotation$$branch>:
 8004572:	f000 fcf7 	bl	8004f64 <__iar_annotation$$branch+0x9ea>
 8004576:	2a8f      	cmp	r2, #143	@ 0x8f
 8004578:	d101      	bne.n	800457e <__iar_annotation$$branch+0x4>

0800457a <__iar_annotation$$branch>:
 800457a:	f000 fda5 	bl	80050c8 <__iar_annotation$$branch+0xb4e>
 800457e:	e2b2      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 8004580:	2201      	movs	r2, #1
 8004582:	9203      	str	r2, [sp, #12]
 8004584:	03d3      	lsls	r3, r2, #15
 8004586:	8bea      	ldrh	r2, [r5, #30]
 8004588:	429a      	cmp	r2, r3
 800458a:	d100      	bne.n	800458e <__iar_annotation$$branch+0x14>
 800458c:	e262      	b.n	8004a54 <__iar_annotation$$branch+0x4da>
 800458e:	2701      	movs	r7, #1
 8004590:	6822      	ldr	r2, [r4, #0]
 8004592:	4010      	ands	r0, r2
 8004594:	4338      	orrs	r0, r7
 8004596:	6020      	str	r0, [r4, #0]
 8004598:	4303      	orrs	r3, r0
 800459a:	6023      	str	r3, [r4, #0]
 800459c:	6868      	ldr	r0, [r5, #4]
 800459e:	6800      	ldr	r0, [r0, #0]
 80045a0:	0942      	lsrs	r2, r0, #5
 80045a2:	403a      	ands	r2, r7
 80045a4:	48c9      	ldr	r0, [pc, #804]	@ (80048cc <__iar_annotation$$branch+0x352>)
 80045a6:	4018      	ands	r0, r3
 80045a8:	0352      	lsls	r2, r2, #13
 80045aa:	4302      	orrs	r2, r0
 80045ac:	6022      	str	r2, [r4, #0]
 80045ae:	6868      	ldr	r0, [r5, #4]
 80045b0:	6800      	ldr	r0, [r0, #0]
 80045b2:	4001      	ands	r1, r0
 80045b4:	2909      	cmp	r1, #9
 80045b6:	d051      	beq.n	800465c <__iar_annotation$$branch+0xe2>
 80045b8:	68e8      	ldr	r0, [r5, #12]
 80045ba:	2800      	cmp	r0, #0
 80045bc:	d04e      	beq.n	800465c <__iar_annotation$$branch+0xe2>
 80045be:	6803      	ldr	r3, [r0, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d04b      	beq.n	800465c <__iar_annotation$$branch+0xe2>
 80045c4:	0c10      	lsrs	r0, r2, #16
 80045c6:	21ff      	movs	r1, #255	@ 0xff
 80045c8:	0209      	lsls	r1, r1, #8
 80045ca:	4288      	cmp	r0, r1
 80045cc:	d146      	bne.n	800465c <__iar_annotation$$branch+0xe2>
 80045ce:	a90b      	add	r1, sp, #44	@ 0x2c
 80045d0:	7c28      	ldrb	r0, [r5, #16]
 80045d2:	4798      	blx	r3
 80045d4:	2803      	cmp	r0, #3
 80045d6:	d002      	beq.n	80045de <__iar_annotation$$branch+0x64>
 80045d8:	280f      	cmp	r0, #15
 80045da:	d005      	beq.n	80045e8 <__iar_annotation$$branch+0x6e>
 80045dc:	e03e      	b.n	800465c <__iar_annotation$$branch+0xe2>
 80045de:	6820      	ldr	r0, [r4, #0]
 80045e0:	21c0      	movs	r1, #192	@ 0xc0
 80045e2:	4301      	orrs	r1, r0
 80045e4:	6021      	str	r1, [r4, #0]
 80045e6:	e03e      	b.n	8004666 <__iar_annotation$$branch+0xec>
 80045e8:	6820      	ldr	r0, [r4, #0]
 80045ea:	4006      	ands	r6, r0
 80045ec:	2040      	movs	r0, #64	@ 0x40
 80045ee:	4330      	orrs	r0, r6
 80045f0:	6020      	str	r0, [r4, #0]
 80045f2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80045f4:	9015      	str	r0, [sp, #84]	@ 0x54
 80045f6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80045f8:	9016      	str	r0, [sp, #88]	@ 0x58
 80045fa:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80045fc:	9017      	str	r0, [sp, #92]	@ 0x5c
 80045fe:	2004      	movs	r0, #4
 8004600:	9003      	str	r0, [sp, #12]
 8004602:	a80b      	add	r0, sp, #44	@ 0x2c
 8004604:	2120      	movs	r1, #32
 8004606:	5c40      	ldrb	r0, [r0, r1]
 8004608:	0841      	lsrs	r1, r0, #1
 800460a:	4239      	tst	r1, r7
 800460c:	d003      	beq.n	8004616 <__iar_annotation$$branch+0x9c>
 800460e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004610:	9118      	str	r1, [sp, #96]	@ 0x60
 8004612:	2105      	movs	r1, #5
 8004614:	9103      	str	r1, [sp, #12]
 8004616:	08c2      	lsrs	r2, r0, #3
 8004618:	2101      	movs	r1, #1
 800461a:	4011      	ands	r1, r2
 800461c:	d008      	beq.n	8004630 <__iar_annotation$$branch+0xb6>
 800461e:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8004620:	aa14      	add	r2, sp, #80	@ 0x50
 8004622:	9b03      	ldr	r3, [sp, #12]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	50d6      	str	r6, [r2, r3]
 8004628:	9a03      	ldr	r2, [sp, #12]
 800462a:	1c52      	adds	r2, r2, #1
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	9203      	str	r2, [sp, #12]
 8004630:	0900      	lsrs	r0, r0, #4
 8004632:	4238      	tst	r0, r7
 8004634:	d017      	beq.n	8004666 <__iar_annotation$$branch+0xec>
 8004636:	2900      	cmp	r1, #0
 8004638:	d007      	beq.n	800464a <__iar_annotation$$branch+0xd0>
 800463a:	2000      	movs	r0, #0
 800463c:	a914      	add	r1, sp, #80	@ 0x50
 800463e:	9a03      	ldr	r2, [sp, #12]
 8004640:	0092      	lsls	r2, r2, #2
 8004642:	5088      	str	r0, [r1, r2]
 8004644:	9803      	ldr	r0, [sp, #12]
 8004646:	1c40      	adds	r0, r0, #1
 8004648:	9003      	str	r0, [sp, #12]
 800464a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800464c:	a914      	add	r1, sp, #80	@ 0x50
 800464e:	9a03      	ldr	r2, [sp, #12]
 8004650:	0092      	lsls	r2, r2, #2
 8004652:	5088      	str	r0, [r1, r2]
 8004654:	9803      	ldr	r0, [sp, #12]
 8004656:	1c40      	adds	r0, r0, #1
 8004658:	9003      	str	r0, [sp, #12]
 800465a:	e004      	b.n	8004666 <__iar_annotation$$branch+0xec>
 800465c:	6820      	ldr	r0, [r4, #0]
 800465e:	4006      	ands	r6, r0
 8004660:	2080      	movs	r0, #128	@ 0x80
 8004662:	4330      	orrs	r0, r6
 8004664:	6020      	str	r0, [r4, #0]
 8004666:	6820      	ldr	r0, [r4, #0]
 8004668:	9014      	str	r0, [sp, #80]	@ 0x50
 800466a:	2000      	movs	r0, #0
 800466c:	9002      	str	r0, [sp, #8]
 800466e:	2003      	movs	r0, #3
 8004670:	9001      	str	r0, [sp, #4]
 8004672:	9803      	ldr	r0, [sp, #12]
 8004674:	9000      	str	r0, [sp, #0]
 8004676:	ab14      	add	r3, sp, #80	@ 0x50
 8004678:	e22f      	b.n	8004ada <__iar_annotation$$branch+0x560>
 800467a:	2201      	movs	r2, #1
 800467c:	466b      	mov	r3, sp
 800467e:	731a      	strb	r2, [r3, #12]
 8004680:	03d2      	lsls	r2, r2, #15
 8004682:	8beb      	ldrh	r3, [r5, #30]
 8004684:	4293      	cmp	r3, r2
 8004686:	d100      	bne.n	800468a <__iar_annotation$$branch+0x110>
 8004688:	e1e4      	b.n	8004a54 <__iar_annotation$$branch+0x4da>
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	4018      	ands	r0, r3
 800468e:	2302      	movs	r3, #2
 8004690:	4303      	orrs	r3, r0
 8004692:	6023      	str	r3, [r4, #0]
 8004694:	431a      	orrs	r2, r3
 8004696:	6022      	str	r2, [r4, #0]
 8004698:	6868      	ldr	r0, [r5, #4]
 800469a:	6803      	ldr	r3, [r0, #0]
 800469c:	0698      	lsls	r0, r3, #26
 800469e:	0fc0      	lsrs	r0, r0, #31
 80046a0:	4b8a      	ldr	r3, [pc, #552]	@ (80048cc <__iar_annotation$$branch+0x352>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	0340      	lsls	r0, r0, #13
 80046a6:	4318      	orrs	r0, r3
 80046a8:	6020      	str	r0, [r4, #0]
 80046aa:	686a      	ldr	r2, [r5, #4]
 80046ac:	6812      	ldr	r2, [r2, #0]
 80046ae:	4011      	ands	r1, r2
 80046b0:	2909      	cmp	r1, #9
 80046b2:	d05f      	beq.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046b4:	68e9      	ldr	r1, [r5, #12]
 80046b6:	684b      	ldr	r3, [r1, #4]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d05b      	beq.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046bc:	0c00      	lsrs	r0, r0, #16
 80046be:	21ff      	movs	r1, #255	@ 0xff
 80046c0:	0209      	lsls	r1, r1, #8
 80046c2:	4288      	cmp	r0, r1
 80046c4:	d156      	bne.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046c6:	4882      	ldr	r0, [pc, #520]	@ (80048d0 <__iar_annotation$$branch+0x356>)
 80046c8:	182a      	adds	r2, r5, r0
 80046ca:	a905      	add	r1, sp, #20
 80046cc:	7c28      	ldrb	r0, [r5, #16]
 80046ce:	4798      	blx	r3
 80046d0:	2803      	cmp	r0, #3
 80046d2:	d04b      	beq.n	800476c <__iar_annotation$$branch+0x1f2>
 80046d4:	280f      	cmp	r0, #15
 80046d6:	d14d      	bne.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046d8:	6820      	ldr	r0, [r4, #0]
 80046da:	4006      	ands	r6, r0
 80046dc:	2040      	movs	r0, #64	@ 0x40
 80046de:	4330      	orrs	r0, r6
 80046e0:	6020      	str	r0, [r4, #0]
 80046e2:	211c      	movs	r1, #28
 80046e4:	a806      	add	r0, sp, #24
 80046e6:	f010 fdc2 	bl	801526e <__aeabi_memclr>
 80046ea:	2300      	movs	r3, #0
 80046ec:	2200      	movs	r2, #0
 80046ee:	a806      	add	r0, sp, #24
 80046f0:	9000      	str	r0, [sp, #0]
 80046f2:	e014      	b.n	800471e <__iar_annotation$$branch+0x1a4>
 80046f4:	005f      	lsls	r7, r3, #1
 80046f6:	5bf6      	ldrh	r6, [r6, r7]
 80046f8:	0436      	lsls	r6, r6, #16
 80046fa:	430e      	orrs	r6, r1
 80046fc:	6006      	str	r6, [r0, #0]
 80046fe:	e00d      	b.n	800471c <__iar_annotation$$branch+0x1a2>
 8004700:	1c52      	adds	r2, r2, #1
 8004702:	9800      	ldr	r0, [sp, #0]
 8004704:	1d00      	adds	r0, r0, #4
 8004706:	0859      	lsrs	r1, r3, #1
 8004708:	0089      	lsls	r1, r1, #2
 800470a:	1840      	adds	r0, r0, r1
 800470c:	07d9      	lsls	r1, r3, #31
 800470e:	6801      	ldr	r1, [r0, #0]
 8004710:	9e05      	ldr	r6, [sp, #20]
 8004712:	d5ef      	bpl.n	80046f4 <__iar_annotation$$branch+0x17a>
 8004714:	005f      	lsls	r7, r3, #1
 8004716:	5bf6      	ldrh	r6, [r6, r7]
 8004718:	4331      	orrs	r1, r6
 800471a:	6001      	str	r1, [r0, #0]
 800471c:	1c5b      	adds	r3, r3, #1
 800471e:	486d      	ldr	r0, [pc, #436]	@ (80048d4 <__iar_annotation$$branch+0x35a>)
 8004720:	1828      	adds	r0, r5, r0
 8004722:	7840      	ldrb	r0, [r0, #1]
 8004724:	4283      	cmp	r3, r0
 8004726:	d201      	bcs.n	800472c <__iar_annotation$$branch+0x1b2>
 8004728:	2b0c      	cmp	r3, #12
 800472a:	d3e9      	bcc.n	8004700 <__iar_annotation$$branch+0x186>
 800472c:	1a80      	subs	r0, r0, r2
 800472e:	4969      	ldr	r1, [pc, #420]	@ (80048d4 <__iar_annotation$$branch+0x35a>)
 8004730:	1869      	adds	r1, r5, r1
 8004732:	7048      	strb	r0, [r1, #1]
 8004734:	b2d0      	uxtb	r0, r2
 8004736:	280c      	cmp	r0, #12
 8004738:	d111      	bne.n	800475e <__iar_annotation$$branch+0x1e4>
 800473a:	6820      	ldr	r0, [r4, #0]
 800473c:	9006      	str	r0, [sp, #24]
 800473e:	2000      	movs	r0, #0
 8004740:	9002      	str	r0, [sp, #8]
 8004742:	2077      	movs	r0, #119	@ 0x77
 8004744:	9001      	str	r0, [sp, #4]
 8004746:	2007      	movs	r0, #7
 8004748:	9000      	str	r0, [sp, #0]
 800474a:	ab06      	add	r3, sp, #24
 800474c:	220f      	movs	r2, #15
 800474e:	2031      	movs	r0, #49	@ 0x31
 8004750:	5c29      	ldrb	r1, [r5, r0]
 8004752:	0028      	movs	r0, r5
 8004754:	f7fc ff07 	bl	8001566 <PE_Send_DataMessage>
 8004758:	485f      	ldr	r0, [pc, #380]	@ (80048d8 <__iar_annotation$$branch+0x35e>)
 800475a:	83e8      	strh	r0, [r5, #30]
 800475c:	e1c3      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 800475e:	0612      	lsls	r2, r2, #24
 8004760:	0e50      	lsrs	r0, r2, #25
 8004762:	1c80      	adds	r0, r0, #2
 8004764:	4669      	mov	r1, sp
 8004766:	7308      	strb	r0, [r1, #12]
 8004768:	6820      	ldr	r0, [r4, #0]
 800476a:	e008      	b.n	800477e <__iar_annotation$$branch+0x204>
 800476c:	6821      	ldr	r1, [r4, #0]
 800476e:	20c0      	movs	r0, #192	@ 0xc0
 8004770:	4308      	orrs	r0, r1
 8004772:	e003      	b.n	800477c <__iar_annotation$$branch+0x202>
 8004774:	6820      	ldr	r0, [r4, #0]
 8004776:	4006      	ands	r6, r0
 8004778:	2080      	movs	r0, #128	@ 0x80
 800477a:	4330      	orrs	r0, r6
 800477c:	6020      	str	r0, [r4, #0]
 800477e:	9006      	str	r0, [sp, #24]
 8004780:	2000      	movs	r0, #0
 8004782:	9002      	str	r0, [sp, #8]
 8004784:	2003      	movs	r0, #3
 8004786:	9001      	str	r0, [sp, #4]
 8004788:	4668      	mov	r0, sp
 800478a:	7b00      	ldrb	r0, [r0, #12]
 800478c:	9000      	str	r0, [sp, #0]
 800478e:	ab06      	add	r3, sp, #24
 8004790:	e1a3      	b.n	8004ada <__iar_annotation$$branch+0x560>
 8004792:	2180      	movs	r1, #128	@ 0x80
 8004794:	0209      	lsls	r1, r1, #8
 8004796:	8bea      	ldrh	r2, [r5, #30]
 8004798:	428a      	cmp	r2, r1
 800479a:	d100      	bne.n	800479e <__iar_annotation$$branch+0x224>
 800479c:	e15a      	b.n	8004a54 <__iar_annotation$$branch+0x4da>
 800479e:	6822      	ldr	r2, [r4, #0]
 80047a0:	4010      	ands	r0, r2
 80047a2:	2202      	movs	r2, #2
 80047a4:	4302      	orrs	r2, r0
 80047a6:	6022      	str	r2, [r4, #0]
 80047a8:	b292      	uxth	r2, r2
 80047aa:	20ff      	movs	r0, #255	@ 0xff
 80047ac:	0600      	lsls	r0, r0, #24
 80047ae:	4310      	orrs	r0, r2
 80047b0:	6020      	str	r0, [r4, #0]
 80047b2:	4301      	orrs	r1, r0
 80047b4:	6021      	str	r1, [r4, #0]
 80047b6:	2701      	movs	r7, #1
 80047b8:	6868      	ldr	r0, [r5, #4]
 80047ba:	6800      	ldr	r0, [r0, #0]
 80047bc:	0940      	lsrs	r0, r0, #5
 80047be:	4038      	ands	r0, r7
 80047c0:	4a42      	ldr	r2, [pc, #264]	@ (80048cc <__iar_annotation$$branch+0x352>)
 80047c2:	400a      	ands	r2, r1
 80047c4:	0340      	lsls	r0, r0, #13
 80047c6:	4310      	orrs	r0, r2
 80047c8:	6020      	str	r0, [r4, #0]
 80047ca:	4006      	ands	r6, r0
 80047cc:	2040      	movs	r0, #64	@ 0x40
 80047ce:	4330      	orrs	r0, r6
 80047d0:	6020      	str	r0, [r4, #0]
 80047d2:	aa03      	add	r2, sp, #12
 80047d4:	a905      	add	r1, sp, #20
 80047d6:	7c28      	ldrb	r0, [r5, #16]
 80047d8:	68eb      	ldr	r3, [r5, #12]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	4798      	blx	r3
 80047de:	211c      	movs	r1, #28
 80047e0:	a806      	add	r0, sp, #24
 80047e2:	f010 fd44 	bl	801526e <__aeabi_memclr>
 80047e6:	2100      	movs	r1, #0
 80047e8:	2200      	movs	r2, #0
 80047ea:	a806      	add	r0, sp, #24
 80047ec:	002c      	movs	r4, r5
 80047ee:	e016      	b.n	800481e <__iar_annotation$$branch+0x2a4>
 80047f0:	004d      	lsls	r5, r1, #1
 80047f2:	5b75      	ldrh	r5, [r6, r5]
 80047f4:	042d      	lsls	r5, r5, #16
 80047f6:	4666      	mov	r6, ip
 80047f8:	4335      	orrs	r5, r6
 80047fa:	601d      	str	r5, [r3, #0]
 80047fc:	e00e      	b.n	800481c <__iar_annotation$$branch+0x2a2>
 80047fe:	1c52      	adds	r2, r2, #1
 8004800:	1d03      	adds	r3, r0, #4
 8004802:	084d      	lsrs	r5, r1, #1
 8004804:	00ad      	lsls	r5, r5, #2
 8004806:	195b      	adds	r3, r3, r5
 8004808:	4239      	tst	r1, r7
 800480a:	681e      	ldr	r6, [r3, #0]
 800480c:	46b4      	mov	ip, r6
 800480e:	9e05      	ldr	r6, [sp, #20]
 8004810:	d0ee      	beq.n	80047f0 <__iar_annotation$$branch+0x276>
 8004812:	004d      	lsls	r5, r1, #1
 8004814:	5b75      	ldrh	r5, [r6, r5]
 8004816:	4666      	mov	r6, ip
 8004818:	432e      	orrs	r6, r5
 800481a:	601e      	str	r6, [r3, #0]
 800481c:	1c49      	adds	r1, r1, #1
 800481e:	4b2d      	ldr	r3, [pc, #180]	@ (80048d4 <__iar_annotation$$branch+0x35a>)
 8004820:	18e3      	adds	r3, r4, r3
 8004822:	785b      	ldrb	r3, [r3, #1]
 8004824:	4299      	cmp	r1, r3
 8004826:	d201      	bcs.n	800482c <__iar_annotation$$branch+0x2b2>
 8004828:	290c      	cmp	r1, #12
 800482a:	d3e8      	bcc.n	80047fe <__iar_annotation$$branch+0x284>
 800482c:	1a98      	subs	r0, r3, r2
 800482e:	4929      	ldr	r1, [pc, #164]	@ (80048d4 <__iar_annotation$$branch+0x35a>)
 8004830:	1861      	adds	r1, r4, r1
 8004832:	7048      	strb	r0, [r1, #1]
 8004834:	b2d0      	uxtb	r0, r2
 8004836:	280c      	cmp	r0, #12
 8004838:	d10f      	bne.n	800485a <__iar_annotation$$branch+0x2e0>
 800483a:	2000      	movs	r0, #0
 800483c:	9002      	str	r0, [sp, #8]
 800483e:	2077      	movs	r0, #119	@ 0x77
 8004840:	9001      	str	r0, [sp, #4]
 8004842:	2007      	movs	r0, #7
 8004844:	9000      	str	r0, [sp, #0]
 8004846:	ab06      	add	r3, sp, #24
 8004848:	220f      	movs	r2, #15
 800484a:	2031      	movs	r0, #49	@ 0x31
 800484c:	5c21      	ldrb	r1, [r4, r0]
 800484e:	0020      	movs	r0, r4
 8004850:	f7fc fe89 	bl	8001566 <PE_Send_DataMessage>
 8004854:	4820      	ldr	r0, [pc, #128]	@ (80048d8 <__iar_annotation$$branch+0x35e>)
 8004856:	83e0      	strh	r0, [r4, #30]
 8004858:	e145      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 800485a:	2000      	movs	r0, #0
 800485c:	9002      	str	r0, [sp, #8]
 800485e:	2003      	movs	r0, #3
 8004860:	9001      	str	r0, [sp, #4]
 8004862:	0610      	lsls	r0, r2, #24
 8004864:	0e40      	lsrs	r0, r0, #25
 8004866:	1c80      	adds	r0, r0, #2
 8004868:	b2c0      	uxtb	r0, r0
 800486a:	9000      	str	r0, [sp, #0]
 800486c:	ab06      	add	r3, sp, #24
 800486e:	220f      	movs	r2, #15
 8004870:	2031      	movs	r0, #49	@ 0x31
 8004872:	5c21      	ldrb	r1, [r4, r0]
 8004874:	0020      	movs	r0, r4
 8004876:	e134      	b.n	8004ae2 <__iar_annotation$$branch+0x568>
 8004878:	2201      	movs	r2, #1
 800487a:	9206      	str	r2, [sp, #24]
 800487c:	03d2      	lsls	r2, r2, #15
 800487e:	8beb      	ldrh	r3, [r5, #30]
 8004880:	4293      	cmp	r3, r2
 8004882:	d100      	bne.n	8004886 <__iar_annotation$$branch+0x30c>
 8004884:	e3c1      	b.n	800500a <__iar_annotation$$branch+0xa90>
 8004886:	6823      	ldr	r3, [r4, #0]
 8004888:	4018      	ands	r0, r3
 800488a:	2303      	movs	r3, #3
 800488c:	4303      	orrs	r3, r0
 800488e:	6023      	str	r3, [r4, #0]
 8004890:	431a      	orrs	r2, r3
 8004892:	6022      	str	r2, [r4, #0]
 8004894:	6868      	ldr	r0, [r5, #4]
 8004896:	6803      	ldr	r3, [r0, #0]
 8004898:	0698      	lsls	r0, r3, #26
 800489a:	0fc0      	lsrs	r0, r0, #31
 800489c:	4b0b      	ldr	r3, [pc, #44]	@ (80048cc <__iar_annotation$$branch+0x352>)
 800489e:	4013      	ands	r3, r2
 80048a0:	0340      	lsls	r0, r0, #13
 80048a2:	4318      	orrs	r0, r3
 80048a4:	6020      	str	r0, [r4, #0]
 80048a6:	686a      	ldr	r2, [r5, #4]
 80048a8:	6812      	ldr	r2, [r2, #0]
 80048aa:	4011      	ands	r1, r2
 80048ac:	2909      	cmp	r1, #9
 80048ae:	d037      	beq.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048b0:	68e9      	ldr	r1, [r5, #12]
 80048b2:	688f      	ldr	r7, [r1, #8]
 80048b4:	2f00      	cmp	r7, #0
 80048b6:	d033      	beq.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048b8:	ab03      	add	r3, sp, #12
 80048ba:	aa05      	add	r2, sp, #20
 80048bc:	0c01      	lsrs	r1, r0, #16
 80048be:	7c28      	ldrb	r0, [r5, #16]
 80048c0:	47b8      	blx	r7
 80048c2:	2803      	cmp	r0, #3
 80048c4:	d00a      	beq.n	80048dc <__iar_annotation$$branch+0x362>
 80048c6:	280f      	cmp	r0, #15
 80048c8:	d00d      	beq.n	80048e6 <__iar_annotation$$branch+0x36c>
 80048ca:	e029      	b.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048cc:	ffff9fff 	.word	0xffff9fff
 80048d0:	000004ad 	.word	0x000004ad
 80048d4:	000004ac 	.word	0x000004ac
 80048d8:	0000800f 	.word	0x0000800f
 80048dc:	6820      	ldr	r0, [r4, #0]
 80048de:	21c0      	movs	r1, #192	@ 0xc0
 80048e0:	4301      	orrs	r1, r0
 80048e2:	6021      	str	r1, [r4, #0]
 80048e4:	e023      	b.n	800492e <__iar_annotation$$branch+0x3b4>
 80048e6:	4668      	mov	r0, sp
 80048e8:	7b00      	ldrb	r0, [r0, #12]
 80048ea:	2800      	cmp	r0, #0
 80048ec:	d018      	beq.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048ee:	4668      	mov	r0, sp
 80048f0:	7b02      	ldrb	r2, [r0, #12]
 80048f2:	2a07      	cmp	r2, #7
 80048f4:	d214      	bcs.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048f6:	6820      	ldr	r0, [r4, #0]
 80048f8:	4006      	ands	r6, r0
 80048fa:	2040      	movs	r0, #64	@ 0x40
 80048fc:	4330      	orrs	r0, r6
 80048fe:	6020      	str	r0, [r4, #0]
 8004900:	2300      	movs	r3, #0
 8004902:	9806      	ldr	r0, [sp, #24]
 8004904:	4293      	cmp	r3, r2
 8004906:	d211      	bcs.n	800492c <__iar_annotation$$branch+0x3b2>
 8004908:	9905      	ldr	r1, [sp, #20]
 800490a:	6809      	ldr	r1, [r1, #0]
 800490c:	ae07      	add	r6, sp, #28
 800490e:	1d36      	adds	r6, r6, #4
 8004910:	009f      	lsls	r7, r3, #2
 8004912:	51f1      	str	r1, [r6, r7]
 8004914:	9905      	ldr	r1, [sp, #20]
 8004916:	1d09      	adds	r1, r1, #4
 8004918:	9105      	str	r1, [sp, #20]
 800491a:	1c40      	adds	r0, r0, #1
 800491c:	1c5b      	adds	r3, r3, #1
 800491e:	e7f1      	b.n	8004904 <__iar_annotation$$branch+0x38a>
 8004920:	6820      	ldr	r0, [r4, #0]
 8004922:	4006      	ands	r6, r0
 8004924:	2080      	movs	r0, #128	@ 0x80
 8004926:	4330      	orrs	r0, r6
 8004928:	6020      	str	r0, [r4, #0]
 800492a:	e000      	b.n	800492e <__iar_annotation$$branch+0x3b4>
 800492c:	9006      	str	r0, [sp, #24]
 800492e:	6820      	ldr	r0, [r4, #0]
 8004930:	9007      	str	r0, [sp, #28]
 8004932:	2000      	movs	r0, #0
 8004934:	9002      	str	r0, [sp, #8]
 8004936:	2003      	movs	r0, #3
 8004938:	9001      	str	r0, [sp, #4]
 800493a:	9806      	ldr	r0, [sp, #24]
 800493c:	9000      	str	r0, [sp, #0]
 800493e:	ab07      	add	r3, sp, #28
 8004940:	e0cb      	b.n	8004ada <__iar_annotation$$branch+0x560>
 8004942:	2180      	movs	r1, #128	@ 0x80
 8004944:	0209      	lsls	r1, r1, #8
 8004946:	8bea      	ldrh	r2, [r5, #30]
 8004948:	428a      	cmp	r2, r1
 800494a:	d100      	bne.n	800494e <__iar_annotation$$branch+0x3d4>
 800494c:	e35d      	b.n	800500a <__iar_annotation$$branch+0xa90>
 800494e:	6822      	ldr	r2, [r4, #0]
 8004950:	4010      	ands	r0, r2
 8004952:	2204      	movs	r2, #4
 8004954:	4302      	orrs	r2, r0
 8004956:	6022      	str	r2, [r4, #0]
 8004958:	4311      	orrs	r1, r2
 800495a:	6021      	str	r1, [r4, #0]
 800495c:	2001      	movs	r0, #1
 800495e:	686a      	ldr	r2, [r5, #4]
 8004960:	6812      	ldr	r2, [r2, #0]
 8004962:	0952      	lsrs	r2, r2, #5
 8004964:	4002      	ands	r2, r0
 8004966:	4ba6      	ldr	r3, [pc, #664]	@ (8004c00 <__iar_annotation$$branch+0x686>)
 8004968:	400b      	ands	r3, r1
 800496a:	0351      	lsls	r1, r2, #13
 800496c:	4319      	orrs	r1, r3
 800496e:	6021      	str	r1, [r4, #0]
 8004970:	686a      	ldr	r2, [r5, #4]
 8004972:	6812      	ldr	r2, [r2, #0]
 8004974:	08d2      	lsrs	r2, r2, #3
 8004976:	4010      	ands	r0, r2
 8004978:	d152      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 800497a:	68e8      	ldr	r0, [r5, #12]
 800497c:	68c3      	ldr	r3, [r0, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d04e      	beq.n	8004a20 <__iar_annotation$$branch+0x4a6>
 8004982:	2707      	movs	r7, #7
 8004984:	0a0a      	lsrs	r2, r1, #8
 8004986:	403a      	ands	r2, r7
 8004988:	0c09      	lsrs	r1, r1, #16
 800498a:	7c28      	ldrb	r0, [r5, #16]
 800498c:	4798      	blx	r3
 800498e:	2803      	cmp	r0, #3
 8004990:	d041      	beq.n	8004a16 <__iar_annotation$$branch+0x49c>
 8004992:	280f      	cmp	r0, #15
 8004994:	d144      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 8004996:	6820      	ldr	r0, [r4, #0]
 8004998:	4006      	ands	r6, r0
 800499a:	2040      	movs	r0, #64	@ 0x40
 800499c:	4330      	orrs	r0, r6
 800499e:	6020      	str	r0, [r4, #0]
 80049a0:	0a00      	lsrs	r0, r0, #8
 80049a2:	4007      	ands	r7, r0
 80049a4:	6968      	ldr	r0, [r5, #20]
 80049a6:	4940      	ldr	r1, [pc, #256]	@ (8004aa8 <__iar_annotation$$branch+0x52e>)
 80049a8:	4001      	ands	r1, r0
 80049aa:	01b8      	lsls	r0, r7, #6
 80049ac:	4308      	orrs	r0, r1
 80049ae:	6168      	str	r0, [r5, #20]
 80049b0:	e03b      	b.n	8004a2a <__iar_annotation$$branch+0x4b0>
 80049b2:	2180      	movs	r1, #128	@ 0x80
 80049b4:	0209      	lsls	r1, r1, #8
 80049b6:	8bea      	ldrh	r2, [r5, #30]
 80049b8:	428a      	cmp	r2, r1
 80049ba:	d04b      	beq.n	8004a54 <__iar_annotation$$branch+0x4da>
 80049bc:	6822      	ldr	r2, [r4, #0]
 80049be:	4010      	ands	r0, r2
 80049c0:	2205      	movs	r2, #5
 80049c2:	4302      	orrs	r2, r0
 80049c4:	6022      	str	r2, [r4, #0]
 80049c6:	4311      	orrs	r1, r2
 80049c8:	6021      	str	r1, [r4, #0]
 80049ca:	2001      	movs	r0, #1
 80049cc:	686a      	ldr	r2, [r5, #4]
 80049ce:	6812      	ldr	r2, [r2, #0]
 80049d0:	0952      	lsrs	r2, r2, #5
 80049d2:	4002      	ands	r2, r0
 80049d4:	4b8a      	ldr	r3, [pc, #552]	@ (8004c00 <__iar_annotation$$branch+0x686>)
 80049d6:	400b      	ands	r3, r1
 80049d8:	0351      	lsls	r1, r2, #13
 80049da:	4319      	orrs	r1, r3
 80049dc:	6021      	str	r1, [r4, #0]
 80049de:	686a      	ldr	r2, [r5, #4]
 80049e0:	6812      	ldr	r2, [r2, #0]
 80049e2:	08d2      	lsrs	r2, r2, #3
 80049e4:	4010      	ands	r0, r2
 80049e6:	d11b      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 80049e8:	68e8      	ldr	r0, [r5, #12]
 80049ea:	6903      	ldr	r3, [r0, #16]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d017      	beq.n	8004a20 <__iar_annotation$$branch+0x4a6>
 80049f0:	0548      	lsls	r0, r1, #21
 80049f2:	0f42      	lsrs	r2, r0, #29
 80049f4:	0c09      	lsrs	r1, r1, #16
 80049f6:	7c28      	ldrb	r0, [r5, #16]
 80049f8:	4798      	blx	r3
 80049fa:	2803      	cmp	r0, #3
 80049fc:	d00b      	beq.n	8004a16 <__iar_annotation$$branch+0x49c>
 80049fe:	280f      	cmp	r0, #15
 8004a00:	d10e      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 8004a02:	6820      	ldr	r0, [r4, #0]
 8004a04:	4006      	ands	r6, r0
 8004a06:	2040      	movs	r0, #64	@ 0x40
 8004a08:	4330      	orrs	r0, r6
 8004a0a:	6020      	str	r0, [r4, #0]
 8004a0c:	6968      	ldr	r0, [r5, #20]
 8004a0e:	4926      	ldr	r1, [pc, #152]	@ (8004aa8 <__iar_annotation$$branch+0x52e>)
 8004a10:	4001      	ands	r1, r0
 8004a12:	6169      	str	r1, [r5, #20]
 8004a14:	e009      	b.n	8004a2a <__iar_annotation$$branch+0x4b0>
 8004a16:	6820      	ldr	r0, [r4, #0]
 8004a18:	21c0      	movs	r1, #192	@ 0xc0
 8004a1a:	4301      	orrs	r1, r0
 8004a1c:	6021      	str	r1, [r4, #0]
 8004a1e:	e004      	b.n	8004a2a <__iar_annotation$$branch+0x4b0>
 8004a20:	6820      	ldr	r0, [r4, #0]
 8004a22:	4006      	ands	r6, r0
 8004a24:	2080      	movs	r0, #128	@ 0x80
 8004a26:	4330      	orrs	r0, r6
 8004a28:	6020      	str	r0, [r4, #0]
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	9002      	str	r0, [sp, #8]
 8004a2e:	2003      	movs	r0, #3
 8004a30:	9001      	str	r0, [sp, #4]
 8004a32:	2001      	movs	r0, #1
 8004a34:	9000      	str	r0, [sp, #0]
 8004a36:	0023      	movs	r3, r4
 8004a38:	220f      	movs	r2, #15
 8004a3a:	2031      	movs	r0, #49	@ 0x31
 8004a3c:	5c29      	ldrb	r1, [r5, r0]
 8004a3e:	0028      	movs	r0, r5
 8004a40:	f7fc fd91 	bl	8001566 <PE_Send_DataMessage>
 8004a44:	e04f      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 8004a46:	2001      	movs	r0, #1
 8004a48:	4669      	mov	r1, sp
 8004a4a:	7308      	strb	r0, [r1, #12]
 8004a4c:	8be8      	ldrh	r0, [r5, #30]
 8004a4e:	2180      	movs	r1, #128	@ 0x80
 8004a50:	0209      	lsls	r1, r1, #8
 8004a52:	4288      	cmp	r0, r1
 8004a54:	d100      	bne.n	8004a58 <__iar_annotation$$branch+0x4de>
 8004a56:	e3ab      	b.n	80051b0 <__iar_annotation$$branch+0xc36>
 8004a58:	68e8      	ldr	r0, [r5, #12]
 8004a5a:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8004a5c:	2f00      	cmp	r7, #0
 8004a5e:	d02a      	beq.n	8004ab6 <__iar_annotation$$branch+0x53c>
 8004a60:	4868      	ldr	r0, [pc, #416]	@ (8004c04 <__iar_annotation$$branch+0x68a>)
 8004a62:	182b      	adds	r3, r5, r0
 8004a64:	3018      	adds	r0, #24
 8004a66:	182a      	adds	r2, r5, r0
 8004a68:	7820      	ldrb	r0, [r4, #0]
 8004a6a:	06c1      	lsls	r1, r0, #27
 8004a6c:	0ec9      	lsrs	r1, r1, #27
 8004a6e:	7c28      	ldrb	r0, [r5, #16]
 8004a70:	47b8      	blx	r7
 8004a72:	2803      	cmp	r0, #3
 8004a74:	d01a      	beq.n	8004aac <__iar_annotation$$branch+0x532>
 8004a76:	280f      	cmp	r0, #15
 8004a78:	d11d      	bne.n	8004ab6 <__iar_annotation$$branch+0x53c>
 8004a7a:	6820      	ldr	r0, [r4, #0]
 8004a7c:	4006      	ands	r6, r0
 8004a7e:	2040      	movs	r0, #64	@ 0x40
 8004a80:	4330      	orrs	r0, r6
 8004a82:	6020      	str	r0, [r4, #0]
 8004a84:	2200      	movs	r2, #0
 8004a86:	4668      	mov	r0, sp
 8004a88:	7b00      	ldrb	r0, [r0, #12]
 8004a8a:	495f      	ldr	r1, [pc, #380]	@ (8004c08 <__iar_annotation$$branch+0x68e>)
 8004a8c:	5c69      	ldrb	r1, [r5, r1]
 8004a8e:	428a      	cmp	r2, r1
 8004a90:	d217      	bcs.n	8004ac2 <__iar_annotation$$branch+0x548>
 8004a92:	0091      	lsls	r1, r2, #2
 8004a94:	4b5b      	ldr	r3, [pc, #364]	@ (8004c04 <__iar_annotation$$branch+0x68a>)
 8004a96:	18eb      	adds	r3, r5, r3
 8004a98:	585b      	ldr	r3, [r3, r1]
 8004a9a:	ae05      	add	r6, sp, #20
 8004a9c:	1d36      	adds	r6, r6, #4
 8004a9e:	5073      	str	r3, [r6, r1]
 8004aa0:	1c40      	adds	r0, r0, #1
 8004aa2:	1c52      	adds	r2, r2, #1
 8004aa4:	e7f1      	b.n	8004a8a <__iar_annotation$$branch+0x510>
 8004aa6:	bf00      	nop
 8004aa8:	fffffe3f 	.word	0xfffffe3f
 8004aac:	6820      	ldr	r0, [r4, #0]
 8004aae:	21c0      	movs	r1, #192	@ 0xc0
 8004ab0:	4301      	orrs	r1, r0
 8004ab2:	6021      	str	r1, [r4, #0]
 8004ab4:	e007      	b.n	8004ac6 <__iar_annotation$$branch+0x54c>
 8004ab6:	6820      	ldr	r0, [r4, #0]
 8004ab8:	4006      	ands	r6, r0
 8004aba:	2080      	movs	r0, #128	@ 0x80
 8004abc:	4330      	orrs	r0, r6
 8004abe:	6020      	str	r0, [r4, #0]
 8004ac0:	e001      	b.n	8004ac6 <__iar_annotation$$branch+0x54c>
 8004ac2:	4669      	mov	r1, sp
 8004ac4:	7308      	strb	r0, [r1, #12]
 8004ac6:	6820      	ldr	r0, [r4, #0]
 8004ac8:	9005      	str	r0, [sp, #20]
 8004aca:	2000      	movs	r0, #0
 8004acc:	9002      	str	r0, [sp, #8]
 8004ace:	2003      	movs	r0, #3
 8004ad0:	9001      	str	r0, [sp, #4]
 8004ad2:	4668      	mov	r0, sp
 8004ad4:	7b00      	ldrb	r0, [r0, #12]
 8004ad6:	9000      	str	r0, [sp, #0]
 8004ad8:	ab05      	add	r3, sp, #20
 8004ada:	220f      	movs	r2, #15
 8004adc:	2031      	movs	r0, #49	@ 0x31
 8004ade:	5c29      	ldrb	r1, [r5, r0]
 8004ae0:	0028      	movs	r0, r5
 8004ae2:	f7fc fd40 	bl	8001566 <PE_Send_DataMessage>
 8004ae6:	e3b9      	b.n	800525c <__iar_annotation$$branch+0xce2>
 8004ae8:	2101      	movs	r1, #1
 8004aea:	6822      	ldr	r2, [r4, #0]
 8004aec:	4010      	ands	r0, r2
 8004aee:	4308      	orrs	r0, r1
 8004af0:	6020      	str	r0, [r4, #0]
 8004af2:	03ca      	lsls	r2, r1, #15
 8004af4:	4302      	orrs	r2, r0
 8004af6:	6022      	str	r2, [r4, #0]
 8004af8:	6868      	ldr	r0, [r5, #4]
 8004afa:	6800      	ldr	r0, [r0, #0]
 8004afc:	0943      	lsrs	r3, r0, #5
 8004afe:	400b      	ands	r3, r1
 8004b00:	483f      	ldr	r0, [pc, #252]	@ (8004c00 <__iar_annotation$$branch+0x686>)
 8004b02:	4010      	ands	r0, r2
 8004b04:	035a      	lsls	r2, r3, #13
 8004b06:	4302      	orrs	r2, r0
 8004b08:	6022      	str	r2, [r4, #0]
 8004b0a:	48bf      	ldr	r0, [pc, #764]	@ (8004e08 <__iar_annotation$$branch+0x88e>)
 8004b0c:	4010      	ands	r0, r2
 8004b0e:	6020      	str	r0, [r4, #0]
 8004b10:	4006      	ands	r6, r0
 8004b12:	6026      	str	r6, [r4, #0]
 8004b14:	b2b0      	uxth	r0, r6
 8004b16:	22ff      	movs	r2, #255	@ 0xff
 8004b18:	0612      	lsls	r2, r2, #24
 8004b1a:	4302      	orrs	r2, r0
 8004b1c:	6022      	str	r2, [r4, #0]
 8004b1e:	6868      	ldr	r0, [r5, #4]
 8004b20:	6800      	ldr	r0, [r0, #0]
 8004b22:	0880      	lsrs	r0, r0, #2
 8004b24:	4001      	ands	r1, r0
 8004b26:	d003      	beq.n	8004b30 <__iar_annotation$$branch+0x5b6>
 8004b28:	6968      	ldr	r0, [r5, #20]
 8004b2a:	0741      	lsls	r1, r0, #29
 8004b2c:	0fc8      	lsrs	r0, r1, #31
 8004b2e:	e000      	b.n	8004b32 <__iar_annotation$$branch+0x5b8>
 8004b30:	2002      	movs	r0, #2
 8004b32:	9002      	str	r0, [sp, #8]
 8004b34:	2087      	movs	r0, #135	@ 0x87
 8004b36:	9001      	str	r0, [sp, #4]
 8004b38:	2001      	movs	r0, #1
 8004b3a:	9000      	str	r0, [sp, #0]
 8004b3c:	0023      	movs	r3, r4
 8004b3e:	220f      	movs	r2, #15
 8004b40:	2031      	movs	r0, #49	@ 0x31
 8004b42:	5c29      	ldrb	r1, [r5, r0]
 8004b44:	0028      	movs	r0, r5
 8004b46:	f7fc fd0e 	bl	8001566 <PE_Send_DataMessage>
 8004b4a:	2800      	cmp	r0, #0
 8004b4c:	d1cb      	bne.n	8004ae6 <__iar_annotation$$branch+0x56c>
 8004b4e:	2050      	movs	r0, #80	@ 0x50
 8004b50:	e0e8      	b.n	8004d24 <__iar_annotation$$branch+0x7aa>
 8004b52:	2031      	movs	r0, #49	@ 0x31
 8004b54:	5c28      	ldrb	r0, [r5, r0]
 8004b56:	f7fb ff37 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004b5a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004b5c:	7809      	ldrb	r1, [r1, #0]
 8004b5e:	4281      	cmp	r1, r0
 8004b60:	d000      	beq.n	8004b64 <__iar_annotation$$branch+0x5ea>
 8004b62:	e245      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004b64:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004b66:	0bc2      	lsrs	r2, r0, #15
 8004b68:	d176      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004b6a:	0b02      	lsrs	r2, r0, #12
 8004b6c:	0752      	lsls	r2, r2, #29
 8004b6e:	d012      	beq.n	8004b96 <__iar_annotation$$branch+0x61c>
 8004b70:	06c0      	lsls	r0, r0, #27
 8004b72:	0ec0      	lsrs	r0, r0, #27
 8004b74:	280f      	cmp	r0, #15
 8004b76:	d16f      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004b78:	2914      	cmp	r1, #20
 8004b7a:	d005      	beq.n	8004b88 <__iar_annotation$$branch+0x60e>
 8004b7c:	2014      	movs	r0, #20
 8004b7e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004b80:	7008      	strb	r0, [r1, #0]
 8004b82:	0028      	movs	r0, r5
 8004b84:	f7fb fee7 	bl	8000956 <PE_Clear_RxEvent>
 8004b88:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004b8a:	7881      	ldrb	r1, [r0, #2]
 8004b8c:	06ca      	lsls	r2, r1, #27
 8004b8e:	0ed2      	lsrs	r2, r2, #27
 8004b90:	2a01      	cmp	r2, #1
 8004b92:	d161      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004b94:	098c      	lsrs	r4, r1, #6
 8004b96:	d100      	bne.n	8004b9a <__iar_annotation$$branch+0x620>
 8004b98:	e22a      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004b9a:	68e9      	ldr	r1, [r5, #12]
 8004b9c:	6949      	ldr	r1, [r1, #20]
 8004b9e:	2900      	cmp	r1, #0
 8004ba0:	d100      	bne.n	8004ba4 <__iar_annotation$$branch+0x62a>
 8004ba2:	e2e3      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004ba4:	2103      	movs	r1, #3
 8004ba6:	4021      	ands	r1, r4
 8004ba8:	2901      	cmp	r1, #1
 8004baa:	d000      	beq.n	8004bae <__iar_annotation$$branch+0x634>
 8004bac:	e2de      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004bae:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004bb0:	1d81      	adds	r1, r0, #6
 8004bb2:	7c28      	ldrb	r0, [r5, #16]
 8004bb4:	f000 fc04 	bl	80053c0 <PE_SVDM_CheckIdentity>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	d108      	bne.n	8004bce <__iar_annotation$$branch+0x654>
 8004bbc:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	7c28      	ldrb	r0, [r5, #16]
 8004bc4:	68ec      	ldr	r4, [r5, #12]
 8004bc6:	6964      	ldr	r4, [r4, #20]
 8004bc8:	47a0      	blx	r4
 8004bca:	2151      	movs	r1, #81	@ 0x51
 8004bcc:	e0ec      	b.n	8004da8 <__iar_annotation$$branch+0x82e>
 8004bce:	211b      	movs	r1, #27
 8004bd0:	e0ea      	b.n	8004da8 <__iar_annotation$$branch+0x82e>
 8004bd2:	6821      	ldr	r1, [r4, #0]
 8004bd4:	400e      	ands	r6, r1
 8004bd6:	6026      	str	r6, [r4, #0]
 8004bd8:	2102      	movs	r1, #2
 8004bda:	4030      	ands	r0, r6
 8004bdc:	4308      	orrs	r0, r1
 8004bde:	6020      	str	r0, [r4, #0]
 8004be0:	b280      	uxth	r0, r0
 8004be2:	22ff      	movs	r2, #255	@ 0xff
 8004be4:	0612      	lsls	r2, r2, #24
 8004be6:	4302      	orrs	r2, r0
 8004be8:	6022      	str	r2, [r4, #0]
 8004bea:	0388      	lsls	r0, r1, #14
 8004bec:	4310      	orrs	r0, r2
 8004bee:	6020      	str	r0, [r4, #0]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	686b      	ldr	r3, [r5, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	095e      	lsrs	r6, r3, #5
 8004bf8:	4016      	ands	r6, r2
 8004bfa:	4b01      	ldr	r3, [pc, #4]	@ (8004c00 <__iar_annotation$$branch+0x686>)
 8004bfc:	e006      	b.n	8004c0c <__iar_annotation$$branch+0x692>
 8004bfe:	bf00      	nop
 8004c00:	ffff9fff 	.word	0xffff9fff
 8004c04:	00000494 	.word	0x00000494
 8004c08:	000004ac 	.word	0x000004ac
 8004c0c:	4003      	ands	r3, r0
 8004c0e:	0370      	lsls	r0, r6, #13
 8004c10:	4318      	orrs	r0, r3
 8004c12:	6020      	str	r0, [r4, #0]
 8004c14:	4b7c      	ldr	r3, [pc, #496]	@ (8004e08 <__iar_annotation$$branch+0x88e>)
 8004c16:	4003      	ands	r3, r0
 8004c18:	6023      	str	r3, [r4, #0]
 8004c1a:	6868      	ldr	r0, [r5, #4]
 8004c1c:	6800      	ldr	r0, [r0, #0]
 8004c1e:	0880      	lsrs	r0, r0, #2
 8004c20:	4002      	ands	r2, r0
 8004c22:	d002      	beq.n	8004c2a <__iar_annotation$$branch+0x6b0>
 8004c24:	6968      	ldr	r0, [r5, #20]
 8004c26:	0740      	lsls	r0, r0, #29
 8004c28:	0fc1      	lsrs	r1, r0, #31
 8004c2a:	9102      	str	r1, [sp, #8]
 8004c2c:	2089      	movs	r0, #137	@ 0x89
 8004c2e:	9001      	str	r0, [sp, #4]
 8004c30:	2001      	movs	r0, #1
 8004c32:	9000      	str	r0, [sp, #0]
 8004c34:	0023      	movs	r3, r4
 8004c36:	220f      	movs	r2, #15
 8004c38:	2031      	movs	r0, #49	@ 0x31
 8004c3a:	5c29      	ldrb	r1, [r5, r0]
 8004c3c:	0028      	movs	r0, r5
 8004c3e:	f7fc fc92 	bl	8001566 <PE_Send_DataMessage>
 8004c42:	2800      	cmp	r0, #0
 8004c44:	d172      	bne.n	8004d2c <__iar_annotation$$branch+0x7b2>
 8004c46:	2052      	movs	r0, #82	@ 0x52
 8004c48:	e06c      	b.n	8004d24 <__iar_annotation$$branch+0x7aa>
 8004c4a:	2031      	movs	r0, #49	@ 0x31
 8004c4c:	5c28      	ldrb	r0, [r5, r0]
 8004c4e:	f7fb febb 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004c52:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004c54:	7809      	ldrb	r1, [r1, #0]
 8004c56:	4281      	cmp	r1, r0
 8004c58:	d000      	beq.n	8004c5c <__iar_annotation$$branch+0x6e2>
 8004c5a:	e1c9      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004c5c:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004c5e:	0bc2      	lsrs	r2, r0, #15
 8004c60:	d1fa      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004c62:	0b02      	lsrs	r2, r0, #12
 8004c64:	0752      	lsls	r2, r2, #29
 8004c66:	d06f      	beq.n	8004d48 <__iar_annotation$$branch+0x7ce>
 8004c68:	06c0      	lsls	r0, r0, #27
 8004c6a:	0ec0      	lsrs	r0, r0, #27
 8004c6c:	280f      	cmp	r0, #15
 8004c6e:	d1f3      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004c70:	2914      	cmp	r1, #20
 8004c72:	d005      	beq.n	8004c80 <__iar_annotation$$branch+0x706>
 8004c74:	2014      	movs	r0, #20
 8004c76:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004c78:	7008      	strb	r0, [r1, #0]
 8004c7a:	0028      	movs	r0, r5
 8004c7c:	f7fb fe6b 	bl	8000956 <PE_Clear_RxEvent>
 8004c80:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004c82:	7881      	ldrb	r1, [r0, #2]
 8004c84:	06ca      	lsls	r2, r1, #27
 8004c86:	0ed2      	lsrs	r2, r2, #27
 8004c88:	2a02      	cmp	r2, #2
 8004c8a:	d1e5      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004c8c:	060c      	lsls	r4, r1, #24
 8004c8e:	d05b      	beq.n	8004d48 <__iar_annotation$$branch+0x7ce>
 8004c90:	68e9      	ldr	r1, [r5, #12]
 8004c92:	6989      	ldr	r1, [r1, #24]
 8004c94:	2900      	cmp	r1, #0
 8004c96:	d100      	bne.n	8004c9a <__iar_annotation$$branch+0x720>
 8004c98:	e268      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004c9a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004c9c:	1d81      	adds	r1, r0, #6
 8004c9e:	7c28      	ldrb	r0, [r5, #16]
 8004ca0:	f000 fc55 	bl	800554e <PE_SVDM_CheckSVIDs>
 8004ca4:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004ca6:	0fa2      	lsrs	r2, r4, #30
 8004ca8:	2031      	movs	r0, #49	@ 0x31
 8004caa:	5c29      	ldrb	r1, [r5, r0]
 8004cac:	7c28      	ldrb	r0, [r5, #16]
 8004cae:	68ec      	ldr	r4, [r5, #12]
 8004cb0:	69a4      	ldr	r4, [r4, #24]
 8004cb2:	47a0      	blx	r4
 8004cb4:	2153      	movs	r1, #83	@ 0x53
 8004cb6:	e077      	b.n	8004da8 <__iar_annotation$$branch+0x82e>
 8004cb8:	6821      	ldr	r1, [r4, #0]
 8004cba:	400e      	ands	r6, r1
 8004cbc:	6026      	str	r6, [r4, #0]
 8004cbe:	4030      	ands	r0, r6
 8004cc0:	2103      	movs	r1, #3
 8004cc2:	4301      	orrs	r1, r0
 8004cc4:	6021      	str	r1, [r4, #0]
 8004cc6:	8920      	ldrh	r0, [r4, #8]
 8004cc8:	b28a      	uxth	r2, r1
 8004cca:	0401      	lsls	r1, r0, #16
 8004ccc:	4311      	orrs	r1, r2
 8004cce:	6021      	str	r1, [r4, #0]
 8004cd0:	2080      	movs	r0, #128	@ 0x80
 8004cd2:	0200      	lsls	r0, r0, #8
 8004cd4:	4308      	orrs	r0, r1
 8004cd6:	6020      	str	r0, [r4, #0]
 8004cd8:	2101      	movs	r1, #1
 8004cda:	686a      	ldr	r2, [r5, #4]
 8004cdc:	6812      	ldr	r2, [r2, #0]
 8004cde:	0952      	lsrs	r2, r2, #5
 8004ce0:	400a      	ands	r2, r1
 8004ce2:	4b9e      	ldr	r3, [pc, #632]	@ (8004f5c <__iar_annotation$$branch+0x9e2>)
 8004ce4:	4003      	ands	r3, r0
 8004ce6:	0350      	lsls	r0, r2, #13
 8004ce8:	4318      	orrs	r0, r3
 8004cea:	6020      	str	r0, [r4, #0]
 8004cec:	4a46      	ldr	r2, [pc, #280]	@ (8004e08 <__iar_annotation$$branch+0x88e>)
 8004cee:	4002      	ands	r2, r0
 8004cf0:	6022      	str	r2, [r4, #0]
 8004cf2:	6868      	ldr	r0, [r5, #4]
 8004cf4:	6800      	ldr	r0, [r0, #0]
 8004cf6:	0880      	lsrs	r0, r0, #2
 8004cf8:	4001      	ands	r1, r0
 8004cfa:	d003      	beq.n	8004d04 <__iar_annotation$$branch+0x78a>
 8004cfc:	6968      	ldr	r0, [r5, #20]
 8004cfe:	0741      	lsls	r1, r0, #29
 8004d00:	0fc8      	lsrs	r0, r1, #31
 8004d02:	e000      	b.n	8004d06 <__iar_annotation$$branch+0x78c>
 8004d04:	2002      	movs	r0, #2
 8004d06:	9002      	str	r0, [sp, #8]
 8004d08:	208b      	movs	r0, #139	@ 0x8b
 8004d0a:	9001      	str	r0, [sp, #4]
 8004d0c:	2001      	movs	r0, #1
 8004d0e:	9000      	str	r0, [sp, #0]
 8004d10:	0023      	movs	r3, r4
 8004d12:	220f      	movs	r2, #15
 8004d14:	2031      	movs	r0, #49	@ 0x31
 8004d16:	5c29      	ldrb	r1, [r5, r0]
 8004d18:	0028      	movs	r0, r5
 8004d1a:	f7fc fc24 	bl	8001566 <PE_Send_DataMessage>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d104      	bne.n	8004d2c <__iar_annotation$$branch+0x7b2>
 8004d22:	2053      	movs	r0, #83	@ 0x53
 8004d24:	7728      	strb	r0, [r5, #28]
 8004d26:	488e      	ldr	r0, [pc, #568]	@ (8004f60 <__iar_annotation$$branch+0x9e6>)
 8004d28:	83e8      	strh	r0, [r5, #30]
 8004d2a:	9704      	str	r7, [sp, #16]
 8004d2c:	e296      	b.n	800525c <__iar_annotation$$branch+0xce2>
 8004d2e:	2031      	movs	r0, #49	@ 0x31
 8004d30:	5c28      	ldrb	r0, [r5, r0]
 8004d32:	f7fb fe49 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004d36:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004d38:	7809      	ldrb	r1, [r1, #0]
 8004d3a:	4281      	cmp	r1, r0
 8004d3c:	d18c      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004d3e:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004d40:	0bc2      	lsrs	r2, r0, #15
 8004d42:	d189      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004d44:	0b02      	lsrs	r2, r0, #12
 8004d46:	0752      	lsls	r2, r2, #29
 8004d48:	d100      	bne.n	8004d4c <__iar_annotation$$branch+0x7d2>
 8004d4a:	e151      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004d4c:	06c0      	lsls	r0, r0, #27
 8004d4e:	0ec0      	lsrs	r0, r0, #27
 8004d50:	280f      	cmp	r0, #15
 8004d52:	d000      	beq.n	8004d56 <__iar_annotation$$branch+0x7dc>
 8004d54:	e14c      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004d56:	2914      	cmp	r1, #20
 8004d58:	d005      	beq.n	8004d66 <__iar_annotation$$branch+0x7ec>
 8004d5a:	2014      	movs	r0, #20
 8004d5c:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004d5e:	7008      	strb	r0, [r1, #0]
 8004d60:	0028      	movs	r0, r5
 8004d62:	f7fb fdf8 	bl	8000956 <PE_Clear_RxEvent>
 8004d66:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004d68:	7881      	ldrb	r1, [r0, #2]
 8004d6a:	06ca      	lsls	r2, r1, #27
 8004d6c:	0ed2      	lsrs	r2, r2, #27
 8004d6e:	2a03      	cmp	r2, #3
 8004d70:	d1ef      	bne.n	8004d52 <__iar_annotation$$branch+0x7d8>
 8004d72:	098e      	lsrs	r6, r1, #6
 8004d74:	d0e8      	beq.n	8004d48 <__iar_annotation$$branch+0x7ce>
 8004d76:	68e9      	ldr	r1, [r5, #12]
 8004d78:	69c9      	ldr	r1, [r1, #28]
 8004d7a:	2900      	cmp	r1, #0
 8004d7c:	d017      	beq.n	8004dae <__iar_annotation$$branch+0x834>
 8004d7e:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004d80:	1d82      	adds	r2, r0, #6
 8004d82:	6820      	ldr	r0, [r4, #0]
 8004d84:	0c01      	lsrs	r1, r0, #16
 8004d86:	7c28      	ldrb	r0, [r5, #16]
 8004d88:	f000 fc22 	bl	80055d0 <PE_SVDM_CheckModes>
 8004d8c:	2403      	movs	r4, #3
 8004d8e:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004d90:	2203      	movs	r2, #3
 8004d92:	4032      	ands	r2, r6
 8004d94:	2031      	movs	r0, #49	@ 0x31
 8004d96:	5c29      	ldrb	r1, [r5, r0]
 8004d98:	7c28      	ldrb	r0, [r5, #16]
 8004d9a:	68ef      	ldr	r7, [r5, #12]
 8004d9c:	69ff      	ldr	r7, [r7, #28]
 8004d9e:	47b8      	blx	r7
 8004da0:	4034      	ands	r4, r6
 8004da2:	2c01      	cmp	r4, #1
 8004da4:	d103      	bne.n	8004dae <__iar_annotation$$branch+0x834>
 8004da6:	2154      	movs	r1, #84	@ 0x54
 8004da8:	7c28      	ldrb	r0, [r5, #16]
 8004daa:	f7fb fb69 	bl	8000480 <USBPD_PE_Notification>
 8004dae:	e1dd      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004db0:	6821      	ldr	r1, [r4, #0]
 8004db2:	400e      	ands	r6, r1
 8004db4:	6026      	str	r6, [r4, #0]
 8004db6:	4030      	ands	r0, r6
 8004db8:	2104      	movs	r1, #4
 8004dba:	4301      	orrs	r1, r0
 8004dbc:	6021      	str	r1, [r4, #0]
 8004dbe:	8920      	ldrh	r0, [r4, #8]
 8004dc0:	b289      	uxth	r1, r1
 8004dc2:	0400      	lsls	r0, r0, #16
 8004dc4:	4308      	orrs	r0, r1
 8004dc6:	6020      	str	r0, [r4, #0]
 8004dc8:	2180      	movs	r1, #128	@ 0x80
 8004dca:	0209      	lsls	r1, r1, #8
 8004dcc:	4301      	orrs	r1, r0
 8004dce:	6021      	str	r1, [r4, #0]
 8004dd0:	2001      	movs	r0, #1
 8004dd2:	686a      	ldr	r2, [r5, #4]
 8004dd4:	6812      	ldr	r2, [r2, #0]
 8004dd6:	0952      	lsrs	r2, r2, #5
 8004dd8:	4002      	ands	r2, r0
 8004dda:	4b60      	ldr	r3, [pc, #384]	@ (8004f5c <__iar_annotation$$branch+0x9e2>)
 8004ddc:	400b      	ands	r3, r1
 8004dde:	0351      	lsls	r1, r2, #13
 8004de0:	4319      	orrs	r1, r3
 8004de2:	6021      	str	r1, [r4, #0]
 8004de4:	696a      	ldr	r2, [r5, #20]
 8004de6:	05d2      	lsls	r2, r2, #23
 8004de8:	0f52      	lsrs	r2, r2, #29
 8004dea:	4b07      	ldr	r3, [pc, #28]	@ (8004e08 <__iar_annotation$$branch+0x88e>)
 8004dec:	400b      	ands	r3, r1
 8004dee:	0211      	lsls	r1, r2, #8
 8004df0:	4319      	orrs	r1, r3
 8004df2:	6021      	str	r1, [r4, #0]
 8004df4:	6869      	ldr	r1, [r5, #4]
 8004df6:	6809      	ldr	r1, [r1, #0]
 8004df8:	0889      	lsrs	r1, r1, #2
 8004dfa:	4008      	ands	r0, r1
 8004dfc:	d006      	beq.n	8004e0c <__iar_annotation$$branch+0x892>
 8004dfe:	6968      	ldr	r0, [r5, #20]
 8004e00:	0741      	lsls	r1, r0, #29
 8004e02:	0fc8      	lsrs	r0, r1, #31
 8004e04:	e003      	b.n	8004e0e <__iar_annotation$$branch+0x894>
 8004e06:	bf00      	nop
 8004e08:	fffff8ff 	.word	0xfffff8ff
 8004e0c:	2002      	movs	r0, #2
 8004e0e:	9002      	str	r0, [sp, #8]
 8004e10:	208c      	movs	r0, #140	@ 0x8c
 8004e12:	9001      	str	r0, [sp, #4]
 8004e14:	2001      	movs	r0, #1
 8004e16:	9000      	str	r0, [sp, #0]
 8004e18:	0023      	movs	r3, r4
 8004e1a:	220f      	movs	r2, #15
 8004e1c:	2031      	movs	r0, #49	@ 0x31
 8004e1e:	5c29      	ldrb	r1, [r5, r0]
 8004e20:	0028      	movs	r0, r5
 8004e22:	f7fc fba0 	bl	8001566 <PE_Send_DataMessage>
 8004e26:	2800      	cmp	r0, #0
 8004e28:	d000      	beq.n	8004e2c <__iar_annotation$$branch+0x8b2>
 8004e2a:	e217      	b.n	800525c <__iar_annotation$$branch+0xce2>
 8004e2c:	2054      	movs	r0, #84	@ 0x54
 8004e2e:	7728      	strb	r0, [r5, #28]
 8004e30:	2134      	movs	r1, #52	@ 0x34
 8004e32:	e08c      	b.n	8004f4e <__iar_annotation$$branch+0x9d4>
 8004e34:	2634      	movs	r6, #52	@ 0x34
 8004e36:	2031      	movs	r0, #49	@ 0x31
 8004e38:	5c28      	ldrb	r0, [r5, r0]
 8004e3a:	f7fb fdc5 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004e3e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004e40:	7809      	ldrb	r1, [r1, #0]
 8004e42:	4281      	cmp	r1, r0
 8004e44:	d144      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e46:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004e48:	0bc2      	lsrs	r2, r0, #15
 8004e4a:	d141      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e4c:	2707      	movs	r7, #7
 8004e4e:	0b02      	lsrs	r2, r0, #12
 8004e50:	423a      	tst	r2, r7
 8004e52:	d03d      	beq.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e54:	06c0      	lsls	r0, r0, #27
 8004e56:	0ec0      	lsrs	r0, r0, #27
 8004e58:	280f      	cmp	r0, #15
 8004e5a:	d139      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e5c:	2914      	cmp	r1, #20
 8004e5e:	d005      	beq.n	8004e6c <__iar_annotation$$branch+0x8f2>
 8004e60:	2014      	movs	r0, #20
 8004e62:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004e64:	7008      	strb	r0, [r1, #0]
 8004e66:	0028      	movs	r0, r5
 8004e68:	f7fb fd75 	bl	8000956 <PE_Clear_RxEvent>
 8004e6c:	2000      	movs	r0, #0
 8004e6e:	7728      	strb	r0, [r5, #28]
 8004e70:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004e72:	7880      	ldrb	r0, [r0, #2]
 8004e74:	06c1      	lsls	r1, r0, #27
 8004e76:	0ec9      	lsrs	r1, r1, #27
 8004e78:	2904      	cmp	r1, #4
 8004e7a:	d129      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e7c:	0980      	lsrs	r0, r0, #6
 8004e7e:	d027      	beq.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e80:	9001      	str	r0, [sp, #4]
 8004e82:	488f      	ldr	r0, [pc, #572]	@ (80050c0 <__iar_annotation$$branch+0xb46>)
 8004e84:	9901      	ldr	r1, [sp, #4]
 8004e86:	2901      	cmp	r1, #1
 8004e88:	d004      	beq.n	8004e94 <__iar_annotation$$branch+0x91a>
 8004e8a:	d30e      	bcc.n	8004eaa <__iar_annotation$$branch+0x930>
 8004e8c:	2903      	cmp	r1, #3
 8004e8e:	d008      	beq.n	8004ea2 <__iar_annotation$$branch+0x928>
 8004e90:	d302      	bcc.n	8004e98 <__iar_annotation$$branch+0x91e>
 8004e92:	e00a      	b.n	8004eaa <__iar_annotation$$branch+0x930>
 8004e94:	2635      	movs	r6, #53	@ 0x35
 8004e96:	e008      	b.n	8004eaa <__iar_annotation$$branch+0x930>
 8004e98:	6969      	ldr	r1, [r5, #20]
 8004e9a:	4008      	ands	r0, r1
 8004e9c:	6168      	str	r0, [r5, #20]
 8004e9e:	2636      	movs	r6, #54	@ 0x36
 8004ea0:	e003      	b.n	8004eaa <__iar_annotation$$branch+0x930>
 8004ea2:	6969      	ldr	r1, [r5, #20]
 8004ea4:	4008      	ands	r0, r1
 8004ea6:	6168      	str	r0, [r5, #20]
 8004ea8:	2637      	movs	r6, #55	@ 0x37
 8004eaa:	0031      	movs	r1, r6
 8004eac:	7c28      	ldrb	r0, [r5, #16]
 8004eae:	f7fb fae7 	bl	8000480 <USBPD_PE_Notification>
 8004eb2:	68e8      	ldr	r0, [r5, #12]
 8004eb4:	6a06      	ldr	r6, [r0, #32]
 8004eb6:	2e00      	cmp	r6, #0
 8004eb8:	d009      	beq.n	8004ece <__iar_annotation$$branch+0x954>
 8004eba:	6820      	ldr	r0, [r4, #0]
 8004ebc:	0a01      	lsrs	r1, r0, #8
 8004ebe:	400f      	ands	r7, r1
 8004ec0:	9700      	str	r7, [sp, #0]
 8004ec2:	0c03      	lsrs	r3, r0, #16
 8004ec4:	9a01      	ldr	r2, [sp, #4]
 8004ec6:	2031      	movs	r0, #49	@ 0x31
 8004ec8:	5c29      	ldrb	r1, [r5, r0]
 8004eca:	7c28      	ldrb	r0, [r5, #16]
 8004ecc:	47b0      	blx	r6
 8004ece:	e14d      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004ed0:	5da8      	ldrb	r0, [r5, r6]
 8004ed2:	e08f      	b.n	8004ff4 <__iar_annotation$$branch+0xa7a>
 8004ed4:	6821      	ldr	r1, [r4, #0]
 8004ed6:	400e      	ands	r6, r1
 8004ed8:	6026      	str	r6, [r4, #0]
 8004eda:	4030      	ands	r0, r6
 8004edc:	2105      	movs	r1, #5
 8004ede:	4301      	orrs	r1, r0
 8004ee0:	6021      	str	r1, [r4, #0]
 8004ee2:	8920      	ldrh	r0, [r4, #8]
 8004ee4:	b289      	uxth	r1, r1
 8004ee6:	0400      	lsls	r0, r0, #16
 8004ee8:	4308      	orrs	r0, r1
 8004eea:	6020      	str	r0, [r4, #0]
 8004eec:	2180      	movs	r1, #128	@ 0x80
 8004eee:	0209      	lsls	r1, r1, #8
 8004ef0:	4301      	orrs	r1, r0
 8004ef2:	6021      	str	r1, [r4, #0]
 8004ef4:	2001      	movs	r0, #1
 8004ef6:	686a      	ldr	r2, [r5, #4]
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	0952      	lsrs	r2, r2, #5
 8004efc:	4002      	ands	r2, r0
 8004efe:	4b17      	ldr	r3, [pc, #92]	@ (8004f5c <__iar_annotation$$branch+0x9e2>)
 8004f00:	400b      	ands	r3, r1
 8004f02:	0351      	lsls	r1, r2, #13
 8004f04:	4319      	orrs	r1, r3
 8004f06:	6021      	str	r1, [r4, #0]
 8004f08:	696a      	ldr	r2, [r5, #20]
 8004f0a:	05d2      	lsls	r2, r2, #23
 8004f0c:	0f52      	lsrs	r2, r2, #29
 8004f0e:	4b6d      	ldr	r3, [pc, #436]	@ (80050c4 <__iar_annotation$$branch+0xb4a>)
 8004f10:	400b      	ands	r3, r1
 8004f12:	0211      	lsls	r1, r2, #8
 8004f14:	4319      	orrs	r1, r3
 8004f16:	6021      	str	r1, [r4, #0]
 8004f18:	6869      	ldr	r1, [r5, #4]
 8004f1a:	6809      	ldr	r1, [r1, #0]
 8004f1c:	0889      	lsrs	r1, r1, #2
 8004f1e:	4008      	ands	r0, r1
 8004f20:	d003      	beq.n	8004f2a <__iar_annotation$$branch+0x9b0>
 8004f22:	6968      	ldr	r0, [r5, #20]
 8004f24:	0741      	lsls	r1, r0, #29
 8004f26:	0fc8      	lsrs	r0, r1, #31
 8004f28:	e000      	b.n	8004f2c <__iar_annotation$$branch+0x9b2>
 8004f2a:	2002      	movs	r0, #2
 8004f2c:	9002      	str	r0, [sp, #8]
 8004f2e:	208d      	movs	r0, #141	@ 0x8d
 8004f30:	9001      	str	r0, [sp, #4]
 8004f32:	2001      	movs	r0, #1
 8004f34:	9000      	str	r0, [sp, #0]
 8004f36:	0023      	movs	r3, r4
 8004f38:	220f      	movs	r2, #15
 8004f3a:	2031      	movs	r0, #49	@ 0x31
 8004f3c:	5c29      	ldrb	r1, [r5, r0]
 8004f3e:	0028      	movs	r0, r5
 8004f40:	f7fc fb11 	bl	8001566 <PE_Send_DataMessage>
 8004f44:	2800      	cmp	r0, #0
 8004f46:	d15e      	bne.n	8005006 <__iar_annotation$$branch+0xa8c>
 8004f48:	2055      	movs	r0, #85	@ 0x55
 8004f4a:	7728      	strb	r0, [r5, #28]
 8004f4c:	2155      	movs	r1, #85	@ 0x55
 8004f4e:	7c28      	ldrb	r0, [r5, #16]
 8004f50:	f7fb fa96 	bl	8000480 <USBPD_PE_Notification>
 8004f54:	48c3      	ldr	r0, [pc, #780]	@ (8005264 <.text_19>)
 8004f56:	83e8      	strh	r0, [r5, #30]
 8004f58:	2032      	movs	r0, #50	@ 0x32
 8004f5a:	e12c      	b.n	80051b6 <__iar_annotation$$branch+0xc3c>
 8004f5c:	ffff9fff 	.word	0xffff9fff
 8004f60:	0000801e 	.word	0x0000801e
 8004f64:	2031      	movs	r0, #49	@ 0x31
 8004f66:	5c28      	ldrb	r0, [r5, r0]
 8004f68:	f7fb fd2e 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004f6c:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004f6e:	7809      	ldrb	r1, [r1, #0]
 8004f70:	4281      	cmp	r1, r0
 8004f72:	d13d      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f74:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004f76:	0bc2      	lsrs	r2, r0, #15
 8004f78:	d13a      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f7a:	2607      	movs	r6, #7
 8004f7c:	0b02      	lsrs	r2, r0, #12
 8004f7e:	4232      	tst	r2, r6
 8004f80:	d036      	beq.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f82:	06c0      	lsls	r0, r0, #27
 8004f84:	0ec0      	lsrs	r0, r0, #27
 8004f86:	280f      	cmp	r0, #15
 8004f88:	d132      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f8a:	2914      	cmp	r1, #20
 8004f8c:	d005      	beq.n	8004f9a <__iar_annotation$$branch+0xa20>
 8004f8e:	2014      	movs	r0, #20
 8004f90:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004f92:	7008      	strb	r0, [r1, #0]
 8004f94:	0028      	movs	r0, r5
 8004f96:	f7fb fcde 	bl	8000956 <PE_Clear_RxEvent>
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	7728      	strb	r0, [r5, #28]
 8004f9e:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004fa0:	7880      	ldrb	r0, [r0, #2]
 8004fa2:	06c1      	lsls	r1, r0, #27
 8004fa4:	0ec9      	lsrs	r1, r1, #27
 8004fa6:	2905      	cmp	r1, #5
 8004fa8:	d122      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004faa:	0980      	lsrs	r0, r0, #6
 8004fac:	d020      	beq.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004fae:	9001      	str	r0, [sp, #4]
 8004fb0:	2801      	cmp	r0, #1
 8004fb2:	d004      	beq.n	8004fbe <__iar_annotation$$branch+0xa44>
 8004fb4:	d309      	bcc.n	8004fca <__iar_annotation$$branch+0xa50>
 8004fb6:	2803      	cmp	r0, #3
 8004fb8:	d005      	beq.n	8004fc6 <__iar_annotation$$branch+0xa4c>
 8004fba:	d302      	bcc.n	8004fc2 <__iar_annotation$$branch+0xa48>
 8004fbc:	e005      	b.n	8004fca <__iar_annotation$$branch+0xa50>
 8004fbe:	2156      	movs	r1, #86	@ 0x56
 8004fc0:	e004      	b.n	8004fcc <__iar_annotation$$branch+0xa52>
 8004fc2:	2157      	movs	r1, #87	@ 0x57
 8004fc4:	e002      	b.n	8004fcc <__iar_annotation$$branch+0xa52>
 8004fc6:	2158      	movs	r1, #88	@ 0x58
 8004fc8:	e000      	b.n	8004fcc <__iar_annotation$$branch+0xa52>
 8004fca:	2155      	movs	r1, #85	@ 0x55
 8004fcc:	7c28      	ldrb	r0, [r5, #16]
 8004fce:	f7fb fa57 	bl	8000480 <USBPD_PE_Notification>
 8004fd2:	68e8      	ldr	r0, [r5, #12]
 8004fd4:	6a47      	ldr	r7, [r0, #36]	@ 0x24
 8004fd6:	2f00      	cmp	r7, #0
 8004fd8:	d009      	beq.n	8004fee <__iar_annotation$$branch+0xa74>
 8004fda:	6820      	ldr	r0, [r4, #0]
 8004fdc:	0a01      	lsrs	r1, r0, #8
 8004fde:	400e      	ands	r6, r1
 8004fe0:	9600      	str	r6, [sp, #0]
 8004fe2:	0c03      	lsrs	r3, r0, #16
 8004fe4:	9a01      	ldr	r2, [sp, #4]
 8004fe6:	2031      	movs	r0, #49	@ 0x31
 8004fe8:	5c29      	ldrb	r1, [r5, r0]
 8004fea:	7c28      	ldrb	r0, [r5, #16]
 8004fec:	47b8      	blx	r7
 8004fee:	e0bd      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004ff0:	2034      	movs	r0, #52	@ 0x34
 8004ff2:	5c28      	ldrb	r0, [r5, r0]
 8004ff4:	06c0      	lsls	r0, r0, #27
 8004ff6:	0ec0      	lsrs	r0, r0, #27
 8004ff8:	2810      	cmp	r0, #16
 8004ffa:	d100      	bne.n	8004ffe <__iar_annotation$$branch+0xa84>
 8004ffc:	e0bf      	b.n	800517e <__iar_annotation$$branch+0xc04>
 8004ffe:	8be8      	ldrh	r0, [r5, #30]
 8005000:	2180      	movs	r1, #128	@ 0x80
 8005002:	0209      	lsls	r1, r1, #8
 8005004:	4288      	cmp	r0, r1
 8005006:	d000      	beq.n	800500a <__iar_annotation$$branch+0xa90>
 8005008:	e128      	b.n	800525c <__iar_annotation$$branch+0xce2>
 800500a:	e0d1      	b.n	80051b0 <__iar_annotation$$branch+0xc36>
 800500c:	2100      	movs	r1, #0
 800500e:	466a      	mov	r2, sp
 8005010:	7311      	strb	r1, [r2, #12]
 8005012:	6821      	ldr	r1, [r4, #0]
 8005014:	400e      	ands	r6, r1
 8005016:	6026      	str	r6, [r4, #0]
 8005018:	6861      	ldr	r1, [r4, #4]
 800501a:	4030      	ands	r0, r6
 800501c:	06c9      	lsls	r1, r1, #27
 800501e:	0ec9      	lsrs	r1, r1, #27
 8005020:	4301      	orrs	r1, r0
 8005022:	6021      	str	r1, [r4, #0]
 8005024:	8920      	ldrh	r0, [r4, #8]
 8005026:	b28a      	uxth	r2, r1
 8005028:	0401      	lsls	r1, r0, #16
 800502a:	4311      	orrs	r1, r2
 800502c:	6021      	str	r1, [r4, #0]
 800502e:	2080      	movs	r0, #128	@ 0x80
 8005030:	0200      	lsls	r0, r0, #8
 8005032:	4308      	orrs	r0, r1
 8005034:	6020      	str	r0, [r4, #0]
 8005036:	2601      	movs	r6, #1
 8005038:	6869      	ldr	r1, [r5, #4]
 800503a:	6809      	ldr	r1, [r1, #0]
 800503c:	0949      	lsrs	r1, r1, #5
 800503e:	4031      	ands	r1, r6
 8005040:	4aaa      	ldr	r2, [pc, #680]	@ (80052ec <.text_21>)
 8005042:	4002      	ands	r2, r0
 8005044:	0348      	lsls	r0, r1, #13
 8005046:	4310      	orrs	r0, r2
 8005048:	6020      	str	r0, [r4, #0]
 800504a:	491e      	ldr	r1, [pc, #120]	@ (80050c4 <__iar_annotation$$branch+0xb4a>)
 800504c:	4001      	ands	r1, r0
 800504e:	0230      	lsls	r0, r6, #8
 8005050:	4308      	orrs	r0, r1
 8005052:	6020      	str	r0, [r4, #0]
 8005054:	9005      	str	r0, [sp, #20]
 8005056:	68e8      	ldr	r0, [r5, #12]
 8005058:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800505a:	9001      	str	r0, [sp, #4]
 800505c:	2800      	cmp	r0, #0
 800505e:	d00b      	beq.n	8005078 <__iar_annotation$$branch+0xafe>
 8005060:	a805      	add	r0, sp, #20
 8005062:	1d00      	adds	r0, r0, #4
 8005064:	9000      	str	r0, [sp, #0]
 8005066:	ab03      	add	r3, sp, #12
 8005068:	7820      	ldrb	r0, [r4, #0]
 800506a:	06c2      	lsls	r2, r0, #27
 800506c:	0ed2      	lsrs	r2, r2, #27
 800506e:	2031      	movs	r0, #49	@ 0x31
 8005070:	5c29      	ldrb	r1, [r5, r0]
 8005072:	7c28      	ldrb	r0, [r5, #16]
 8005074:	9c01      	ldr	r4, [sp, #4]
 8005076:	47a0      	blx	r4
 8005078:	4668      	mov	r0, sp
 800507a:	7b00      	ldrb	r0, [r0, #12]
 800507c:	1c40      	adds	r0, r0, #1
 800507e:	4669      	mov	r1, sp
 8005080:	7308      	strb	r0, [r1, #12]
 8005082:	6868      	ldr	r0, [r5, #4]
 8005084:	6800      	ldr	r0, [r0, #0]
 8005086:	0880      	lsrs	r0, r0, #2
 8005088:	4006      	ands	r6, r0
 800508a:	d003      	beq.n	8005094 <__iar_annotation$$branch+0xb1a>
 800508c:	6968      	ldr	r0, [r5, #20]
 800508e:	0741      	lsls	r1, r0, #29
 8005090:	0fc8      	lsrs	r0, r1, #31
 8005092:	e000      	b.n	8005096 <__iar_annotation$$branch+0xb1c>
 8005094:	2002      	movs	r0, #2
 8005096:	9002      	str	r0, [sp, #8]
 8005098:	208f      	movs	r0, #143	@ 0x8f
 800509a:	9001      	str	r0, [sp, #4]
 800509c:	4668      	mov	r0, sp
 800509e:	7b00      	ldrb	r0, [r0, #12]
 80050a0:	9000      	str	r0, [sp, #0]
 80050a2:	ab05      	add	r3, sp, #20
 80050a4:	220f      	movs	r2, #15
 80050a6:	2031      	movs	r0, #49	@ 0x31
 80050a8:	5c29      	ldrb	r1, [r5, r0]
 80050aa:	0028      	movs	r0, r5
 80050ac:	f7fc fa5b 	bl	8001566 <PE_Send_DataMessage>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d104      	bne.n	80050be <__iar_annotation$$branch+0xb44>
 80050b4:	205a      	movs	r0, #90	@ 0x5a
 80050b6:	7728      	strb	r0, [r5, #28]
 80050b8:	48bf      	ldr	r0, [pc, #764]	@ (80053b8 <.text_23>)
 80050ba:	83e8      	strh	r0, [r5, #30]
 80050bc:	9704      	str	r7, [sp, #16]
 80050be:	e0ca      	b.n	8005256 <__iar_annotation$$branch+0xcdc>
 80050c0:	fffffe3f 	.word	0xfffffe3f
 80050c4:	fffff8ff 	.word	0xfffff8ff
 80050c8:	2607      	movs	r6, #7
 80050ca:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80050cc:	0b00      	lsrs	r0, r0, #12
 80050ce:	2107      	movs	r1, #7
 80050d0:	4001      	ands	r1, r0
 80050d2:	1e48      	subs	r0, r1, #1
 80050d4:	4669      	mov	r1, sp
 80050d6:	7108      	strb	r0, [r1, #4]
 80050d8:	2031      	movs	r0, #49	@ 0x31
 80050da:	5c28      	ldrb	r0, [r5, r0]
 80050dc:	f7fb fc74 	bl	80009c8 <PE_Convert_SOPRxEvent>
 80050e0:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050e2:	7809      	ldrb	r1, [r1, #0]
 80050e4:	4281      	cmp	r1, r0
 80050e6:	d144      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050e8:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80050ea:	0bc2      	lsrs	r2, r0, #15
 80050ec:	d141      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050ee:	0b02      	lsrs	r2, r0, #12
 80050f0:	4232      	tst	r2, r6
 80050f2:	d03e      	beq.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050f4:	06c0      	lsls	r0, r0, #27
 80050f6:	0ec0      	lsrs	r0, r0, #27
 80050f8:	280f      	cmp	r0, #15
 80050fa:	d13a      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050fc:	2914      	cmp	r1, #20
 80050fe:	d005      	beq.n	800510c <__iar_annotation$$branch+0xb92>
 8005100:	2014      	movs	r0, #20
 8005102:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005104:	7008      	strb	r0, [r1, #0]
 8005106:	0028      	movs	r0, r5
 8005108:	f7fb fc25 	bl	8000956 <PE_Clear_RxEvent>
 800510c:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 800510e:	7880      	ldrb	r0, [r0, #2]
 8005110:	06c1      	lsls	r1, r0, #27
 8005112:	0ec9      	lsrs	r1, r1, #27
 8005114:	6862      	ldr	r2, [r4, #4]
 8005116:	4291      	cmp	r1, r2
 8005118:	d12b      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 800511a:	0981      	lsrs	r1, r0, #6
 800511c:	d029      	beq.n	8005172 <__iar_annotation$$branch+0xbf8>
 800511e:	68e9      	ldr	r1, [r5, #12]
 8005120:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 8005122:	2900      	cmp	r1, #0
 8005124:	d022      	beq.n	800516c <__iar_annotation$$branch+0xbf2>
 8005126:	2600      	movs	r6, #0
 8005128:	e011      	b.n	800514e <__iar_annotation$$branch+0xbd4>
 800512a:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 800512c:	00b2      	lsls	r2, r6, #2
 800512e:	188b      	adds	r3, r1, r2
 8005130:	799c      	ldrb	r4, [r3, #6]
 8005132:	79df      	ldrb	r7, [r3, #7]
 8005134:	023f      	lsls	r7, r7, #8
 8005136:	19e4      	adds	r4, r4, r7
 8005138:	3108      	adds	r1, #8
 800513a:	5c89      	ldrb	r1, [r1, r2]
 800513c:	0409      	lsls	r1, r1, #16
 800513e:	1861      	adds	r1, r4, r1
 8005140:	7a5a      	ldrb	r2, [r3, #9]
 8005142:	0612      	lsls	r2, r2, #24
 8005144:	1889      	adds	r1, r1, r2
 8005146:	aa05      	add	r2, sp, #20
 8005148:	00b3      	lsls	r3, r6, #2
 800514a:	50d1      	str	r1, [r2, r3]
 800514c:	1c76      	adds	r6, r6, #1
 800514e:	4669      	mov	r1, sp
 8005150:	7909      	ldrb	r1, [r1, #4]
 8005152:	428e      	cmp	r6, r1
 8005154:	d3e9      	bcc.n	800512a <__iar_annotation$$branch+0xbb0>
 8005156:	a905      	add	r1, sp, #20
 8005158:	9100      	str	r1, [sp, #0]
 800515a:	ab01      	add	r3, sp, #4
 800515c:	06c2      	lsls	r2, r0, #27
 800515e:	0ed2      	lsrs	r2, r2, #27
 8005160:	2031      	movs	r0, #49	@ 0x31
 8005162:	5c29      	ldrb	r1, [r5, r0]
 8005164:	7c28      	ldrb	r0, [r5, #16]
 8005166:	68ec      	ldr	r4, [r5, #12]
 8005168:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
 800516a:	47a0      	blx	r4
 800516c:	2000      	movs	r0, #0
 800516e:	83e8      	strh	r0, [r5, #30]
 8005170:	e01e      	b.n	80051b0 <__iar_annotation$$branch+0xc36>
 8005172:	2034      	movs	r0, #52	@ 0x34
 8005174:	5c28      	ldrb	r0, [r5, r0]
 8005176:	06c0      	lsls	r0, r0, #27
 8005178:	0ec0      	lsrs	r0, r0, #27
 800517a:	2810      	cmp	r0, #16
 800517c:	d113      	bne.n	80051a6 <__iar_annotation$$branch+0xc2c>
 800517e:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8005180:	7800      	ldrb	r0, [r0, #0]
 8005182:	2814      	cmp	r0, #20
 8005184:	d005      	beq.n	8005192 <__iar_annotation$$branch+0xc18>
 8005186:	2014      	movs	r0, #20
 8005188:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800518a:	7008      	strb	r0, [r1, #0]
 800518c:	0028      	movs	r0, r5
 800518e:	f7fb fbe2 	bl	8000956 <PE_Clear_RxEvent>
 8005192:	2000      	movs	r0, #0
 8005194:	83e8      	strh	r0, [r5, #30]
 8005196:	2103      	movs	r1, #3
 8005198:	7469      	strb	r1, [r5, #17]
 800519a:	9004      	str	r0, [sp, #16]
 800519c:	2159      	movs	r1, #89	@ 0x59
 800519e:	7c28      	ldrb	r0, [r5, #16]
 80051a0:	f7fb f96e 	bl	8000480 <USBPD_PE_Notification>
 80051a4:	e05a      	b.n	800525c <__iar_annotation$$branch+0xce2>
 80051a6:	8be8      	ldrh	r0, [r5, #30]
 80051a8:	2180      	movs	r1, #128	@ 0x80
 80051aa:	0209      	lsls	r1, r1, #8
 80051ac:	4288      	cmp	r0, r1
 80051ae:	d155      	bne.n	800525c <__iar_annotation$$branch+0xce2>
 80051b0:	2003      	movs	r0, #3
 80051b2:	7468      	strb	r0, [r5, #17]
 80051b4:	2000      	movs	r0, #0
 80051b6:	9004      	str	r0, [sp, #16]
 80051b8:	e050      	b.n	800525c <__iar_annotation$$branch+0xce2>
 80051ba:	2100      	movs	r1, #0
 80051bc:	466a      	mov	r2, sp
 80051be:	7311      	strb	r1, [r2, #12]
 80051c0:	6821      	ldr	r1, [r4, #0]
 80051c2:	400e      	ands	r6, r1
 80051c4:	6026      	str	r6, [r4, #0]
 80051c6:	6861      	ldr	r1, [r4, #4]
 80051c8:	4030      	ands	r0, r6
 80051ca:	06c9      	lsls	r1, r1, #27
 80051cc:	0ec9      	lsrs	r1, r1, #27
 80051ce:	4301      	orrs	r1, r0
 80051d0:	6021      	str	r1, [r4, #0]
 80051d2:	8920      	ldrh	r0, [r4, #8]
 80051d4:	b28a      	uxth	r2, r1
 80051d6:	0401      	lsls	r1, r0, #16
 80051d8:	4311      	orrs	r1, r2
 80051da:	6021      	str	r1, [r4, #0]
 80051dc:	2080      	movs	r0, #128	@ 0x80
 80051de:	0200      	lsls	r0, r0, #8
 80051e0:	4308      	orrs	r0, r1
 80051e2:	6020      	str	r0, [r4, #0]
 80051e4:	2601      	movs	r6, #1
 80051e6:	6869      	ldr	r1, [r5, #4]
 80051e8:	6809      	ldr	r1, [r1, #0]
 80051ea:	0949      	lsrs	r1, r1, #5
 80051ec:	4031      	ands	r1, r6
 80051ee:	4a3f      	ldr	r2, [pc, #252]	@ (80052ec <.text_21>)
 80051f0:	4002      	ands	r2, r0
 80051f2:	0348      	lsls	r0, r1, #13
 80051f4:	4310      	orrs	r0, r2
 80051f6:	6020      	str	r0, [r4, #0]
 80051f8:	4970      	ldr	r1, [pc, #448]	@ (80053bc <.text_24>)
 80051fa:	4001      	ands	r1, r0
 80051fc:	0230      	lsls	r0, r6, #8
 80051fe:	4308      	orrs	r0, r1
 8005200:	6020      	str	r0, [r4, #0]
 8005202:	9005      	str	r0, [sp, #20]
 8005204:	68e8      	ldr	r0, [r5, #12]
 8005206:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005208:	2b00      	cmp	r3, #0
 800520a:	d004      	beq.n	8005216 <__iar_annotation$$branch+0xc9c>
 800520c:	a805      	add	r0, sp, #20
 800520e:	1d02      	adds	r2, r0, #4
 8005210:	a903      	add	r1, sp, #12
 8005212:	7c28      	ldrb	r0, [r5, #16]
 8005214:	4798      	blx	r3
 8005216:	4668      	mov	r0, sp
 8005218:	7b00      	ldrb	r0, [r0, #12]
 800521a:	1c40      	adds	r0, r0, #1
 800521c:	4669      	mov	r1, sp
 800521e:	7308      	strb	r0, [r1, #12]
 8005220:	6868      	ldr	r0, [r5, #4]
 8005222:	6800      	ldr	r0, [r0, #0]
 8005224:	0880      	lsrs	r0, r0, #2
 8005226:	4006      	ands	r6, r0
 8005228:	d003      	beq.n	8005232 <__iar_annotation$$branch+0xcb8>
 800522a:	6968      	ldr	r0, [r5, #20]
 800522c:	0741      	lsls	r1, r0, #29
 800522e:	0fc8      	lsrs	r0, r1, #31
 8005230:	e000      	b.n	8005234 <__iar_annotation$$branch+0xcba>
 8005232:	2002      	movs	r0, #2
 8005234:	9002      	str	r0, [sp, #8]
 8005236:	2003      	movs	r0, #3
 8005238:	9001      	str	r0, [sp, #4]
 800523a:	4668      	mov	r0, sp
 800523c:	7b00      	ldrb	r0, [r0, #12]
 800523e:	9000      	str	r0, [sp, #0]
 8005240:	ab05      	add	r3, sp, #20
 8005242:	220f      	movs	r2, #15
 8005244:	2031      	movs	r0, #49	@ 0x31
 8005246:	5c29      	ldrb	r1, [r5, r0]
 8005248:	0028      	movs	r0, r5
 800524a:	f7fc f98c 	bl	8001566 <PE_Send_DataMessage>
 800524e:	2800      	cmp	r0, #0
 8005250:	d101      	bne.n	8005256 <__iar_annotation$$branch+0xcdc>
 8005252:	205a      	movs	r0, #90	@ 0x5a
 8005254:	7728      	strb	r0, [r5, #28]
 8005256:	2000      	movs	r0, #0
 8005258:	2132      	movs	r1, #50	@ 0x32
 800525a:	5468      	strb	r0, [r5, r1]
 800525c:	9804      	ldr	r0, [sp, #16]
 800525e:	b01d      	add	sp, #116	@ 0x74
 8005260:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005264 <.text_19>:
 8005264:	00008032 	.word	0x00008032

08005268 <PE_StateMachine_UVDM>:
 8005268:	2914      	cmp	r1, #20
 800526a:	d000      	beq.n	800526e <PE_StateMachine_UVDM+0x6>
 800526c:	4770      	bx	lr
 800526e:	b570      	push	{r4, r5, r6, lr}
 8005270:	b08c      	sub	sp, #48	@ 0x30
 8005272:	0004      	movs	r4, r0
 8005274:	68e0      	ldr	r0, [r4, #12]
 8005276:	2800      	cmp	r0, #0
 8005278:	d035      	beq.n	80052e6 <PE_StateMachine_UVDM+0x7e>
 800527a:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 800527c:	2800      	cmp	r0, #0
 800527e:	d032      	beq.n	80052e6 <PE_StateMachine_UVDM+0x7e>
 8005280:	2500      	movs	r5, #0
 8005282:	4669      	mov	r1, sp
 8005284:	730d      	strb	r5, [r1, #12]
 8005286:	a805      	add	r0, sp, #20
 8005288:	1d03      	adds	r3, r0, #4
 800528a:	aa03      	add	r2, sp, #12
 800528c:	a904      	add	r1, sp, #16
 800528e:	7c20      	ldrb	r0, [r4, #16]
 8005290:	68e6      	ldr	r6, [r4, #12]
 8005292:	6bf6      	ldr	r6, [r6, #60]	@ 0x3c
 8005294:	47b0      	blx	r6
 8005296:	9804      	ldr	r0, [sp, #16]
 8005298:	49cc      	ldr	r1, [pc, #816]	@ (80055cc <.text_27>)
 800529a:	4001      	ands	r1, r0
 800529c:	9104      	str	r1, [sp, #16]
 800529e:	4668      	mov	r0, sp
 80052a0:	7b00      	ldrb	r0, [r0, #12]
 80052a2:	1c40      	adds	r0, r0, #1
 80052a4:	4669      	mov	r1, sp
 80052a6:	7308      	strb	r0, [r1, #12]
 80052a8:	9804      	ldr	r0, [sp, #16]
 80052aa:	9005      	str	r0, [sp, #20]
 80052ac:	6860      	ldr	r0, [r4, #4]
 80052ae:	6800      	ldr	r0, [r0, #0]
 80052b0:	0741      	lsls	r1, r0, #29
 80052b2:	0fc9      	lsrs	r1, r1, #31
 80052b4:	d003      	beq.n	80052be <PE_StateMachine_UVDM+0x56>
 80052b6:	6960      	ldr	r0, [r4, #20]
 80052b8:	0741      	lsls	r1, r0, #29
 80052ba:	0fc8      	lsrs	r0, r1, #31
 80052bc:	e000      	b.n	80052c0 <PE_StateMachine_UVDM+0x58>
 80052be:	2002      	movs	r0, #2
 80052c0:	9002      	str	r0, [sp, #8]
 80052c2:	2003      	movs	r0, #3
 80052c4:	9001      	str	r0, [sp, #4]
 80052c6:	4668      	mov	r0, sp
 80052c8:	7b00      	ldrb	r0, [r0, #12]
 80052ca:	9000      	str	r0, [sp, #0]
 80052cc:	ab05      	add	r3, sp, #20
 80052ce:	220f      	movs	r2, #15
 80052d0:	2031      	movs	r0, #49	@ 0x31
 80052d2:	5c21      	ldrb	r1, [r4, r0]
 80052d4:	0020      	movs	r0, r4
 80052d6:	f7fc f946 	bl	8001566 <PE_Send_DataMessage>
 80052da:	2800      	cmp	r0, #0
 80052dc:	d101      	bne.n	80052e2 <PE_StateMachine_UVDM+0x7a>
 80052de:	2059      	movs	r0, #89	@ 0x59
 80052e0:	7720      	strb	r0, [r4, #28]
 80052e2:	2032      	movs	r0, #50	@ 0x32
 80052e4:	5425      	strb	r5, [r4, r0]
 80052e6:	b00c      	add	sp, #48	@ 0x30
 80052e8:	bd70      	pop	{r4, r5, r6, pc}
	...

080052ec <.text_21>:
 80052ec:	ffff9fff 	.word	0xffff9fff

080052f0 <PE_Check_DataMessageVDM>:
 80052f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f2:	2403      	movs	r4, #3
 80052f4:	2501      	movs	r5, #1
 80052f6:	6801      	ldr	r1, [r0, #0]
 80052f8:	6849      	ldr	r1, [r1, #4]
 80052fa:	0949      	lsrs	r1, r1, #5
 80052fc:	4029      	ands	r1, r5
 80052fe:	d01f      	beq.n	8005340 <PE_Check_DataMessageVDM+0x50>
 8005300:	68c1      	ldr	r1, [r0, #12]
 8005302:	2900      	cmp	r1, #0
 8005304:	d01c      	beq.n	8005340 <PE_Check_DataMessageVDM+0x50>
 8005306:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8005308:	788a      	ldrb	r2, [r1, #2]
 800530a:	78cb      	ldrb	r3, [r1, #3]
 800530c:	021b      	lsls	r3, r3, #8
 800530e:	18d2      	adds	r2, r2, r3
 8005310:	790b      	ldrb	r3, [r1, #4]
 8005312:	041b      	lsls	r3, r3, #16
 8005314:	18d2      	adds	r2, r2, r3
 8005316:	7949      	ldrb	r1, [r1, #5]
 8005318:	0609      	lsls	r1, r1, #24
 800531a:	1851      	adds	r1, r2, r1
 800531c:	9100      	str	r1, [sp, #0]
 800531e:	0bca      	lsrs	r2, r1, #15
 8005320:	402a      	ands	r2, r5
 8005322:	d014      	beq.n	800534e <PE_Check_DataMessageVDM+0x5e>
 8005324:	2394      	movs	r3, #148	@ 0x94
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	50c1      	str	r1, [r0, r3]
 800532a:	0989      	lsrs	r1, r1, #6
 800532c:	4021      	ands	r1, r4
 800532e:	d107      	bne.n	8005340 <PE_Check_DataMessageVDM+0x50>
 8005330:	6801      	ldr	r1, [r0, #0]
 8005332:	6849      	ldr	r1, [r1, #4]
 8005334:	0a09      	lsrs	r1, r1, #8
 8005336:	4029      	ands	r1, r5
 8005338:	d002      	beq.n	8005340 <PE_Check_DataMessageVDM+0x50>
 800533a:	f7ff f840 	bl	80043be <PE_Receive_SVDM>
 800533e:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8005340:	6841      	ldr	r1, [r0, #4]
 8005342:	6809      	ldr	r1, [r1, #0]
 8005344:	400c      	ands	r4, r1
 8005346:	2c02      	cmp	r4, #2
 8005348:	d134      	bne.n	80053b4 <PE_Check_DataMessageVDM+0xc4>
 800534a:	7445      	strb	r5, [r0, #17]
 800534c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 800534e:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 8005350:	0449      	lsls	r1, r1, #17
 8005352:	0f49      	lsrs	r1, r1, #29
 8005354:	1e49      	subs	r1, r1, #1
 8005356:	4ab1      	ldr	r2, [pc, #708]	@ (800561c <.text_29>)
 8005358:	5481      	strb	r1, [r0, r2]
 800535a:	0006      	movs	r6, r0
 800535c:	2000      	movs	r0, #0
 800535e:	e00f      	b.n	8005380 <PE_Check_DataMessageVDM+0x90>
 8005360:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 8005362:	0082      	lsls	r2, r0, #2
 8005364:	1889      	adds	r1, r1, r2
 8005366:	798a      	ldrb	r2, [r1, #6]
 8005368:	79cf      	ldrb	r7, [r1, #7]
 800536a:	023f      	lsls	r7, r7, #8
 800536c:	19d2      	adds	r2, r2, r7
 800536e:	7a0f      	ldrb	r7, [r1, #8]
 8005370:	043f      	lsls	r7, r7, #16
 8005372:	19d2      	adds	r2, r2, r7
 8005374:	7a49      	ldrb	r1, [r1, #9]
 8005376:	0609      	lsls	r1, r1, #24
 8005378:	1851      	adds	r1, r2, r1
 800537a:	0082      	lsls	r2, r0, #2
 800537c:	5099      	str	r1, [r3, r2]
 800537e:	1c40      	adds	r0, r0, #1
 8005380:	49a7      	ldr	r1, [pc, #668]	@ (8005620 <.text_30>)
 8005382:	1873      	adds	r3, r6, r1
 8005384:	3118      	adds	r1, #24
 8005386:	1872      	adds	r2, r6, r1
 8005388:	7811      	ldrb	r1, [r2, #0]
 800538a:	4288      	cmp	r0, r1
 800538c:	d3e8      	bcc.n	8005360 <PE_Check_DataMessageVDM+0x70>
 800538e:	9900      	ldr	r1, [sp, #0]
 8005390:	68f0      	ldr	r0, [r6, #12]
 8005392:	2800      	cmp	r0, #0
 8005394:	d008      	beq.n	80053a8 <PE_Check_DataMessageVDM+0xb8>
 8005396:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8005398:	2f00      	cmp	r7, #0
 800539a:	d005      	beq.n	80053a8 <PE_Check_DataMessageVDM+0xb8>
 800539c:	7c30      	ldrb	r0, [r6, #16]
 800539e:	47b8      	blx	r7
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d101      	bne.n	80053a8 <PE_Check_DataMessageVDM+0xb8>
 80053a4:	7474      	strb	r4, [r6, #17]
 80053a6:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80053a8:	6870      	ldr	r0, [r6, #4]
 80053aa:	6800      	ldr	r0, [r0, #0]
 80053ac:	4004      	ands	r4, r0
 80053ae:	2c02      	cmp	r4, #2
 80053b0:	d100      	bne.n	80053b4 <PE_Check_DataMessageVDM+0xc4>
 80053b2:	7475      	strb	r5, [r6, #17]
 80053b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

080053b8 <.text_23>:
 80053b8:	0000801e 	.word	0x0000801e

080053bc <.text_24>:
 80053bc:	fffff8ff 	.word	0xfffff8ff

080053c0 <PE_SVDM_CheckIdentity>:
 80053c0:	b5fc      	push	{r2, r3, r4, r5, r6, r7, lr}
 80053c2:	0003      	movs	r3, r0
 80053c4:	2000      	movs	r0, #0
 80053c6:	4c97      	ldr	r4, [pc, #604]	@ (8005624 <.text_31>)
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	58e3      	ldr	r3, [r4, r3]
 80053cc:	9301      	str	r3, [sp, #4]
 80053ce:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80053d0:	045b      	lsls	r3, r3, #17
 80053d2:	0f5b      	lsrs	r3, r3, #29
 80053d4:	1e5c      	subs	r4, r3, #1
 80053d6:	b2e3      	uxtb	r3, r4
 80053d8:	2b03      	cmp	r3, #3
 80053da:	d200      	bcs.n	80053de <PE_SVDM_CheckIdentity+0x1e>
 80053dc:	e0b5      	b.n	800554a <PE_SVDM_CheckIdentity+0x18a>
 80053de:	000b      	movs	r3, r1
 80053e0:	7819      	ldrb	r1, [r3, #0]
 80053e2:	785d      	ldrb	r5, [r3, #1]
 80053e4:	022d      	lsls	r5, r5, #8
 80053e6:	1949      	adds	r1, r1, r5
 80053e8:	789d      	ldrb	r5, [r3, #2]
 80053ea:	042d      	lsls	r5, r5, #16
 80053ec:	1949      	adds	r1, r1, r5
 80053ee:	78dd      	ldrb	r5, [r3, #3]
 80053f0:	062d      	lsls	r5, r5, #24
 80053f2:	194d      	adds	r5, r1, r5
 80053f4:	6015      	str	r5, [r2, #0]
 80053f6:	7919      	ldrb	r1, [r3, #4]
 80053f8:	795e      	ldrb	r6, [r3, #5]
 80053fa:	0236      	lsls	r6, r6, #8
 80053fc:	1989      	adds	r1, r1, r6
 80053fe:	799e      	ldrb	r6, [r3, #6]
 8005400:	0436      	lsls	r6, r6, #16
 8005402:	1989      	adds	r1, r1, r6
 8005404:	79de      	ldrb	r6, [r3, #7]
 8005406:	0636      	lsls	r6, r6, #24
 8005408:	1989      	adds	r1, r1, r6
 800540a:	6051      	str	r1, [r2, #4]
 800540c:	2108      	movs	r1, #8
 800540e:	7a1e      	ldrb	r6, [r3, #8]
 8005410:	7a5f      	ldrb	r7, [r3, #9]
 8005412:	023f      	lsls	r7, r7, #8
 8005414:	19f6      	adds	r6, r6, r7
 8005416:	7a9f      	ldrb	r7, [r3, #10]
 8005418:	043f      	lsls	r7, r7, #16
 800541a:	19f6      	adds	r6, r6, r7
 800541c:	7adf      	ldrb	r7, [r3, #11]
 800541e:	063f      	lsls	r7, r7, #24
 8005420:	19f6      	adds	r6, r6, r7
 8005422:	6096      	str	r6, [r2, #8]
 8005424:	1ee4      	subs	r4, r4, #3
 8005426:	2620      	movs	r6, #32
 8005428:	5d97      	ldrb	r7, [r2, r6]
 800542a:	26e0      	movs	r6, #224	@ 0xe0
 800542c:	403e      	ands	r6, r7
 800542e:	466f      	mov	r7, sp
 8005430:	703e      	strb	r6, [r7, #0]
 8005432:	466e      	mov	r6, sp
 8005434:	7836      	ldrb	r6, [r6, #0]
 8005436:	2720      	movs	r7, #32
 8005438:	55d6      	strb	r6, [r2, r7]
 800543a:	0626      	lsls	r6, r4, #24
 800543c:	d022      	beq.n	8005484 <PE_SVDM_CheckIdentity+0xc4>
 800543e:	1e66      	subs	r6, r4, #1
 8005440:	466f      	mov	r7, sp
 8005442:	707e      	strb	r6, [r7, #1]
 8005444:	00ae      	lsls	r6, r5, #2
 8005446:	0f76      	lsrs	r6, r6, #29
 8005448:	2e05      	cmp	r6, #5
 800544a:	d827      	bhi.n	800549c <PE_SVDM_CheckIdentity+0xdc>
 800544c:	a701      	add	r7, pc, #4	@ (adr r7, 8005454 <PE_SVDM_CheckIdentity+0x94>)
 800544e:	5dbf      	ldrb	r7, [r7, r6]
 8005450:	44bf      	add	pc, r7
 8005452:	bf00      	nop
 8005454:	5a060632 	.word	0x5a060632
 8005458:	a680      	.short	0xa680
 800545a:	210c      	movs	r1, #12
 800545c:	466c      	mov	r4, sp
 800545e:	7824      	ldrb	r4, [r4, #0]
 8005460:	2608      	movs	r6, #8
 8005462:	4326      	orrs	r6, r4
 8005464:	2420      	movs	r4, #32
 8005466:	5516      	strb	r6, [r2, r4]
 8005468:	7b1c      	ldrb	r4, [r3, #12]
 800546a:	7b5e      	ldrb	r6, [r3, #13]
 800546c:	0236      	lsls	r6, r6, #8
 800546e:	19a4      	adds	r4, r4, r6
 8005470:	7b9e      	ldrb	r6, [r3, #14]
 8005472:	0436      	lsls	r6, r6, #16
 8005474:	19a4      	adds	r4, r4, r6
 8005476:	7bde      	ldrb	r6, [r3, #15]
 8005478:	0636      	lsls	r6, r6, #24
 800547a:	19a4      	adds	r4, r4, r6
 800547c:	6194      	str	r4, [r2, #24]
 800547e:	466c      	mov	r4, sp
 8005480:	7864      	ldrb	r4, [r4, #1]
 8005482:	0026      	movs	r6, r4
 8005484:	d062      	beq.n	800554c <PE_SVDM_CheckIdentity+0x18c>
 8005486:	9e01      	ldr	r6, [sp, #4]
 8005488:	8eb6      	ldrh	r6, [r6, #52]	@ 0x34
 800548a:	0636      	lsls	r6, r6, #24
 800548c:	0fb6      	lsrs	r6, r6, #30
 800548e:	2e02      	cmp	r6, #2
 8005490:	d35c      	bcc.n	800554c <PE_SVDM_CheckIdentity+0x18c>
 8005492:	01ad      	lsls	r5, r5, #6
 8005494:	0f6d      	lsrs	r5, r5, #29
 8005496:	d059      	beq.n	800554c <PE_SVDM_CheckIdentity+0x18c>
 8005498:	1e6d      	subs	r5, r5, #1
 800549a:	2d02      	cmp	r5, #2
 800549c:	d855      	bhi.n	800554a <PE_SVDM_CheckIdentity+0x18a>
 800549e:	2520      	movs	r5, #32
 80054a0:	5d55      	ldrb	r5, [r2, r5]
 80054a2:	08ef      	lsrs	r7, r5, #3
 80054a4:	07ff      	lsls	r7, r7, #31
 80054a6:	d53b      	bpl.n	8005520 <PE_SVDM_CheckIdentity+0x160>
 80054a8:	3108      	adds	r1, #8
 80054aa:	1e64      	subs	r4, r4, #1
 80054ac:	e039      	b.n	8005522 <PE_SVDM_CheckIdentity+0x162>
 80054ae:	210c      	movs	r1, #12
 80054b0:	466c      	mov	r4, sp
 80054b2:	7824      	ldrb	r4, [r4, #0]
 80054b4:	2601      	movs	r6, #1
 80054b6:	4326      	orrs	r6, r4
 80054b8:	2420      	movs	r4, #32
 80054ba:	5516      	strb	r6, [r2, r4]
 80054bc:	7b1c      	ldrb	r4, [r3, #12]
 80054be:	7b5e      	ldrb	r6, [r3, #13]
 80054c0:	0236      	lsls	r6, r6, #8
 80054c2:	19a4      	adds	r4, r4, r6
 80054c4:	7b9e      	ldrb	r6, [r3, #14]
 80054c6:	0436      	lsls	r6, r6, #16
 80054c8:	19a4      	adds	r4, r4, r6
 80054ca:	7bde      	ldrb	r6, [r3, #15]
 80054cc:	0636      	lsls	r6, r6, #24
 80054ce:	19a4      	adds	r4, r4, r6
 80054d0:	60d4      	str	r4, [r2, #12]
 80054d2:	e7d4      	b.n	800547e <PE_SVDM_CheckIdentity+0xbe>
 80054d4:	210c      	movs	r1, #12
 80054d6:	466c      	mov	r4, sp
 80054d8:	7824      	ldrb	r4, [r4, #0]
 80054da:	2604      	movs	r6, #4
 80054dc:	4326      	orrs	r6, r4
 80054de:	2420      	movs	r4, #32
 80054e0:	5516      	strb	r6, [r2, r4]
 80054e2:	7b1c      	ldrb	r4, [r3, #12]
 80054e4:	7b5e      	ldrb	r6, [r3, #13]
 80054e6:	0236      	lsls	r6, r6, #8
 80054e8:	19a4      	adds	r4, r4, r6
 80054ea:	7b9e      	ldrb	r6, [r3, #14]
 80054ec:	0436      	lsls	r6, r6, #16
 80054ee:	19a4      	adds	r4, r4, r6
 80054f0:	7bde      	ldrb	r6, [r3, #15]
 80054f2:	0636      	lsls	r6, r6, #24
 80054f4:	19a4      	adds	r4, r4, r6
 80054f6:	6154      	str	r4, [r2, #20]
 80054f8:	e7c1      	b.n	800547e <PE_SVDM_CheckIdentity+0xbe>
 80054fa:	210c      	movs	r1, #12
 80054fc:	466c      	mov	r4, sp
 80054fe:	7824      	ldrb	r4, [r4, #0]
 8005500:	2602      	movs	r6, #2
 8005502:	4326      	orrs	r6, r4
 8005504:	2420      	movs	r4, #32
 8005506:	5516      	strb	r6, [r2, r4]
 8005508:	7b1c      	ldrb	r4, [r3, #12]
 800550a:	7b5e      	ldrb	r6, [r3, #13]
 800550c:	0236      	lsls	r6, r6, #8
 800550e:	19a4      	adds	r4, r4, r6
 8005510:	7b9e      	ldrb	r6, [r3, #14]
 8005512:	0436      	lsls	r6, r6, #16
 8005514:	19a4      	adds	r4, r4, r6
 8005516:	7bde      	ldrb	r6, [r3, #15]
 8005518:	0636      	lsls	r6, r6, #24
 800551a:	19a4      	adds	r4, r4, r6
 800551c:	6114      	str	r4, [r2, #16]
 800551e:	e7ae      	b.n	800547e <PE_SVDM_CheckIdentity+0xbe>
 8005520:	1d09      	adds	r1, r1, #4
 8005522:	b2e4      	uxtb	r4, r4
 8005524:	2c01      	cmp	r4, #1
 8005526:	d110      	bne.n	800554a <PE_SVDM_CheckIdentity+0x18a>
 8005528:	2410      	movs	r4, #16
 800552a:	432c      	orrs	r4, r5
 800552c:	2520      	movs	r5, #32
 800552e:	5554      	strb	r4, [r2, r5]
 8005530:	1859      	adds	r1, r3, r1
 8005532:	780b      	ldrb	r3, [r1, #0]
 8005534:	784c      	ldrb	r4, [r1, #1]
 8005536:	0224      	lsls	r4, r4, #8
 8005538:	191b      	adds	r3, r3, r4
 800553a:	788c      	ldrb	r4, [r1, #2]
 800553c:	0424      	lsls	r4, r4, #16
 800553e:	191b      	adds	r3, r3, r4
 8005540:	78c9      	ldrb	r1, [r1, #3]
 8005542:	0609      	lsls	r1, r1, #24
 8005544:	1859      	adds	r1, r3, r1
 8005546:	61d1      	str	r1, [r2, #28]
 8005548:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}
 800554a:	2002      	movs	r0, #2
 800554c:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}

0800554e <PE_SVDM_CheckSVIDs>:
 800554e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005550:	4b34      	ldr	r3, [pc, #208]	@ (8005624 <.text_31>)
 8005552:	0080      	lsls	r0, r0, #2
 8005554:	5818      	ldr	r0, [r3, r0]
 8005556:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 8005558:	0440      	lsls	r0, r0, #17
 800555a:	0f40      	lsrs	r0, r0, #29
 800555c:	1e46      	subs	r6, r0, #1
 800555e:	b2f6      	uxtb	r6, r6
 8005560:	2000      	movs	r0, #0
 8005562:	2500      	movs	r5, #0
 8005564:	7610      	strb	r0, [r2, #24]
 8005566:	7650      	strb	r0, [r2, #25]
 8005568:	000b      	movs	r3, r1
 800556a:	0014      	movs	r4, r2
 800556c:	0031      	movs	r1, r6
 800556e:	5c1a      	ldrb	r2, [r3, r0]
 8005570:	1c5e      	adds	r6, r3, #1
 8005572:	5c36      	ldrb	r6, [r6, r0]
 8005574:	0236      	lsls	r6, r6, #8
 8005576:	1992      	adds	r2, r2, r6
 8005578:	7e26      	ldrb	r6, [r4, #24]
 800557a:	0076      	lsls	r6, r6, #1
 800557c:	53a2      	strh	r2, [r4, r6]
 800557e:	7e26      	ldrb	r6, [r4, #24]
 8005580:	2201      	movs	r2, #1
 8005582:	0077      	lsls	r7, r6, #1
 8005584:	5be7      	ldrh	r7, [r4, r7]
 8005586:	2f00      	cmp	r7, #0
 8005588:	d002      	beq.n	8005590 <PE_SVDM_CheckSVIDs+0x42>
 800558a:	1c76      	adds	r6, r6, #1
 800558c:	7626      	strb	r6, [r4, #24]
 800558e:	e001      	b.n	8005594 <PE_SVDM_CheckSVIDs+0x46>
 8005590:	2501      	movs	r5, #1
 8005592:	7662      	strb	r2, [r4, #25]
 8005594:	1c80      	adds	r0, r0, #2
 8005596:	b2c0      	uxtb	r0, r0
 8005598:	5c1e      	ldrb	r6, [r3, r0]
 800559a:	1c5f      	adds	r7, r3, #1
 800559c:	5c3f      	ldrb	r7, [r7, r0]
 800559e:	023f      	lsls	r7, r7, #8
 80055a0:	19f6      	adds	r6, r6, r7
 80055a2:	7e27      	ldrb	r7, [r4, #24]
 80055a4:	007f      	lsls	r7, r7, #1
 80055a6:	53e6      	strh	r6, [r4, r7]
 80055a8:	7e26      	ldrb	r6, [r4, #24]
 80055aa:	0077      	lsls	r7, r6, #1
 80055ac:	5be7      	ldrh	r7, [r4, r7]
 80055ae:	2f00      	cmp	r7, #0
 80055b0:	d002      	beq.n	80055b8 <PE_SVDM_CheckSVIDs+0x6a>
 80055b2:	1c76      	adds	r6, r6, #1
 80055b4:	7626      	strb	r6, [r4, #24]
 80055b6:	e001      	b.n	80055bc <PE_SVDM_CheckSVIDs+0x6e>
 80055b8:	2501      	movs	r5, #1
 80055ba:	7662      	strb	r2, [r4, #25]
 80055bc:	1c80      	adds	r0, r0, #2
 80055be:	b2c0      	uxtb	r0, r0
 80055c0:	008a      	lsls	r2, r1, #2
 80055c2:	4290      	cmp	r0, r2
 80055c4:	d201      	bcs.n	80055ca <PE_SVDM_CheckSVIDs+0x7c>
 80055c6:	002a      	movs	r2, r5
 80055c8:	d0d1      	beq.n	800556e <PE_SVDM_CheckSVIDs+0x20>
 80055ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080055cc <.text_27>:
 80055cc:	ffff7fff 	.word	0xffff7fff

080055d0 <PE_SVDM_CheckModes>:
 80055d0:	b530      	push	{r4, r5, lr}
 80055d2:	4c14      	ldr	r4, [pc, #80]	@ (8005624 <.text_31>)
 80055d4:	0080      	lsls	r0, r0, #2
 80055d6:	5820      	ldr	r0, [r4, r0]
 80055d8:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 80055da:	0440      	lsls	r0, r0, #17
 80055dc:	0f40      	lsrs	r0, r0, #29
 80055de:	1e40      	subs	r0, r0, #1
 80055e0:	b2c0      	uxtb	r0, r0
 80055e2:	2400      	movs	r4, #0
 80055e4:	8399      	strh	r1, [r3, #28]
 80055e6:	601c      	str	r4, [r3, #0]
 80055e8:	5d11      	ldrb	r1, [r2, r4]
 80055ea:	1915      	adds	r5, r2, r4
 80055ec:	786d      	ldrb	r5, [r5, #1]
 80055ee:	022d      	lsls	r5, r5, #8
 80055f0:	1949      	adds	r1, r1, r5
 80055f2:	1915      	adds	r5, r2, r4
 80055f4:	78ad      	ldrb	r5, [r5, #2]
 80055f6:	042d      	lsls	r5, r5, #16
 80055f8:	1949      	adds	r1, r1, r5
 80055fa:	1915      	adds	r5, r2, r4
 80055fc:	78ed      	ldrb	r5, [r5, #3]
 80055fe:	062d      	lsls	r5, r5, #24
 8005600:	1949      	adds	r1, r1, r5
 8005602:	681d      	ldr	r5, [r3, #0]
 8005604:	00ad      	lsls	r5, r5, #2
 8005606:	195d      	adds	r5, r3, r5
 8005608:	6069      	str	r1, [r5, #4]
 800560a:	6819      	ldr	r1, [r3, #0]
 800560c:	1c49      	adds	r1, r1, #1
 800560e:	6019      	str	r1, [r3, #0]
 8005610:	1d24      	adds	r4, r4, #4
 8005612:	b2e4      	uxtb	r4, r4
 8005614:	0081      	lsls	r1, r0, #2
 8005616:	428c      	cmp	r4, r1
 8005618:	d3e6      	bcc.n	80055e8 <PE_SVDM_CheckModes+0x18>
 800561a:	bd30      	pop	{r4, r5, pc}

0800561c <.text_29>:
 800561c:	000004ac 	.word	0x000004ac

08005620 <.text_30>:
 8005620:	00000494 	.word	0x00000494

08005624 <.text_31>:
 8005624:	200002e4 	.word	0x200002e4

08005628 <USBPD_PRL_TimerCounter>:
 8005628:	4954      	ldr	r1, [pc, #336]	@ (800577c <.text_15>)
 800562a:	0080      	lsls	r0, r0, #2
 800562c:	1808      	adds	r0, r1, r0
 800562e:	6801      	ldr	r1, [r0, #0]
 8005630:	790a      	ldrb	r2, [r1, #4]
 8005632:	2a00      	cmp	r2, #0
 8005634:	d002      	beq.n	800563c <USBPD_PRL_TimerCounter+0x14>
 8005636:	790a      	ldrb	r2, [r1, #4]
 8005638:	1e52      	subs	r2, r2, #1
 800563a:	710a      	strb	r2, [r1, #4]
 800563c:	6800      	ldr	r0, [r0, #0]
 800563e:	7841      	ldrb	r1, [r0, #1]
 8005640:	2900      	cmp	r1, #0
 8005642:	d001      	beq.n	8005648 <USBPD_PRL_TimerCounter+0x20>
 8005644:	1e49      	subs	r1, r1, #1
 8005646:	7041      	strb	r1, [r0, #1]
 8005648:	4770      	bx	lr
	...

0800564c <USBPD_PRL_Init>:
 800564c:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 800564e:	b081      	sub	sp, #4
 8005650:	0014      	movs	r4, r2
 8005652:	001d      	movs	r5, r3
 8005654:	2616      	movs	r6, #22
 8005656:	209c      	movs	r0, #156	@ 0x9c
 8005658:	0040      	lsls	r0, r0, #1
 800565a:	f00f fcf1 	bl	8015040 <malloc>
 800565e:	0007      	movs	r7, r0
 8005660:	d01e      	beq.n	80056a0 <USBPD_PRL_Init+0x54>
 8005662:	9e02      	ldr	r6, [sp, #8]
 8005664:	219c      	movs	r1, #156	@ 0x9c
 8005666:	0049      	lsls	r1, r1, #1
 8005668:	f00f fe01 	bl	801526e <__aeabi_memclr>
 800566c:	220f      	movs	r2, #15
 800566e:	2103      	movs	r1, #3
 8005670:	1db8      	adds	r0, r7, #6
 8005672:	f00f fdf5 	bl	8015260 <__aeabi_memset>
 8005676:	4841      	ldr	r0, [pc, #260]	@ (800577c <.text_15>)
 8005678:	4669      	mov	r1, sp
 800567a:	7909      	ldrb	r1, [r1, #4]
 800567c:	0089      	lsls	r1, r1, #2
 800567e:	5047      	str	r7, [r0, r1]
 8005680:	62bc      	str	r4, [r7, #40]	@ 0x28
 8005682:	62fd      	str	r5, [r7, #44]	@ 0x2c
 8005684:	2001      	movs	r0, #1
 8005686:	9000      	str	r0, [sp, #0]
 8005688:	6870      	ldr	r0, [r6, #4]
 800568a:	0743      	lsls	r3, r0, #29
 800568c:	0fdb      	lsrs	r3, r3, #31
 800568e:	003a      	movs	r2, r7
 8005690:	3230      	adds	r2, #48	@ 0x30
 8005692:	bf00      	nop
 8005694:	a103      	add	r1, pc, #12	@ (adr r1, 80056a4 <USBPD_PRL_Init::PRL_PhyCallbacks>)
 8005696:	4668      	mov	r0, sp
 8005698:	7900      	ldrb	r0, [r0, #4]
 800569a:	f00d f8f7 	bl	801288c <USBPD_PHY_Init>
 800569e:	0006      	movs	r6, r0
 80056a0:	0030      	movs	r0, r6
 80056a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080056a4 <USBPD_PRL_Init::PRL_PhyCallbacks>:
 80056a4:	5cdd 0800 6035 0800 608f 0800 60a9 0800     .\..5`...`...`..
 80056b4:	60b1 0800 579d 0800                         .`...W..

080056bc <USBPD_PRL_GetMemoryConsumption>:
 80056bc:	20ea      	movs	r0, #234	@ 0xea
 80056be:	0080      	lsls	r0, r0, #2
 80056c0:	4770      	bx	lr

080056c2 <USBPD_PRL_SetHeader>:
 80056c2:	b530      	push	{r4, r5, lr}
 80056c4:	4c2d      	ldr	r4, [pc, #180]	@ (800577c <.text_15>)
 80056c6:	0080      	lsls	r0, r0, #2
 80056c8:	5820      	ldr	r0, [r4, r0]
 80056ca:	8a44      	ldrh	r4, [r0, #18]
 80056cc:	4d2c      	ldr	r5, [pc, #176]	@ (8005780 <.text_16>)
 80056ce:	4025      	ands	r5, r4
 80056d0:	0209      	lsls	r1, r1, #8
 80056d2:	2480      	movs	r4, #128	@ 0x80
 80056d4:	0064      	lsls	r4, r4, #1
 80056d6:	4021      	ands	r1, r4
 80056d8:	4329      	orrs	r1, r5
 80056da:	8241      	strh	r1, [r0, #18]
 80056dc:	4c29      	ldr	r4, [pc, #164]	@ (8005784 <.text_17>)
 80056de:	400c      	ands	r4, r1
 80056e0:	0151      	lsls	r1, r2, #5
 80056e2:	2220      	movs	r2, #32
 80056e4:	4011      	ands	r1, r2
 80056e6:	4321      	orrs	r1, r4
 80056e8:	8241      	strh	r1, [r0, #18]
 80056ea:	4a27      	ldr	r2, [pc, #156]	@ (8005788 <.text_18>)
 80056ec:	400a      	ands	r2, r1
 80056ee:	0199      	lsls	r1, r3, #6
 80056f0:	23c0      	movs	r3, #192	@ 0xc0
 80056f2:	400b      	ands	r3, r1
 80056f4:	4313      	orrs	r3, r2
 80056f6:	8243      	strh	r3, [r0, #18]
 80056f8:	bd30      	pop	{r4, r5, pc}

080056fa <USBPD_PRL_SetHeaderPowerRole>:
 80056fa:	4a20      	ldr	r2, [pc, #128]	@ (800577c <.text_15>)
 80056fc:	0080      	lsls	r0, r0, #2
 80056fe:	5810      	ldr	r0, [r2, r0]
 8005700:	8a42      	ldrh	r2, [r0, #18]
 8005702:	4b1f      	ldr	r3, [pc, #124]	@ (8005780 <.text_16>)
 8005704:	4013      	ands	r3, r2
 8005706:	0209      	lsls	r1, r1, #8
 8005708:	2280      	movs	r2, #128	@ 0x80
 800570a:	0052      	lsls	r2, r2, #1
 800570c:	e007      	b.n	800571e <.text_10>

0800570e <USBPD_PRL_SetHeaderDataRole>:
 800570e:	4a1b      	ldr	r2, [pc, #108]	@ (800577c <.text_15>)
 8005710:	0080      	lsls	r0, r0, #2
 8005712:	5810      	ldr	r0, [r2, r0]
 8005714:	8a42      	ldrh	r2, [r0, #18]
 8005716:	4b1b      	ldr	r3, [pc, #108]	@ (8005784 <.text_17>)
 8005718:	4013      	ands	r3, r2
 800571a:	0149      	lsls	r1, r1, #5
 800571c:	2220      	movs	r2, #32

0800571e <.text_10>:
 800571e:	4011      	ands	r1, r2
 8005720:	4319      	orrs	r1, r3
 8005722:	8241      	strh	r1, [r0, #18]
 8005724:	4770      	bx	lr

08005726 <USBPD_PRL_SetHeaderSpecification>:
 8005726:	4a15      	ldr	r2, [pc, #84]	@ (800577c <.text_15>)
 8005728:	0080      	lsls	r0, r0, #2
 800572a:	5810      	ldr	r0, [r2, r0]
 800572c:	8a42      	ldrh	r2, [r0, #18]
 800572e:	4b16      	ldr	r3, [pc, #88]	@ (8005788 <.text_18>)
 8005730:	4013      	ands	r3, r2
 8005732:	0189      	lsls	r1, r1, #6
 8005734:	22c0      	movs	r2, #192	@ 0xc0
 8005736:	400a      	ands	r2, r1
 8005738:	431a      	orrs	r2, r3
 800573a:	8242      	strh	r2, [r0, #18]
 800573c:	4770      	bx	lr

0800573e <USBPD_PRL_CBL_SetHeaderSpecification>:
 800573e:	4a0f      	ldr	r2, [pc, #60]	@ (800577c <.text_15>)
 8005740:	0080      	lsls	r0, r0, #2
 8005742:	5810      	ldr	r0, [r2, r0]
 8005744:	018a      	lsls	r2, r1, #6
 8005746:	21c0      	movs	r1, #192	@ 0xc0
 8005748:	4011      	ands	r1, r2
 800574a:	4a0f      	ldr	r2, [pc, #60]	@ (8005788 <.text_18>)
 800574c:	8a83      	ldrh	r3, [r0, #20]
 800574e:	4013      	ands	r3, r2
 8005750:	430b      	orrs	r3, r1
 8005752:	8283      	strh	r3, [r0, #20]
 8005754:	8ac3      	ldrh	r3, [r0, #22]
 8005756:	401a      	ands	r2, r3
 8005758:	4311      	orrs	r1, r2
 800575a:	82c1      	strh	r1, [r0, #22]
 800575c:	4770      	bx	lr

0800575e <USBPD_PRL_SRCSetSinkNG>:
 800575e:	b580      	push	{r7, lr}
 8005760:	f00d f989 	bl	8012a76 <USBPD_PHY_SetResistor_SinkTxNG>
 8005764:	bd01      	pop	{r0, pc}

08005766 <USBPD_PRL_SRCReleaseSinkNG>:
 8005766:	b510      	push	{r4, lr}
 8005768:	0004      	movs	r4, r0
 800576a:	f00d f993 	bl	8012a94 <USBPD_PHY_SetResistor_SinkTxOK>
 800576e:	2000      	movs	r0, #0
 8005770:	4902      	ldr	r1, [pc, #8]	@ (800577c <.text_15>)
 8005772:	00a2      	lsls	r2, r4, #2
 8005774:	5889      	ldr	r1, [r1, r2]
 8005776:	7148      	strb	r0, [r1, #5]
 8005778:	bd10      	pop	{r4, pc}
	...

0800577c <.text_15>:
 800577c:	200002f0 	.word	0x200002f0

08005780 <.text_16>:
 8005780:	0000feff 	.word	0x0000feff

08005784 <.text_17>:
 8005784:	0000ffdf 	.word	0x0000ffdf

08005788 <.text_18>:
 8005788:	0000ff3f 	.word	0x0000ff3f

0800578c <USBPD_PRL_IsResistor_SinkTxOK>:
 800578c:	b580      	push	{r7, lr}
 800578e:	f00d f9a7 	bl	8012ae0 <USBPD_PHY_IsResistor_SinkTxOk>
 8005792:	bd02      	pop	{r1, pc}

08005794 <USBPD_PRL_FastRoleSwapSignalling>:
 8005794:	b580      	push	{r7, lr}
 8005796:	f00d f9b3 	bl	8012b00 <USBPD_PHY_FastRoleSwapSignalling>
 800579a:	bd01      	pop	{r0, pc}

0800579c <PRL_FastRoleSwapReception>:
 800579c:	b580      	push	{r7, lr}
 800579e:	f7fb fa4d 	bl	8000c3c <PE_PRL_FastRoleSwapReception>
 80057a2:	bd01      	pop	{r0, pc}

080057a4 <USBPD_PRL_SOPCapability>:
 80057a4:	b580      	push	{r7, lr}
 80057a6:	f00d f985 	bl	8012ab4 <USBPD_PHY_SOPSupported>
 80057aa:	bd01      	pop	{r0, pc}

080057ac <USBPD_PRL_SendMessage>:
 80057ac:	b5f5      	push	{r0, r2, r4, r5, r6, r7, lr}
 80057ae:	b087      	sub	sp, #28
 80057b0:	2503      	movs	r5, #3
 80057b2:	4668      	mov	r0, sp
 80057b4:	7f00      	ldrb	r0, [r0, #28]
 80057b6:	9005      	str	r0, [sp, #20]
 80057b8:	48ca      	ldr	r0, [pc, #808]	@ (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 80057ba:	9a05      	ldr	r2, [sp, #20]
 80057bc:	0092      	lsls	r2, r2, #2
 80057be:	1880      	adds	r0, r0, r2
 80057c0:	9000      	str	r0, [sp, #0]
 80057c2:	6800      	ldr	r0, [r0, #0]
 80057c4:	0004      	movs	r4, r0
 80057c6:	7962      	ldrb	r2, [r4, #5]
 80057c8:	2a00      	cmp	r2, #0
 80057ca:	d004      	beq.n	80057d6 <USBPD_PRL_SendMessage+0x2a>
 80057cc:	7a62      	ldrb	r2, [r4, #9]
 80057ce:	2a00      	cmp	r2, #0
 80057d0:	d101      	bne.n	80057d6 <USBPD_PRL_SendMessage+0x2a>
 80057d2:	220f      	movs	r2, #15
 80057d4:	7142      	strb	r2, [r0, #5]
 80057d6:	466a      	mov	r2, sp
 80057d8:	7111      	strb	r1, [r2, #4]
 80057da:	4669      	mov	r1, sp
 80057dc:	7909      	ldrb	r1, [r1, #4]
 80057de:	9104      	str	r1, [sp, #16]
 80057e0:	1861      	adds	r1, r4, r1
 80057e2:	9a05      	ldr	r2, [sp, #20]
 80057e4:	0052      	lsls	r2, r2, #1
 80057e6:	1c52      	adds	r2, r2, #1
 80057e8:	466e      	mov	r6, sp
 80057ea:	7172      	strb	r2, [r6, #5]
 80057ec:	9a04      	ldr	r2, [sp, #16]
 80057ee:	0052      	lsls	r2, r2, #1
 80057f0:	9203      	str	r2, [sp, #12]
 80057f2:	2600      	movs	r6, #0
 80057f4:	9302      	str	r3, [sp, #8]
 80057f6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80057f8:	7963      	ldrb	r3, [r4, #5]
 80057fa:	2b10      	cmp	r3, #16
 80057fc:	d900      	bls.n	8005800 <USBPD_PRL_SendMessage+0x54>
 80057fe:	e1f6      	b.n	8005bee <USBPD_PRL_SendMessage+0x442>
 8005800:	a701      	add	r7, pc, #4	@ (adr r7, 8005808 <USBPD_PRL_SendMessage+0x5c>)
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	5aff      	ldrh	r7, [r7, r3]
 8005806:	44bf      	add	pc, r7
 8005808:	00480020 	.word	0x00480020
 800580c:	03e4005e 	.word	0x03e4005e
 8005810:	00a8006a 	.word	0x00a8006a
 8005814:	015a0086 	.word	0x015a0086
 8005818:	03e403e4 	.word	0x03e403e4
 800581c:	030802de 	.word	0x030802de
 8005820:	03560334 	.word	0x03560334
 8005824:	03de03e4 	.word	0x03de03e4
 8005828:	03a6      	.short	0x03a6
 800582a:	f3ef 8710 	mrs	r7, PRIMASK
 800582e:	b672      	cpsid	i
 8005830:	4668      	mov	r0, sp
 8005832:	7f00      	ldrb	r0, [r0, #28]
 8005834:	f7fb f8b4 	bl	80009a0 <PE_PRL_Control_RxEvent>
 8005838:	2800      	cmp	r0, #0
 800583a:	d105      	bne.n	8005848 <USBPD_PRL_SendMessage+0x9c>
 800583c:	7aa0      	ldrb	r0, [r4, #10]
 800583e:	2800      	cmp	r0, #0
 8005840:	d102      	bne.n	8005848 <USBPD_PRL_SendMessage+0x9c>
 8005842:	20ff      	movs	r0, #255	@ 0xff
 8005844:	7260      	strb	r0, [r4, #9]
 8005846:	e000      	b.n	800584a <USBPD_PRL_SendMessage+0x9e>
 8005848:	7266      	strb	r6, [r4, #9]
 800584a:	f387 8810 	msr	PRIMASK, r7
 800584e:	2006      	movs	r0, #6
 8005850:	e1a0      	b.n	8005b94 <USBPD_PRL_SendMessage+0x3e8>
 8005852:	4668      	mov	r0, sp
 8005854:	7f00      	ldrb	r0, [r0, #28]
 8005856:	f00d f90e 	bl	8012a76 <USBPD_PHY_SetResistor_SinkTxNG>
 800585a:	2002      	movs	r0, #2
 800585c:	9900      	ldr	r1, [sp, #0]
 800585e:	6809      	ldr	r1, [r1, #0]
 8005860:	7148      	strb	r0, [r1, #5]
 8005862:	2013      	movs	r0, #19
 8005864:	7060      	strb	r0, [r4, #1]
 8005866:	e1c4      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005868:	2a01      	cmp	r2, #1
 800586a:	d10f      	bne.n	800588c <USBPD_PRL_SendMessage+0xe0>
 800586c:	7861      	ldrb	r1, [r4, #1]
 800586e:	2900      	cmp	r1, #0
 8005870:	d10a      	bne.n	8005888 <USBPD_PRL_SendMessage+0xdc>
 8005872:	e01c      	b.n	80058ae <USBPD_PRL_SendMessage+0x102>
 8005874:	2a02      	cmp	r2, #2
 8005876:	d109      	bne.n	800588c <USBPD_PRL_SendMessage+0xe0>
 8005878:	4668      	mov	r0, sp
 800587a:	7f00      	ldrb	r0, [r0, #28]
 800587c:	f00d f930 	bl	8012ae0 <USBPD_PHY_IsResistor_SinkTxOk>
 8005880:	2801      	cmp	r0, #1
 8005882:	d101      	bne.n	8005888 <USBPD_PRL_SendMessage+0xdc>
 8005884:	2005      	movs	r0, #5
 8005886:	e185      	b.n	8005b94 <USBPD_PRL_SendMessage+0x3e8>
 8005888:	2509      	movs	r5, #9
 800588a:	e1b2      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 800588c:	2106      	movs	r1, #6
 800588e:	e154      	b.n	8005b3a <USBPD_PRL_SendMessage+0x38e>
 8005890:	9903      	ldr	r1, [sp, #12]
 8005892:	1861      	adds	r1, r4, r1
 8005894:	8a49      	ldrh	r1, [r1, #18]
 8005896:	0609      	lsls	r1, r1, #24
 8005898:	0f89      	lsrs	r1, r1, #30
 800589a:	2902      	cmp	r1, #2
 800589c:	d107      	bne.n	80058ae <USBPD_PRL_SendMessage+0x102>
 800589e:	2a01      	cmp	r2, #1
 80058a0:	d101      	bne.n	80058a6 <USBPD_PRL_SendMessage+0xfa>
 80058a2:	7142      	strb	r2, [r0, #5]
 80058a4:	e1a5      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 80058a6:	2a02      	cmp	r2, #2
 80058a8:	d101      	bne.n	80058ae <USBPD_PRL_SendMessage+0x102>
 80058aa:	2104      	movs	r1, #4
 80058ac:	e145      	b.n	8005b3a <USBPD_PRL_SendMessage+0x38e>
 80058ae:	2105      	movs	r1, #5
 80058b0:	e143      	b.n	8005b3a <USBPD_PRL_SendMessage+0x38e>
 80058b2:	9803      	ldr	r0, [sp, #12]
 80058b4:	1820      	adds	r0, r4, r0
 80058b6:	8a43      	ldrh	r3, [r0, #18]
 80058b8:	4acf      	ldr	r2, [pc, #828]	@ (8005bf8 <.text_24>)
 80058ba:	401a      	ands	r2, r3
 80058bc:	ab08      	add	r3, sp, #32
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	06db      	lsls	r3, r3, #27
 80058c2:	0edb      	lsrs	r3, r3, #27
 80058c4:	4313      	orrs	r3, r2
 80058c6:	8243      	strh	r3, [r0, #18]
 80058c8:	045a      	lsls	r2, r3, #17
 80058ca:	0c52      	lsrs	r2, r2, #17
 80058cc:	ab08      	add	r3, sp, #32
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	09db      	lsrs	r3, r3, #7
 80058d2:	03db      	lsls	r3, r3, #15
 80058d4:	4313      	orrs	r3, r2
 80058d6:	8243      	strh	r3, [r0, #18]
 80058d8:	70a6      	strb	r6, [r4, #2]
 80058da:	8a43      	ldrh	r3, [r0, #18]
 80058dc:	0bda      	lsrs	r2, r3, #15
 80058de:	d023      	beq.n	8005928 <USBPD_PRL_SendMessage+0x17c>
 80058e0:	9a02      	ldr	r2, [sp, #8]
 80058e2:	7892      	ldrb	r2, [r2, #2]
 80058e4:	9b02      	ldr	r3, [sp, #8]
 80058e6:	78db      	ldrb	r3, [r3, #3]
 80058e8:	021b      	lsls	r3, r3, #8
 80058ea:	18d2      	adds	r2, r2, r3
 80058ec:	83a2      	strh	r2, [r4, #28]
 80058ee:	8ba2      	ldrh	r2, [r4, #28]
 80058f0:	0a93      	lsrs	r3, r2, #10
 80058f2:	07db      	lsls	r3, r3, #31
 80058f4:	d40f      	bmi.n	8005916 <USBPD_PRL_SendMessage+0x16a>
 80058f6:	0ad2      	lsrs	r2, r2, #11
 80058f8:	0712      	lsls	r2, r2, #28
 80058fa:	d122      	bne.n	8005942 <USBPD_PRL_SendMessage+0x196>
 80058fc:	466a      	mov	r2, sp
 80058fe:	8f12      	ldrh	r2, [r2, #56]	@ 0x38
 8005900:	1f12      	subs	r2, r2, #4
 8005902:	8462      	strh	r2, [r4, #34]	@ 0x22
 8005904:	05d2      	lsls	r2, r2, #23
 8005906:	0dd2      	lsrs	r2, r2, #23
 8005908:	8ba3      	ldrh	r3, [r4, #28]
 800590a:	27fe      	movs	r7, #254	@ 0xfe
 800590c:	023f      	lsls	r7, r7, #8
 800590e:	401f      	ands	r7, r3
 8005910:	433a      	orrs	r2, r7
 8005912:	83a2      	strh	r2, [r4, #28]
 8005914:	e015      	b.n	8005942 <USBPD_PRL_SendMessage+0x196>
 8005916:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005918:	8a42      	ldrh	r2, [r0, #18]
 800591a:	4bb8      	ldr	r3, [pc, #736]	@ (8005bfc <.text_25>)
 800591c:	4013      	ands	r3, r2
 800591e:	2280      	movs	r2, #128	@ 0x80
 8005920:	0152      	lsls	r2, r2, #5
 8005922:	431a      	orrs	r2, r3
 8005924:	8242      	strh	r2, [r0, #18]
 8005926:	e00c      	b.n	8005942 <USBPD_PRL_SendMessage+0x196>
 8005928:	4ab4      	ldr	r2, [pc, #720]	@ (8005bfc <.text_25>)
 800592a:	401a      	ands	r2, r3
 800592c:	466b      	mov	r3, sp
 800592e:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8005930:	1e9b      	subs	r3, r3, #2
 8005932:	089b      	lsrs	r3, r3, #2
 8005934:	031b      	lsls	r3, r3, #12
 8005936:	27e0      	movs	r7, #224	@ 0xe0
 8005938:	01ff      	lsls	r7, r7, #7
 800593a:	401f      	ands	r7, r3
 800593c:	4317      	orrs	r7, r2
 800593e:	8247      	strh	r7, [r0, #18]
 8005940:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005942:	aa08      	add	r2, sp, #32
 8005944:	7812      	ldrb	r2, [r2, #0]
 8005946:	2a0d      	cmp	r2, #13
 8005948:	d10a      	bne.n	8005960 <USBPD_PRL_SendMessage+0x1b4>
 800594a:	8a40      	ldrh	r0, [r0, #18]
 800594c:	22f0      	movs	r2, #240	@ 0xf0
 800594e:	0212      	lsls	r2, r2, #8
 8005950:	4002      	ands	r2, r0
 8005952:	d105      	bne.n	8005960 <USBPD_PRL_SendMessage+0x1b4>
 8005954:	72ce      	strb	r6, [r1, #11]
 8005956:	220f      	movs	r2, #15
 8005958:	2103      	movs	r1, #3
 800595a:	1da0      	adds	r0, r4, #6
 800595c:	f00f fc80 	bl	8015260 <__aeabi_memset>
 8005960:	2007      	movs	r0, #7
 8005962:	e117      	b.n	8005b94 <USBPD_PRL_SendMessage+0x3e8>
 8005964:	4669      	mov	r1, sp
 8005966:	8f0c      	ldrh	r4, [r1, #56]	@ 0x38
 8005968:	9903      	ldr	r1, [sp, #12]
 800596a:	1841      	adds	r1, r0, r1
 800596c:	4a5d      	ldr	r2, [pc, #372]	@ (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 800596e:	466b      	mov	r3, sp
 8005970:	7f1b      	ldrb	r3, [r3, #28]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	58d2      	ldr	r2, [r2, r3]
 8005976:	466b      	mov	r3, sp
 8005978:	791b      	ldrb	r3, [r3, #4]
 800597a:	005b      	lsls	r3, r3, #1
 800597c:	18d2      	adds	r2, r2, r3
 800597e:	8a52      	ldrh	r2, [r2, #18]
 8005980:	0bd3      	lsrs	r3, r2, #15
 8005982:	d074      	beq.n	8005a6e <USBPD_PRL_SendMessage+0x2c2>
 8005984:	8b83      	ldrh	r3, [r0, #28]
 8005986:	0a9b      	lsrs	r3, r3, #10
 8005988:	07db      	lsls	r3, r3, #31
 800598a:	d465      	bmi.n	8005a58 <USBPD_PRL_SendMessage+0x2ac>
 800598c:	4b55      	ldr	r3, [pc, #340]	@ (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 800598e:	466f      	mov	r7, sp
 8005990:	7f3f      	ldrb	r7, [r7, #28]
 8005992:	00bf      	lsls	r7, r7, #2
 8005994:	59db      	ldr	r3, [r3, r7]
 8005996:	8b9b      	ldrh	r3, [r3, #28]
 8005998:	8c47      	ldrh	r7, [r0, #34]	@ 0x22
 800599a:	2f1b      	cmp	r7, #27
 800599c:	d30a      	bcc.n	80059b4 <USBPD_PRL_SendMessage+0x208>
 800599e:	0bdf      	lsrs	r7, r3, #15
 80059a0:	d008      	beq.n	80059b4 <USBPD_PRL_SendMessage+0x208>
 80059a2:	23e0      	movs	r3, #224	@ 0xe0
 80059a4:	01db      	lsls	r3, r3, #7
 80059a6:	4313      	orrs	r3, r2
 80059a8:	824b      	strh	r3, [r1, #18]
 80059aa:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 80059ac:	391a      	subs	r1, #26
 80059ae:	8441      	strh	r1, [r0, #34]	@ 0x22
 80059b0:	241e      	movs	r4, #30
 80059b2:	e051      	b.n	8005a58 <USBPD_PRL_SendMessage+0x2ac>
 80059b4:	0ada      	lsrs	r2, r3, #11
 80059b6:	0712      	lsls	r2, r2, #28
 80059b8:	d107      	bne.n	80059ca <USBPD_PRL_SendMessage+0x21e>
 80059ba:	22fe      	movs	r2, #254	@ 0xfe
 80059bc:	0212      	lsls	r2, r2, #8
 80059be:	401a      	ands	r2, r3
 80059c0:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80059c2:	05db      	lsls	r3, r3, #23
 80059c4:	0ddb      	lsrs	r3, r3, #23
 80059c6:	4313      	orrs	r3, r2
 80059c8:	8383      	strh	r3, [r0, #28]
 80059ca:	8a4b      	ldrh	r3, [r1, #18]
 80059cc:	4a8b      	ldr	r2, [pc, #556]	@ (8005bfc <.text_25>)
 80059ce:	401a      	ands	r2, r3
 80059d0:	824a      	strh	r2, [r1, #18]
 80059d2:	8b83      	ldrh	r3, [r0, #28]
 80059d4:	0bdb      	lsrs	r3, r3, #15
 80059d6:	d03c      	beq.n	8005a52 <USBPD_PRL_SendMessage+0x2a6>
 80059d8:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80059da:	1c9b      	adds	r3, r3, #2
 80059dc:	089b      	lsrs	r3, r3, #2
 80059de:	031b      	lsls	r3, r3, #12
 80059e0:	24e0      	movs	r4, #224	@ 0xe0
 80059e2:	01e4      	lsls	r4, r4, #7
 80059e4:	401c      	ands	r4, r3
 80059e6:	4314      	orrs	r4, r2
 80059e8:	824c      	strh	r4, [r1, #18]
 80059ea:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 80059ec:	1c80      	adds	r0, r0, #2
 80059ee:	0781      	lsls	r1, r0, #30
 80059f0:	0f89      	lsrs	r1, r1, #30
 80059f2:	d025      	beq.n	8005a40 <USBPD_PRL_SendMessage+0x294>
 80059f4:	2200      	movs	r2, #0
 80059f6:	483b      	ldr	r0, [pc, #236]	@ (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 80059f8:	9b05      	ldr	r3, [sp, #20]
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	18c0      	adds	r0, r0, r3
 80059fe:	9000      	str	r0, [sp, #0]
 8005a00:	9802      	ldr	r0, [sp, #8]
 8005a02:	9102      	str	r1, [sp, #8]
 8005a04:	e004      	b.n	8005a10 <USBPD_PRL_SendMessage+0x264>
 8005a06:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005a08:	1859      	adds	r1, r3, r1
 8005a0a:	1841      	adds	r1, r0, r1
 8005a0c:	710e      	strb	r6, [r1, #4]
 8005a0e:	1c52      	adds	r2, r2, #1
 8005a10:	9900      	ldr	r1, [sp, #0]
 8005a12:	680b      	ldr	r3, [r1, #0]
 8005a14:	b2d1      	uxtb	r1, r2
 8005a16:	2404      	movs	r4, #4
 8005a18:	9f02      	ldr	r7, [sp, #8]
 8005a1a:	1be4      	subs	r4, r4, r7
 8005a1c:	42a1      	cmp	r1, r4
 8005a1e:	d3f2      	bcc.n	8005a06 <USBPD_PRL_SendMessage+0x25a>
 8005a20:	9002      	str	r0, [sp, #8]
 8005a22:	0018      	movs	r0, r3
 8005a24:	3012      	adds	r0, #18
 8005a26:	9903      	ldr	r1, [sp, #12]
 8005a28:	1840      	adds	r0, r0, r1
 8005a2a:	8801      	ldrh	r1, [r0, #0]
 8005a2c:	4a73      	ldr	r2, [pc, #460]	@ (8005bfc <.text_25>)
 8005a2e:	400a      	ands	r2, r1
 8005a30:	0b09      	lsrs	r1, r1, #12
 8005a32:	1c49      	adds	r1, r1, #1
 8005a34:	0309      	lsls	r1, r1, #12
 8005a36:	23e0      	movs	r3, #224	@ 0xe0
 8005a38:	01db      	lsls	r3, r3, #7
 8005a3a:	400b      	ands	r3, r1
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	8003      	strh	r3, [r0, #0]
 8005a40:	9800      	ldr	r0, [sp, #0]
 8005a42:	6800      	ldr	r0, [r0, #0]
 8005a44:	3012      	adds	r0, #18
 8005a46:	9903      	ldr	r1, [sp, #12]
 8005a48:	5a40      	ldrh	r0, [r0, r1]
 8005a4a:	0440      	lsls	r0, r0, #17
 8005a4c:	0f40      	lsrs	r0, r0, #29
 8005a4e:	0084      	lsls	r4, r0, #2
 8005a50:	1ca4      	adds	r4, r4, #2
 8005a52:	9800      	ldr	r0, [sp, #0]
 8005a54:	6800      	ldr	r0, [r0, #0]
 8005a56:	8446      	strh	r6, [r0, #34]	@ 0x22
 8005a58:	9800      	ldr	r0, [sp, #0]
 8005a5a:	6800      	ldr	r0, [r0, #0]
 8005a5c:	8b80      	ldrh	r0, [r0, #28]
 8005a5e:	9902      	ldr	r1, [sp, #8]
 8005a60:	7088      	strb	r0, [r1, #2]
 8005a62:	9800      	ldr	r0, [sp, #0]
 8005a64:	6800      	ldr	r0, [r0, #0]
 8005a66:	8b80      	ldrh	r0, [r0, #28]
 8005a68:	0a00      	lsrs	r0, r0, #8
 8005a6a:	9902      	ldr	r1, [sp, #8]
 8005a6c:	70c8      	strb	r0, [r1, #3]
 8005a6e:	9800      	ldr	r0, [sp, #0]
 8005a70:	6802      	ldr	r2, [r0, #0]
 8005a72:	0010      	movs	r0, r2
 8005a74:	3012      	adds	r0, #18
 8005a76:	9903      	ldr	r1, [sp, #12]
 8005a78:	1840      	adds	r0, r0, r1
 8005a7a:	8803      	ldrh	r3, [r0, #0]
 8005a7c:	498c      	ldr	r1, [pc, #560]	@ (8005cb0 <.text_30>)
 8005a7e:	4019      	ands	r1, r3
 8005a80:	320b      	adds	r2, #11
 8005a82:	9b04      	ldr	r3, [sp, #16]
 8005a84:	5cd2      	ldrb	r2, [r2, r3]
 8005a86:	0253      	lsls	r3, r2, #9
 8005a88:	22e0      	movs	r2, #224	@ 0xe0
 8005a8a:	0112      	lsls	r2, r2, #4
 8005a8c:	401a      	ands	r2, r3
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	8002      	strh	r2, [r0, #0]
 8005a92:	9802      	ldr	r0, [sp, #8]
 8005a94:	7002      	strb	r2, [r0, #0]
 8005a96:	9800      	ldr	r0, [sp, #0]
 8005a98:	6800      	ldr	r0, [r0, #0]
 8005a9a:	3012      	adds	r0, #18
 8005a9c:	9903      	ldr	r1, [sp, #12]
 8005a9e:	5a40      	ldrh	r0, [r0, r1]
 8005aa0:	0a00      	lsrs	r0, r0, #8
 8005aa2:	9902      	ldr	r1, [sp, #8]
 8005aa4:	7048      	strb	r0, [r1, #1]
 8005aa6:	9800      	ldr	r0, [sp, #0]
 8005aa8:	6800      	ldr	r0, [r0, #0]
 8005aaa:	81c4      	strh	r4, [r0, #14]
 8005aac:	210a      	movs	r1, #10
 8005aae:	7141      	strb	r1, [r0, #5]
 8005ab0:	2102      	movs	r1, #2
 8005ab2:	7401      	strb	r1, [r0, #16]
 8005ab4:	b2a0      	uxth	r0, r4
 8005ab6:	9000      	str	r0, [sp, #0]
 8005ab8:	9b02      	ldr	r3, [sp, #8]
 8005aba:	4668      	mov	r0, sp
 8005abc:	7902      	ldrb	r2, [r0, #4]
 8005abe:	7f01      	ldrb	r1, [r0, #28]
 8005ac0:	2002      	movs	r0, #2
 8005ac2:	4e7c      	ldr	r6, [pc, #496]	@ (8005cb4 <.text_31>)
 8005ac4:	6836      	ldr	r6, [r6, #0]
 8005ac6:	47b0      	blx	r6
 8005ac8:	497b      	ldr	r1, [pc, #492]	@ (8005cb8 <.text_32>)
 8005aca:	4668      	mov	r0, sp
 8005acc:	7940      	ldrb	r0, [r0, #5]
 8005ace:	f00e fb7f 	bl	80141d0 <USBPD_TIM_Start>
 8005ad2:	b2a3      	uxth	r3, r4
 8005ad4:	9a02      	ldr	r2, [sp, #8]
 8005ad6:	4668      	mov	r0, sp
 8005ad8:	7901      	ldrb	r1, [r0, #4]
 8005ada:	7f00      	ldrb	r0, [r0, #28]
 8005adc:	f00c ff85 	bl	80129ea <USBPD_PHY_SendMessage>
 8005ae0:	e087      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005ae2:	bf00      	nop
 8005ae4:	200002f0 	.word	0x200002f0
 8005ae8:	f3ef 8410 	mrs	r4, PRIMASK
 8005aec:	b672      	cpsid	i
 8005aee:	9800      	ldr	r0, [sp, #0]
 8005af0:	6800      	ldr	r0, [r0, #0]
 8005af2:	7940      	ldrb	r0, [r0, #5]
 8005af4:	280a      	cmp	r0, #10
 8005af6:	d109      	bne.n	8005b0c <USBPD_PRL_SendMessage+0x360>
 8005af8:	4668      	mov	r0, sp
 8005afa:	7940      	ldrb	r0, [r0, #5]
 8005afc:	f00e fbd6 	bl	80142ac <USBPD_TIM_IsExpired>
 8005b00:	2801      	cmp	r0, #1
 8005b02:	d103      	bne.n	8005b0c <USBPD_PRL_SendMessage+0x360>
 8005b04:	200d      	movs	r0, #13
 8005b06:	9900      	ldr	r1, [sp, #0]
 8005b08:	6809      	ldr	r1, [r1, #0]
 8005b0a:	7148      	strb	r0, [r1, #5]
 8005b0c:	f384 8810 	msr	PRIMASK, r4
 8005b10:	e06f      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b12:	7aca      	ldrb	r2, [r1, #11]
 8005b14:	8b67      	ldrh	r7, [r4, #26]
 8005b16:	053f      	lsls	r7, r7, #20
 8005b18:	0f7f      	lsrs	r7, r7, #29
 8005b1a:	42ba      	cmp	r2, r7
 8005b1c:	d10c      	bne.n	8005b38 <USBPD_PRL_SendMessage+0x38c>
 8005b1e:	7ea3      	ldrb	r3, [r4, #26]
 8005b20:	06db      	lsls	r3, r3, #27
 8005b22:	0edb      	lsrs	r3, r3, #27
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d107      	bne.n	8005b38 <USBPD_PRL_SendMessage+0x38c>
 8005b28:	1c52      	adds	r2, r2, #1
 8005b2a:	0750      	lsls	r0, r2, #29
 8005b2c:	0f40      	lsrs	r0, r0, #29
 8005b2e:	72c8      	strb	r0, [r1, #11]
 8005b30:	9800      	ldr	r0, [sp, #0]
 8005b32:	6800      	ldr	r0, [r0, #0]
 8005b34:	7146      	strb	r6, [r0, #5]
 8005b36:	e011      	b.n	8005b5c <USBPD_PRL_SendMessage+0x3b0>
 8005b38:	210d      	movs	r1, #13
 8005b3a:	7141      	strb	r1, [r0, #5]
 8005b3c:	e059      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b3e:	7ac8      	ldrb	r0, [r1, #11]
 8005b40:	1c40      	adds	r0, r0, #1
 8005b42:	0740      	lsls	r0, r0, #29
 8005b44:	0f40      	lsrs	r0, r0, #29
 8005b46:	72c8      	strb	r0, [r1, #11]
 8005b48:	9800      	ldr	r0, [sp, #0]
 8005b4a:	6800      	ldr	r0, [r0, #0]
 8005b4c:	7146      	strb	r6, [r0, #5]
 8005b4e:	8ba1      	ldrh	r1, [r4, #28]
 8005b50:	485a      	ldr	r0, [pc, #360]	@ (8005cbc <.text_33>)
 8005b52:	4008      	ands	r0, r1
 8005b54:	83a0      	strh	r0, [r4, #28]
 8005b56:	495a      	ldr	r1, [pc, #360]	@ (8005cc0 <.text_34>)
 8005b58:	4001      	ands	r1, r0
 8005b5a:	83a1      	strh	r1, [r4, #28]
 8005b5c:	2505      	movs	r5, #5
 8005b5e:	e048      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b60:	78a0      	ldrb	r0, [r4, #2]
 8005b62:	1c40      	adds	r0, r0, #1
 8005b64:	70a0      	strb	r0, [r4, #2]
 8005b66:	9a03      	ldr	r2, [sp, #12]
 8005b68:	18a2      	adds	r2, r4, r2
 8005b6a:	8a52      	ldrh	r2, [r2, #18]
 8005b6c:	0613      	lsls	r3, r2, #24
 8005b6e:	0f9b      	lsrs	r3, r3, #30
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d101      	bne.n	8005b78 <USBPD_PRL_SendMessage+0x3cc>
 8005b74:	2303      	movs	r3, #3
 8005b76:	e000      	b.n	8005b7a <USBPD_PRL_SendMessage+0x3ce>
 8005b78:	2302      	movs	r3, #2
 8005b7a:	0bd2      	lsrs	r2, r2, #15
 8005b7c:	d006      	beq.n	8005b8c <USBPD_PRL_SendMessage+0x3e0>
 8005b7e:	8ba2      	ldrh	r2, [r4, #28]
 8005b80:	0bd4      	lsrs	r4, r2, #15
 8005b82:	d103      	bne.n	8005b8c <USBPD_PRL_SendMessage+0x3e0>
 8005b84:	05d2      	lsls	r2, r2, #23
 8005b86:	0dd2      	lsrs	r2, r2, #23
 8005b88:	2a1b      	cmp	r2, #27
 8005b8a:	d207      	bcs.n	8005b9c <USBPD_PRL_SendMessage+0x3f0>
 8005b8c:	b2c0      	uxtb	r0, r0
 8005b8e:	4283      	cmp	r3, r0
 8005b90:	d304      	bcc.n	8005b9c <USBPD_PRL_SendMessage+0x3f0>
 8005b92:	2010      	movs	r0, #16
 8005b94:	9900      	ldr	r1, [sp, #0]
 8005b96:	6809      	ldr	r1, [r1, #0]
 8005b98:	7148      	strb	r0, [r1, #5]
 8005b9a:	e02a      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b9c:	9800      	ldr	r0, [sp, #0]
 8005b9e:	6800      	ldr	r0, [r0, #0]
 8005ba0:	7146      	strb	r6, [r0, #5]
 8005ba2:	2507      	movs	r5, #7
 8005ba4:	7ac8      	ldrb	r0, [r1, #11]
 8005ba6:	1c40      	adds	r0, r0, #1
 8005ba8:	2207      	movs	r2, #7
 8005baa:	4002      	ands	r2, r0
 8005bac:	72ca      	strb	r2, [r1, #11]
 8005bae:	e020      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005bb0:	210a      	movs	r1, #10
 8005bb2:	7141      	strb	r1, [r0, #5]
 8005bb4:	2002      	movs	r0, #2
 8005bb6:	7420      	strb	r0, [r4, #16]
 8005bb8:	493f      	ldr	r1, [pc, #252]	@ (8005cb8 <.text_32>)
 8005bba:	4668      	mov	r0, sp
 8005bbc:	7940      	ldrb	r0, [r0, #5]
 8005bbe:	f00e fb07 	bl	80141d0 <USBPD_TIM_Start>
 8005bc2:	89e3      	ldrh	r3, [r4, #14]
 8005bc4:	9a02      	ldr	r2, [sp, #8]
 8005bc6:	4668      	mov	r0, sp
 8005bc8:	7901      	ldrb	r1, [r0, #4]
 8005bca:	7f00      	ldrb	r0, [r0, #28]
 8005bcc:	f00c ff0d 	bl	80129ea <USBPD_PHY_SendMessage>
 8005bd0:	4668      	mov	r0, sp
 8005bd2:	8f00      	ldrh	r0, [r0, #56]	@ 0x38
 8005bd4:	9000      	str	r0, [sp, #0]
 8005bd6:	9b02      	ldr	r3, [sp, #8]
 8005bd8:	4668      	mov	r0, sp
 8005bda:	7902      	ldrb	r2, [r0, #4]
 8005bdc:	7f01      	ldrb	r1, [r0, #28]
 8005bde:	2002      	movs	r0, #2
 8005be0:	4c34      	ldr	r4, [pc, #208]	@ (8005cb4 <.text_31>)
 8005be2:	6824      	ldr	r4, [r4, #0]
 8005be4:	47a0      	blx	r4
 8005be6:	e004      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005be8:	7146      	strb	r6, [r0, #5]
 8005bea:	2506      	movs	r5, #6
 8005bec:	e001      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005bee:	7146      	strb	r6, [r0, #5]
 8005bf0:	2510      	movs	r5, #16
 8005bf2:	0028      	movs	r0, r5
 8005bf4:	b009      	add	sp, #36	@ 0x24
 8005bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005bf8 <.text_24>:
 8005bf8:	0000ffe0 	.word	0x0000ffe0

08005bfc <.text_25>:
 8005bfc:	00008fff 	.word	0x00008fff

08005c00 <USBPD_PRL_ResetRequestProcess>:
 8005c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c02:	0005      	movs	r5, r0
 8005c04:	000e      	movs	r6, r1
 8005c06:	482f      	ldr	r0, [pc, #188]	@ (8005cc4 <.text_35>)
 8005c08:	00a9      	lsls	r1, r5, #2
 8005c0a:	1840      	adds	r0, r0, r1
 8005c0c:	9000      	str	r0, [sp, #0]
 8005c0e:	6804      	ldr	r4, [r0, #0]
 8005c10:	2700      	movs	r7, #0
 8005c12:	70e7      	strb	r7, [r4, #3]
 8005c14:	72e7      	strb	r7, [r4, #11]
 8005c16:	7327      	strb	r7, [r4, #12]
 8005c18:	7367      	strb	r7, [r4, #13]
 8005c1a:	220f      	movs	r2, #15
 8005c1c:	2103      	movs	r1, #3
 8005c1e:	1da0      	adds	r0, r4, #6
 8005c20:	f00f fb1e 	bl	8015260 <__aeabi_memset>
 8005c24:	9800      	ldr	r0, [sp, #0]
 8005c26:	6800      	ldr	r0, [r0, #0]
 8005c28:	7147      	strb	r7, [r0, #5]
 8005c2a:	9700      	str	r7, [sp, #0]
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	0032      	movs	r2, r6
 8005c30:	0029      	movs	r1, r5
 8005c32:	2002      	movs	r0, #2
 8005c34:	4f1f      	ldr	r7, [pc, #124]	@ (8005cb4 <.text_31>)
 8005c36:	683f      	ldr	r7, [r7, #0]
 8005c38:	47b8      	blx	r7
 8005c3a:	0028      	movs	r0, r5
 8005c3c:	f000 f849 	bl	8005cd2 <PRL_DisableRX>
 8005c40:	0031      	movs	r1, r6
 8005c42:	0028      	movs	r0, r5
 8005c44:	f00c febb 	bl	80129be <USBPD_PHY_ResetRequest>
 8005c48:	2005      	movs	r0, #5
 8005c4a:	7120      	strb	r0, [r4, #4]
 8005c4c:	78e0      	ldrb	r0, [r4, #3]
 8005c4e:	2801      	cmp	r0, #1
 8005c50:	d002      	beq.n	8005c58 <USBPD_PRL_ResetRequestProcess+0x58>
 8005c52:	7920      	ldrb	r0, [r4, #4]
 8005c54:	2800      	cmp	r0, #0
 8005c56:	d1f9      	bne.n	8005c4c <USBPD_PRL_ResetRequestProcess+0x4c>
 8005c58:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08005c5a <USBDPD_PRL_BistCarrierEyeMode>:
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	2905      	cmp	r1, #5
 8005c5e:	d102      	bne.n	8005c66 <USBDPD_PRL_BistCarrierEyeMode+0xc>
 8005c60:	f00c fee2 	bl	8012a28 <USBPD_PHY_Send_BIST_Pattern>
 8005c64:	bd02      	pop	{r1, pc}
 8005c66:	2010      	movs	r0, #16
 8005c68:	bd02      	pop	{r1, pc}

08005c6a <USBDPD_PRL_BistCarrierEyeModeExit>:
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	2905      	cmp	r1, #5
 8005c6e:	d103      	bne.n	8005c78 <USBDPD_PRL_BistCarrierEyeModeExit+0xe>
 8005c70:	2107      	movs	r1, #7
 8005c72:	f00c fee9 	bl	8012a48 <USBPD_PHY_ExitTransmit>
 8005c76:	bd02      	pop	{r1, pc}
 8005c78:	2010      	movs	r0, #16
 8005c7a:	bd02      	pop	{r1, pc}

08005c7c <USBPD_PRL_Reset>:
 8005c7c:	b570      	push	{r4, r5, r6, lr}
 8005c7e:	0004      	movs	r4, r0
 8005c80:	4810      	ldr	r0, [pc, #64]	@ (8005cc4 <.text_35>)
 8005c82:	00a1      	lsls	r1, r4, #2
 8005c84:	5845      	ldr	r5, [r0, r1]
 8005c86:	2600      	movs	r6, #0
 8005c88:	716e      	strb	r6, [r5, #5]
 8005c8a:	702e      	strb	r6, [r5, #0]
 8005c8c:	712e      	strb	r6, [r5, #4]
 8005c8e:	72ee      	strb	r6, [r5, #11]
 8005c90:	732e      	strb	r6, [r5, #12]
 8005c92:	736e      	strb	r6, [r5, #13]
 8005c94:	220f      	movs	r2, #15
 8005c96:	2103      	movs	r1, #3
 8005c98:	1da8      	adds	r0, r5, #6
 8005c9a:	f00f fae1 	bl	8015260 <__aeabi_memset>
 8005c9e:	2025      	movs	r0, #37	@ 0x25
 8005ca0:	542e      	strb	r6, [r5, r0]
 8005ca2:	0020      	movs	r0, r4
 8005ca4:	f00c fe81 	bl	80129aa <USBPD_PHY_Reset>
 8005ca8:	0020      	movs	r0, r4
 8005caa:	f00c ff38 	bl	8012b1e <USBPD_PHY_EnableRX>
 8005cae:	bd70      	pop	{r4, r5, r6, pc}

08005cb0 <.text_30>:
 8005cb0:	0000f1ff 	.word	0x0000f1ff

08005cb4 <.text_31>:
 8005cb4:	20000000 	.word	0x20000000

08005cb8 <.text_32>:
 8005cb8:	00002710 	.word	0x00002710

08005cbc <.text_33>:
 8005cbc:	000087ff 	.word	0x000087ff

08005cc0 <.text_34>:
 8005cc0:	0000fbff 	.word	0x0000fbff

08005cc4 <.text_35>:
 8005cc4:	200002f0 	.word	0x200002f0

08005cc8 <USBPD_PRL_Stop>:
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	f00c ff37 	bl	8012b3c <USBPD_PHY_DisableRX>
 8005cce:	bd01      	pop	{r0, pc}

08005cd0 <USBPD_PRL_DeInit>:
 8005cd0:	4770      	bx	lr

08005cd2 <PRL_DisableRX>:
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	f00c ff32 	bl	8012b3c <USBPD_PHY_DisableRX>
 8005cd8:	bd01      	pop	{r0, pc}
	...

08005cdc <PRL_Received>:
 8005cdc:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8005cde:	b089      	sub	sp, #36	@ 0x24
 8005ce0:	a809      	add	r0, sp, #36	@ 0x24
 8005ce2:	7805      	ldrb	r5, [r0, #0]
 8005ce4:	48d0      	ldr	r0, [pc, #832]	@ (8006028 <PRL_Received+0x34c>)
 8005ce6:	00a9      	lsls	r1, r5, #2
 8005ce8:	1846      	adds	r6, r0, r1
 8005cea:	6834      	ldr	r4, [r6, #0]
 8005cec:	4628      	mov	r0, r5
 8005cee:	f00c fe51 	bl	8012994 <USBPD_PHY_GetMinGOODCRCTimerValue>
 8005cf2:	a909      	add	r1, sp, #36	@ 0x24
 8005cf4:	7809      	ldrb	r1, [r1, #0]
 8005cf6:	0049      	lsls	r1, r1, #1
 8005cf8:	466a      	mov	r2, sp
 8005cfa:	7011      	strb	r1, [r2, #0]
 8005cfc:	0001      	movs	r1, r0
 8005cfe:	4668      	mov	r0, sp
 8005d00:	7800      	ldrb	r0, [r0, #0]
 8005d02:	f00e fa65 	bl	80141d0 <USBPD_TIM_Start>
 8005d06:	2030      	movs	r0, #48	@ 0x30
 8005d08:	5c20      	ldrb	r0, [r4, r0]
 8005d0a:	2131      	movs	r1, #49	@ 0x31
 8005d0c:	5c61      	ldrb	r1, [r4, r1]
 8005d0e:	0209      	lsls	r1, r1, #8
 8005d10:	1840      	adds	r0, r0, r1
 8005d12:	4669      	mov	r1, sp
 8005d14:	8088      	strh	r0, [r1, #4]
 8005d16:	4668      	mov	r0, sp
 8005d18:	8880      	ldrh	r0, [r0, #4]
 8005d1a:	0440      	lsls	r0, r0, #17
 8005d1c:	0f40      	lsrs	r0, r0, #29
 8005d1e:	0080      	lsls	r0, r0, #2
 8005d20:	9005      	str	r0, [sp, #20]
 8005d22:	1c80      	adds	r0, r0, #2
 8005d24:	9007      	str	r0, [sp, #28]
 8005d26:	48c1      	ldr	r0, [pc, #772]	@ (800602c <.text_40>)
 8005d28:	8889      	ldrh	r1, [r1, #4]
 8005d2a:	4001      	ands	r1, r0
 8005d2c:	2901      	cmp	r1, #1
 8005d2e:	d116      	bne.n	8005d5e <PRL_Received+0x82>
 8005d30:	0068      	lsls	r0, r5, #1
 8005d32:	1c40      	adds	r0, r0, #1
 8005d34:	b2c0      	uxtb	r0, r0
 8005d36:	f00e fab9 	bl	80142ac <USBPD_TIM_IsExpired>
 8005d3a:	2801      	cmp	r0, #1
 8005d3c:	d04c      	beq.n	8005dd8 <PRL_Received+0xfc>
 8005d3e:	200b      	movs	r0, #11
 8005d40:	6831      	ldr	r1, [r6, #0]
 8005d42:	7148      	strb	r0, [r1, #5]
 8005d44:	4668      	mov	r0, sp
 8005d46:	8880      	ldrh	r0, [r0, #4]
 8005d48:	8360      	strh	r0, [r4, #26]
 8005d4a:	9807      	ldr	r0, [sp, #28]
 8005d4c:	9000      	str	r0, [sp, #0]
 8005d4e:	0023      	movs	r3, r4
 8005d50:	3330      	adds	r3, #48	@ 0x30
 8005d52:	a80a      	add	r0, sp, #40	@ 0x28
 8005d54:	7802      	ldrb	r2, [r0, #0]
 8005d56:	a809      	add	r0, sp, #36	@ 0x24
 8005d58:	7801      	ldrb	r1, [r0, #0]
 8005d5a:	2001      	movs	r0, #1
 8005d5c:	e15f      	b.n	800601e <PRL_Received+0x342>
 8005d5e:	49b4      	ldr	r1, [pc, #720]	@ (8006030 <.text_41>)
 8005d60:	880f      	ldrh	r7, [r1, #0]
 8005d62:	2601      	movs	r6, #1
 8005d64:	72a6      	strb	r6, [r4, #10]
 8005d66:	a90a      	add	r1, sp, #40	@ 0x28
 8005d68:	7809      	ldrb	r1, [r1, #0]
 8005d6a:	1861      	adds	r1, r4, r1
 8005d6c:	9104      	str	r1, [sp, #16]
 8005d6e:	2500      	movs	r5, #0
 8005d70:	4669      	mov	r1, sp
 8005d72:	8889      	ldrh	r1, [r1, #4]
 8005d74:	4008      	ands	r0, r1
 8005d76:	280d      	cmp	r0, #13
 8005d78:	d106      	bne.n	8005d88 <PRL_Received+0xac>
 8005d7a:	9904      	ldr	r1, [sp, #16]
 8005d7c:	72cd      	strb	r5, [r1, #11]
 8005d7e:	220f      	movs	r2, #15
 8005d80:	2103      	movs	r1, #3
 8005d82:	1da0      	adds	r0, r4, #6
 8005d84:	f00f fa6c 	bl	8015260 <__aeabi_memset>
 8005d88:	a80a      	add	r0, sp, #40	@ 0x28
 8005d8a:	7800      	ldrb	r0, [r0, #0]
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	d10d      	bne.n	8005dac <PRL_Received+0xd0>
 8005d90:	8a61      	ldrh	r1, [r4, #18]
 8005d92:	094a      	lsrs	r2, r1, #5
 8005d94:	2001      	movs	r0, #1
 8005d96:	4010      	ands	r0, r2
 8005d98:	0a0a      	lsrs	r2, r1, #8
 8005d9a:	2101      	movs	r1, #1
 8005d9c:	4011      	ands	r1, r2
 8005d9e:	4abf      	ldr	r2, [pc, #764]	@ (800609c <.text_44>)
 8005da0:	403a      	ands	r2, r7
 8005da2:	0143      	lsls	r3, r0, #5
 8005da4:	4313      	orrs	r3, r2
 8005da6:	0208      	lsls	r0, r1, #8
 8005da8:	4318      	orrs	r0, r3
 8005daa:	e001      	b.n	8005db0 <PRL_Received+0xd4>
 8005dac:	48bc      	ldr	r0, [pc, #752]	@ (80060a0 <.text_45>)
 8005dae:	4038      	ands	r0, r7
 8005db0:	49bc      	ldr	r1, [pc, #752]	@ (80060a4 <.text_46>)
 8005db2:	4001      	ands	r1, r0
 8005db4:	4668      	mov	r0, sp
 8005db6:	8880      	ldrh	r0, [r0, #4]
 8005db8:	22e0      	movs	r2, #224	@ 0xe0
 8005dba:	0112      	lsls	r2, r2, #4
 8005dbc:	4002      	ands	r2, r0
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	2040      	movs	r0, #64	@ 0x40
 8005dc2:	4310      	orrs	r0, r2
 8005dc4:	7620      	strb	r0, [r4, #24]
 8005dc6:	0a00      	lsrs	r0, r0, #8
 8005dc8:	7660      	strb	r0, [r4, #25]
 8005dca:	a80a      	add	r0, sp, #40	@ 0x28
 8005dcc:	7801      	ldrb	r1, [r0, #0]
 8005dce:	a809      	add	r0, sp, #36	@ 0x24
 8005dd0:	7800      	ldrb	r0, [r0, #0]
 8005dd2:	f7fa ff49 	bl	8000c68 <PE_PRL_PostReceiveEvent>
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	d100      	bne.n	8005ddc <PRL_Received+0x100>
 8005dda:	e123      	b.n	8006024 <PRL_Received+0x348>
 8005ddc:	7426      	strb	r6, [r4, #16]
 8005dde:	4668      	mov	r0, sp
 8005de0:	7800      	ldrb	r0, [r0, #0]
 8005de2:	f00e fa63 	bl	80142ac <USBPD_TIM_IsExpired>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	d0f9      	beq.n	8005dde <PRL_Received+0x102>
 8005dea:	2302      	movs	r3, #2
 8005dec:	0022      	movs	r2, r4
 8005dee:	3218      	adds	r2, #24
 8005df0:	a80a      	add	r0, sp, #40	@ 0x28
 8005df2:	7801      	ldrb	r1, [r0, #0]
 8005df4:	a809      	add	r0, sp, #36	@ 0x24
 8005df6:	7800      	ldrb	r0, [r0, #0]
 8005df8:	f00c fdf7 	bl	80129ea <USBPD_PHY_SendMessage>
 8005dfc:	9006      	str	r0, [sp, #24]
 8005dfe:	a80a      	add	r0, sp, #40	@ 0x28
 8005e00:	7800      	ldrb	r0, [r0, #0]
 8005e02:	7260      	strb	r0, [r4, #9]
 8005e04:	0021      	movs	r1, r4
 8005e06:	3130      	adds	r1, #48	@ 0x30
 8005e08:	a809      	add	r0, sp, #36	@ 0x24
 8005e0a:	7800      	ldrb	r0, [r0, #0]
 8005e0c:	f7fa ff60 	bl	8000cd0 <PE_PRL_PostReceiveEventCopy>
 8005e10:	2033      	movs	r0, #51	@ 0x33
 8005e12:	5c20      	ldrb	r0, [r4, r0]
 8005e14:	2132      	movs	r1, #50	@ 0x32
 8005e16:	5c61      	ldrb	r1, [r4, r1]
 8005e18:	0203      	lsls	r3, r0, #8
 8005e1a:	18ca      	adds	r2, r1, r3
 8005e1c:	466b      	mov	r3, sp
 8005e1e:	80da      	strh	r2, [r3, #6]
 8005e20:	466a      	mov	r2, sp
 8005e22:	8892      	ldrh	r2, [r2, #4]
 8005e24:	0452      	lsls	r2, r2, #17
 8005e26:	0f52      	lsrs	r2, r2, #29
 8005e28:	81da      	strh	r2, [r3, #14]
 8005e2a:	466a      	mov	r2, sp
 8005e2c:	88d2      	ldrh	r2, [r2, #6]
 8005e2e:	05d2      	lsls	r2, r2, #23
 8005e30:	0dd2      	lsrs	r2, r2, #23
 8005e32:	811a      	strh	r2, [r3, #8]
 8005e34:	466a      	mov	r2, sp
 8005e36:	88d2      	ldrh	r2, [r2, #6]
 8005e38:	0bd2      	lsrs	r2, r2, #15
 8005e3a:	819a      	strh	r2, [r3, #12]
 8005e3c:	466a      	mov	r2, sp
 8005e3e:	8892      	ldrh	r2, [r2, #4]
 8005e40:	0bd2      	lsrs	r2, r2, #15
 8005e42:	815a      	strh	r2, [r3, #10]
 8005e44:	d007      	beq.n	8005e56 <PRL_Received+0x17a>
 8005e46:	466a      	mov	r2, sp
 8005e48:	8992      	ldrh	r2, [r2, #12]
 8005e4a:	2a00      	cmp	r2, #0
 8005e4c:	d103      	bne.n	8005e56 <PRL_Received+0x17a>
 8005e4e:	4668      	mov	r0, sp
 8005e50:	8900      	ldrh	r0, [r0, #8]
 8005e52:	1d00      	adds	r0, r0, #4
 8005e54:	e01b      	b.n	8005e8e <PRL_Received+0x1b2>
 8005e56:	7822      	ldrb	r2, [r4, #0]
 8005e58:	2a00      	cmp	r2, #0
 8005e5a:	d117      	bne.n	8005e8c <PRL_Received+0x1b0>
 8005e5c:	466a      	mov	r2, sp
 8005e5e:	89d2      	ldrh	r2, [r2, #14]
 8005e60:	2a00      	cmp	r2, #0
 8005e62:	d013      	beq.n	8005e8c <PRL_Received+0x1b0>
 8005e64:	466a      	mov	r2, sp
 8005e66:	8892      	ldrh	r2, [r2, #4]
 8005e68:	06d2      	lsls	r2, r2, #27
 8005e6a:	0ed2      	lsrs	r2, r2, #27
 8005e6c:	2a03      	cmp	r2, #3
 8005e6e:	d10d      	bne.n	8005e8c <PRL_Received+0x1b0>
 8005e70:	0200      	lsls	r0, r0, #8
 8005e72:	1808      	adds	r0, r1, r0
 8005e74:	2134      	movs	r1, #52	@ 0x34
 8005e76:	5c61      	ldrb	r1, [r4, r1]
 8005e78:	0409      	lsls	r1, r1, #16
 8005e7a:	1840      	adds	r0, r0, r1
 8005e7c:	2135      	movs	r1, #53	@ 0x35
 8005e7e:	5c61      	ldrb	r1, [r4, r1]
 8005e80:	0609      	lsls	r1, r1, #24
 8005e82:	1840      	adds	r0, r0, r1
 8005e84:	0f00      	lsrs	r0, r0, #28
 8005e86:	2808      	cmp	r0, #8
 8005e88:	d100      	bne.n	8005e8c <PRL_Received+0x1b0>
 8005e8a:	7026      	strb	r6, [r4, #0]
 8005e8c:	9807      	ldr	r0, [sp, #28]
 8005e8e:	9000      	str	r0, [sp, #0]
 8005e90:	0023      	movs	r3, r4
 8005e92:	3330      	adds	r3, #48	@ 0x30
 8005e94:	a80a      	add	r0, sp, #40	@ 0x28
 8005e96:	7802      	ldrb	r2, [r0, #0]
 8005e98:	a809      	add	r0, sp, #36	@ 0x24
 8005e9a:	7801      	ldrb	r1, [r0, #0]
 8005e9c:	2001      	movs	r0, #1
 8005e9e:	4fc1      	ldr	r7, [pc, #772]	@ (80061a4 <.text_51>)
 8005ea0:	683f      	ldr	r7, [r7, #0]
 8005ea2:	47b8      	blx	r7
 8005ea4:	9806      	ldr	r0, [sp, #24]
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	d10b      	bne.n	8005ec2 <PRL_Received+0x1e6>
 8005eaa:	2002      	movs	r0, #2
 8005eac:	9000      	str	r0, [sp, #0]
 8005eae:	0023      	movs	r3, r4
 8005eb0:	3318      	adds	r3, #24
 8005eb2:	a80a      	add	r0, sp, #40	@ 0x28
 8005eb4:	7802      	ldrb	r2, [r0, #0]
 8005eb6:	a809      	add	r0, sp, #36	@ 0x24
 8005eb8:	7801      	ldrb	r1, [r0, #0]
 8005eba:	2002      	movs	r0, #2
 8005ebc:	4fb9      	ldr	r7, [pc, #740]	@ (80061a4 <.text_51>)
 8005ebe:	683f      	ldr	r7, [r7, #0]
 8005ec0:	47b8      	blx	r7
 8005ec2:	4668      	mov	r0, sp
 8005ec4:	8880      	ldrh	r0, [r0, #4]
 8005ec6:	0a40      	lsrs	r0, r0, #9
 8005ec8:	2107      	movs	r1, #7
 8005eca:	9a04      	ldr	r2, [sp, #16]
 8005ecc:	7992      	ldrb	r2, [r2, #6]
 8005ece:	2307      	movs	r3, #7
 8005ed0:	4003      	ands	r3, r0
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d103      	bne.n	8005ede <PRL_Received+0x202>
 8005ed6:	9a06      	ldr	r2, [sp, #24]
 8005ed8:	2a00      	cmp	r2, #0
 8005eda:	d100      	bne.n	8005ede <PRL_Received+0x202>
 8005edc:	e08f      	b.n	8005ffe <PRL_Received+0x322>
 8005ede:	4001      	ands	r1, r0
 8005ee0:	9804      	ldr	r0, [sp, #16]
 8005ee2:	7181      	strb	r1, [r0, #6]
 8005ee4:	4668      	mov	r0, sp
 8005ee6:	8880      	ldrh	r0, [r0, #4]
 8005ee8:	8420      	strh	r0, [r4, #32]
 8005eea:	4668      	mov	r0, sp
 8005eec:	8940      	ldrh	r0, [r0, #10]
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	d043      	beq.n	8005f7a <PRL_Received+0x29e>
 8005ef2:	4668      	mov	r0, sp
 8005ef4:	8980      	ldrh	r0, [r0, #12]
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	d03f      	beq.n	8005f7a <PRL_Received+0x29e>
 8005efa:	4668      	mov	r0, sp
 8005efc:	88c0      	ldrh	r0, [r0, #6]
 8005efe:	83e0      	strh	r0, [r4, #30]
 8005f00:	4668      	mov	r0, sp
 8005f02:	88c0      	ldrh	r0, [r0, #6]
 8005f04:	0440      	lsls	r0, r0, #17
 8005f06:	0f01      	lsrs	r1, r0, #28
 8005f08:	201a      	movs	r0, #26
 8005f0a:	4348      	muls	r0, r1
 8005f0c:	9905      	ldr	r1, [sp, #20]
 8005f0e:	1e89      	subs	r1, r1, #2
 8005f10:	466a      	mov	r2, sp
 8005f12:	88d2      	ldrh	r2, [r2, #6]
 8005f14:	23f8      	movs	r3, #248	@ 0xf8
 8005f16:	01db      	lsls	r3, r3, #7
 8005f18:	4013      	ands	r3, r2
 8005f1a:	d12f      	bne.n	8005f7c <PRL_Received+0x2a0>
 8005f1c:	466a      	mov	r2, sp
 8005f1e:	88d2      	ldrh	r2, [r2, #6]
 8005f20:	05d2      	lsls	r2, r2, #23
 8005f22:	0dd2      	lsrs	r2, r2, #23
 8005f24:	466b      	mov	r3, sp
 8005f26:	89db      	ldrh	r3, [r3, #14]
 8005f28:	2b07      	cmp	r3, #7
 8005f2a:	d30a      	bcc.n	8005f42 <PRL_Received+0x266>
 8005f2c:	2a1a      	cmp	r2, #26
 8005f2e:	d811      	bhi.n	8005f54 <PRL_Received+0x278>
 8005f30:	e007      	b.n	8005f42 <PRL_Received+0x266>
 8005f32:	0023      	movs	r3, r4
 8005f34:	3334      	adds	r3, #52	@ 0x34
 8005f36:	5d5b      	ldrb	r3, [r3, r5]
 8005f38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005f3a:	182f      	adds	r7, r5, r0
 8005f3c:	55f3      	strb	r3, [r6, r7]
 8005f3e:	1c6d      	adds	r5, r5, #1
 8005f40:	b2ad      	uxth	r5, r5
 8005f42:	428d      	cmp	r5, r1
 8005f44:	d3f5      	bcc.n	8005f32 <PRL_Received+0x256>
 8005f46:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005f48:	4291      	cmp	r1, r2
 8005f4a:	d301      	bcc.n	8005f50 <PRL_Received+0x274>
 8005f4c:	4669      	mov	r1, sp
 8005f4e:	8909      	ldrh	r1, [r1, #8]
 8005f50:	8001      	strh	r1, [r0, #0]
 8005f52:	e00c      	b.n	8005f6e <PRL_Received+0x292>
 8005f54:	2025      	movs	r0, #37	@ 0x25
 8005f56:	5426      	strb	r6, [r4, r0]
 8005f58:	0020      	movs	r0, r4
 8005f5a:	3034      	adds	r0, #52	@ 0x34
 8005f5c:	5d40      	ldrb	r0, [r0, r5]
 8005f5e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005f60:	5548      	strb	r0, [r1, r5]
 8005f62:	1c6d      	adds	r5, r5, #1
 8005f64:	2d1a      	cmp	r5, #26
 8005f66:	d3f7      	bcc.n	8005f58 <PRL_Received+0x27c>
 8005f68:	201a      	movs	r0, #26
 8005f6a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005f6c:	8008      	strh	r0, [r1, #0]
 8005f6e:	a80a      	add	r0, sp, #40	@ 0x28
 8005f70:	7801      	ldrb	r1, [r0, #0]
 8005f72:	a809      	add	r0, sp, #36	@ 0x24
 8005f74:	7800      	ldrb	r0, [r0, #0]
 8005f76:	f7fa fe77 	bl	8000c68 <PE_PRL_PostReceiveEvent>
 8005f7a:	e053      	b.n	8006024 <PRL_Received+0x348>
 8005f7c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005f7e:	8812      	ldrh	r2, [r2, #0]
 8005f80:	9b05      	ldr	r3, [sp, #20]
 8005f82:	18d3      	adds	r3, r2, r3
 8005f84:	1e9b      	subs	r3, r3, #2
 8005f86:	27ff      	movs	r7, #255	@ 0xff
 8005f88:	1dbf      	adds	r7, r7, #6
 8005f8a:	321a      	adds	r2, #26
 8005f8c:	42ba      	cmp	r2, r7
 8005f8e:	d21b      	bcs.n	8005fc8 <PRL_Received+0x2ec>
 8005f90:	466a      	mov	r2, sp
 8005f92:	8912      	ldrh	r2, [r2, #8]
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d217      	bcs.n	8005fc8 <PRL_Received+0x2ec>
 8005f98:	2225      	movs	r2, #37	@ 0x25
 8005f9a:	54a6      	strb	r6, [r4, r2]
 8005f9c:	e007      	b.n	8005fae <PRL_Received+0x2d2>
 8005f9e:	0022      	movs	r2, r4
 8005fa0:	3234      	adds	r2, #52	@ 0x34
 8005fa2:	5d52      	ldrb	r2, [r2, r5]
 8005fa4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005fa6:	182e      	adds	r6, r5, r0
 8005fa8:	559a      	strb	r2, [r3, r6]
 8005faa:	1c6d      	adds	r5, r5, #1
 8005fac:	b2ad      	uxth	r5, r5
 8005fae:	428d      	cmp	r5, r1
 8005fb0:	d3f5      	bcc.n	8005f9e <PRL_Received+0x2c2>
 8005fb2:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005fb4:	8801      	ldrh	r1, [r0, #0]
 8005fb6:	466a      	mov	r2, sp
 8005fb8:	8892      	ldrh	r2, [r2, #4]
 8005fba:	0a92      	lsrs	r2, r2, #10
 8005fbc:	231c      	movs	r3, #28
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	1e9a      	subs	r2, r3, #2
 8005fc2:	1889      	adds	r1, r1, r2
 8005fc4:	8001      	strh	r1, [r0, #0]
 8005fc6:	e02d      	b.n	8006024 <PRL_Received+0x348>
 8005fc8:	42bb      	cmp	r3, r7
 8005fca:	d215      	bcs.n	8005ff8 <PRL_Received+0x31c>
 8005fcc:	466a      	mov	r2, sp
 8005fce:	8912      	ldrh	r2, [r2, #8]
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d311      	bcc.n	8005ff8 <PRL_Received+0x31c>
 8005fd4:	2225      	movs	r2, #37	@ 0x25
 8005fd6:	54a6      	strb	r6, [r4, r2]
 8005fd8:	e007      	b.n	8005fea <PRL_Received+0x30e>
 8005fda:	0022      	movs	r2, r4
 8005fdc:	3234      	adds	r2, #52	@ 0x34
 8005fde:	5d52      	ldrb	r2, [r2, r5]
 8005fe0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005fe2:	182e      	adds	r6, r5, r0
 8005fe4:	559a      	strb	r2, [r3, r6]
 8005fe6:	1c6d      	adds	r5, r5, #1
 8005fe8:	b2ad      	uxth	r5, r5
 8005fea:	428d      	cmp	r5, r1
 8005fec:	d3f5      	bcc.n	8005fda <PRL_Received+0x2fe>
 8005fee:	4668      	mov	r0, sp
 8005ff0:	8900      	ldrh	r0, [r0, #8]
 8005ff2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005ff4:	8008      	strh	r0, [r1, #0]
 8005ff6:	e015      	b.n	8006024 <PRL_Received+0x348>
 8005ff8:	2025      	movs	r0, #37	@ 0x25
 8005ffa:	5425      	strb	r5, [r4, r0]
 8005ffc:	e012      	b.n	8006024 <PRL_Received+0x348>
 8005ffe:	20ff      	movs	r0, #255	@ 0xff
 8006000:	7260      	strb	r0, [r4, #9]
 8006002:	7425      	strb	r5, [r4, #16]
 8006004:	a809      	add	r0, sp, #36	@ 0x24
 8006006:	7800      	ldrb	r0, [r0, #0]
 8006008:	f7fa fe4a 	bl	8000ca0 <PE_PRL_PostReceiveEventError>
 800600c:	72a5      	strb	r5, [r4, #10]
 800600e:	2017      	movs	r0, #23
 8006010:	9000      	str	r0, [sp, #0]
 8006012:	bf00      	nop
 8006014:	a367      	add	r3, pc, #412	@ (adr r3, 80061b4 <.text_55>)
 8006016:	2200      	movs	r2, #0
 8006018:	a809      	add	r0, sp, #36	@ 0x24
 800601a:	7801      	ldrb	r1, [r0, #0]
 800601c:	2006      	movs	r0, #6
 800601e:	4c61      	ldr	r4, [pc, #388]	@ (80061a4 <.text_51>)
 8006020:	6824      	ldr	r4, [r4, #0]
 8006022:	47a0      	blx	r4
 8006024:	b00b      	add	sp, #44	@ 0x2c
 8006026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006028:	200002f0 	.word	0x200002f0

0800602c <.text_40>:
 800602c:	0000f01f 	.word	0x0000f01f

08006030 <.text_41>:
 8006030:	080153c8 	.word	0x080153c8

08006034 <PRL_ResetIndicate>:
 8006034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006036:	0004      	movs	r4, r0
 8006038:	000d      	movs	r5, r1
 800603a:	2d05      	cmp	r5, #5
 800603c:	d119      	bne.n	8006072 <PRL_ResetIndicate+0x3e>
 800603e:	485a      	ldr	r0, [pc, #360]	@ (80061a8 <.text_52>)
 8006040:	00a1      	lsls	r1, r4, #2
 8006042:	1840      	adds	r0, r0, r1
 8006044:	9000      	str	r0, [sp, #0]
 8006046:	6807      	ldr	r7, [r0, #0]
 8006048:	2600      	movs	r6, #0
 800604a:	2000      	movs	r0, #0
 800604c:	b2c2      	uxtb	r2, r0
 800604e:	18ba      	adds	r2, r7, r2
 8006050:	72d6      	strb	r6, [r2, #11]
 8006052:	1c40      	adds	r0, r0, #1
 8006054:	b2c1      	uxtb	r1, r0
 8006056:	2903      	cmp	r1, #3
 8006058:	d3f8      	bcc.n	800604c <PRL_ResetIndicate+0x18>
 800605a:	220f      	movs	r2, #15
 800605c:	2103      	movs	r1, #3
 800605e:	1db8      	adds	r0, r7, #6
 8006060:	f00f f8fe 	bl	8015260 <__aeabi_memset>
 8006064:	9900      	ldr	r1, [sp, #0]
 8006066:	6809      	ldr	r1, [r1, #0]
 8006068:	714e      	strb	r6, [r1, #5]
 800606a:	703e      	strb	r6, [r7, #0]
 800606c:	0020      	movs	r0, r4
 800606e:	f7ff fe30 	bl	8005cd2 <PRL_DisableRX>
 8006072:	2000      	movs	r0, #0
 8006074:	9000      	str	r0, [sp, #0]
 8006076:	2300      	movs	r3, #0
 8006078:	002a      	movs	r2, r5
 800607a:	0021      	movs	r1, r4
 800607c:	2001      	movs	r0, #1
 800607e:	4e49      	ldr	r6, [pc, #292]	@ (80061a4 <.text_51>)
 8006080:	6836      	ldr	r6, [r6, #0]
 8006082:	47b0      	blx	r6
 8006084:	0029      	movs	r1, r5
 8006086:	0020      	movs	r0, r4
 8006088:	f7fa fce6 	bl	8000a58 <PE_PRL_ResetReceived>
 800608c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

0800608e <PRL_ResetCompleted>:
 800608e:	2101      	movs	r1, #1
 8006090:	4a45      	ldr	r2, [pc, #276]	@ (80061a8 <.text_52>)
 8006092:	0080      	lsls	r0, r0, #2
 8006094:	5810      	ldr	r0, [r2, r0]
 8006096:	70c1      	strb	r1, [r0, #3]
 8006098:	4770      	bx	lr
	...

0800609c <.text_44>:
 800609c:	0000fedf 	.word	0x0000fedf

080060a0 <.text_45>:
 80060a0:	0000feff 	.word	0x0000feff

080060a4 <.text_46>:
 80060a4:	0000f13f 	.word	0x0000f13f

080060a8 <PRL_BistCompleted>:
 80060a8:	b580      	push	{r7, lr}
 80060aa:	f7fa fd01 	bl	8000ab0 <PE_PRL_BistCompleted>
 80060ae:	bd01      	pop	{r0, pc}

080060b0 <PRL_TxCompleted>:
 80060b0:	b570      	push	{r4, r5, r6, lr}
 80060b2:	0004      	movs	r4, r0
 80060b4:	4a3c      	ldr	r2, [pc, #240]	@ (80061a8 <.text_52>)
 80060b6:	00a3      	lsls	r3, r4, #2
 80060b8:	58d6      	ldr	r6, [r2, r3]
 80060ba:	2500      	movs	r5, #0
 80060bc:	7c32      	ldrb	r2, [r6, #16]
 80060be:	2a01      	cmp	r2, #1
 80060c0:	d002      	beq.n	80060c8 <PRL_TxCompleted+0x18>
 80060c2:	2a02      	cmp	r2, #2
 80060c4:	d009      	beq.n	80060da <PRL_TxCompleted+0x2a>
 80060c6:	e010      	b.n	80060ea <PRL_TxCompleted+0x3a>
 80060c8:	2900      	cmp	r1, #0
 80060ca:	d102      	bne.n	80060d2 <PRL_TxCompleted+0x22>
 80060cc:	f7fa fe1a 	bl	8000d04 <PE_PRL_PostReceiveEventComplete>
 80060d0:	e001      	b.n	80060d6 <PRL_TxCompleted+0x26>
 80060d2:	f7fa fde5 	bl	8000ca0 <PE_PRL_PostReceiveEventError>
 80060d6:	72b5      	strb	r5, [r6, #10]
 80060d8:	e007      	b.n	80060ea <PRL_TxCompleted+0x3a>
 80060da:	f00c fc4d 	bl	8012978 <USBPD_PHY_GetRetryTimerValue>
 80060de:	0001      	movs	r1, r0
 80060e0:	0060      	lsls	r0, r4, #1
 80060e2:	1c40      	adds	r0, r0, #1
 80060e4:	b2c0      	uxtb	r0, r0
 80060e6:	f00e f873 	bl	80141d0 <USBPD_TIM_Start>
 80060ea:	7435      	strb	r5, [r6, #16]
 80060ec:	bd70      	pop	{r4, r5, r6, pc}

080060ee <USBPD_PRL_PrepareExtendedTxChunkSending>:
 80060ee:	b570      	push	{r4, r5, r6, lr}
 80060f0:	4c2d      	ldr	r4, [pc, #180]	@ (80061a8 <.text_52>)
 80060f2:	0080      	lsls	r0, r0, #2
 80060f4:	5820      	ldr	r0, [r4, r0]
 80060f6:	2480      	movs	r4, #128	@ 0x80
 80060f8:	0224      	lsls	r4, r4, #8
 80060fa:	8b85      	ldrh	r5, [r0, #28]
 80060fc:	4e2b      	ldr	r6, [pc, #172]	@ (80061ac <.text_53>)
 80060fe:	402e      	ands	r6, r5
 8006100:	02c9      	lsls	r1, r1, #11
 8006102:	4331      	orrs	r1, r6
 8006104:	25fe      	movs	r5, #254	@ 0xfe
 8006106:	022d      	lsls	r5, r5, #8
 8006108:	400d      	ands	r5, r1
 800610a:	05d1      	lsls	r1, r2, #23
 800610c:	0dc9      	lsrs	r1, r1, #23
 800610e:	4329      	orrs	r1, r5
 8006110:	4321      	orrs	r1, r4
 8006112:	8381      	strh	r1, [r0, #28]
 8006114:	8a41      	ldrh	r1, [r0, #18]
 8006116:	430c      	orrs	r4, r1
 8006118:	8244      	strh	r4, [r0, #18]
 800611a:	4a25      	ldr	r2, [pc, #148]	@ (80061b0 <.text_54>)
 800611c:	4022      	ands	r2, r4
 800611e:	2120      	movs	r1, #32
 8006120:	5c41      	ldrb	r1, [r0, r1]
 8006122:	06c9      	lsls	r1, r1, #27
 8006124:	0ec9      	lsrs	r1, r1, #27
 8006126:	4311      	orrs	r1, r2
 8006128:	8241      	strh	r1, [r0, #18]
 800612a:	7019      	strb	r1, [r3, #0]
 800612c:	8a41      	ldrh	r1, [r0, #18]
 800612e:	0a09      	lsrs	r1, r1, #8
 8006130:	7059      	strb	r1, [r3, #1]
 8006132:	8b81      	ldrh	r1, [r0, #28]
 8006134:	7099      	strb	r1, [r3, #2]
 8006136:	8b80      	ldrh	r0, [r0, #28]
 8006138:	0a00      	lsrs	r0, r0, #8
 800613a:	70d8      	strb	r0, [r3, #3]
 800613c:	bd70      	pop	{r4, r5, r6, pc}

0800613e <USBPD_PRL_PrepareChunkRequest>:
 800613e:	b510      	push	{r4, lr}
 8006140:	4a19      	ldr	r2, [pc, #100]	@ (80061a8 <.text_52>)
 8006142:	0080      	lsls	r0, r0, #2
 8006144:	5810      	ldr	r0, [r2, r0]
 8006146:	8b83      	ldrh	r3, [r0, #28]
 8006148:	2284      	movs	r2, #132	@ 0x84
 800614a:	0212      	lsls	r2, r2, #8
 800614c:	431a      	orrs	r2, r3
 800614e:	8382      	strh	r2, [r0, #28]
 8006150:	2386      	movs	r3, #134	@ 0x86
 8006152:	021b      	lsls	r3, r3, #8
 8006154:	4013      	ands	r3, r2
 8006156:	8bc2      	ldrh	r2, [r0, #30]
 8006158:	0ad2      	lsrs	r2, r2, #11
 800615a:	1c52      	adds	r2, r2, #1
 800615c:	02d2      	lsls	r2, r2, #11
 800615e:	24f0      	movs	r4, #240	@ 0xf0
 8006160:	01e4      	lsls	r4, r4, #7
 8006162:	4014      	ands	r4, r2
 8006164:	431c      	orrs	r4, r3
 8006166:	8384      	strh	r4, [r0, #28]
 8006168:	8a43      	ldrh	r3, [r0, #18]
 800616a:	2280      	movs	r2, #128	@ 0x80
 800616c:	0212      	lsls	r2, r2, #8
 800616e:	431a      	orrs	r2, r3
 8006170:	0003      	movs	r3, r0
 8006172:	3312      	adds	r3, #18
 8006174:	801a      	strh	r2, [r3, #0]
 8006176:	4c0e      	ldr	r4, [pc, #56]	@ (80061b0 <.text_54>)
 8006178:	4014      	ands	r4, r2
 800617a:	2220      	movs	r2, #32
 800617c:	5c82      	ldrb	r2, [r0, r2]
 800617e:	06d2      	lsls	r2, r2, #27
 8006180:	0ed2      	lsrs	r2, r2, #27
 8006182:	4322      	orrs	r2, r4
 8006184:	801a      	strh	r2, [r3, #0]
 8006186:	2200      	movs	r2, #0
 8006188:	7142      	strb	r2, [r0, #5]
 800618a:	8a43      	ldrh	r3, [r0, #18]
 800618c:	700b      	strb	r3, [r1, #0]
 800618e:	8a43      	ldrh	r3, [r0, #18]
 8006190:	0a1b      	lsrs	r3, r3, #8
 8006192:	704b      	strb	r3, [r1, #1]
 8006194:	8b83      	ldrh	r3, [r0, #28]
 8006196:	708b      	strb	r3, [r1, #2]
 8006198:	8b80      	ldrh	r0, [r0, #28]
 800619a:	0a00      	lsrs	r0, r0, #8
 800619c:	70c8      	strb	r0, [r1, #3]
 800619e:	710a      	strb	r2, [r1, #4]
 80061a0:	714a      	strb	r2, [r1, #5]
 80061a2:	bd10      	pop	{r4, pc}

080061a4 <.text_51>:
 80061a4:	20000000 	.word	0x20000000

080061a8 <.text_52>:
 80061a8:	200002f0 	.word	0x200002f0

080061ac <.text_53>:
 80061ac:	000083ff 	.word	0x000083ff

080061b0 <.text_54>:
 80061b0:	0000ffe0 	.word	0x0000ffe0

080061b4 <.text_55>:
 80061b4:	5f4c5250 	.word	0x5f4c5250
 80061b8:	4e455645 	.word	0x4e455645
 80061bc:	58525f54 	.word	0x58525f54
 80061c0:	5349445f 	.word	0x5349445f
 80061c4:	44524143 	.word	0x44524143
 80061c8:	00004445 	.word	0x00004445

080061cc <__udivsi3>:
 80061cc:	2200      	movs	r2, #0
 80061ce:	0843      	lsrs	r3, r0, #1
 80061d0:	428b      	cmp	r3, r1
 80061d2:	d374      	bcc.n	80062be <__udivsi3+0xf2>
 80061d4:	0903      	lsrs	r3, r0, #4
 80061d6:	428b      	cmp	r3, r1
 80061d8:	d35f      	bcc.n	800629a <__udivsi3+0xce>
 80061da:	0a03      	lsrs	r3, r0, #8
 80061dc:	428b      	cmp	r3, r1
 80061de:	d344      	bcc.n	800626a <__udivsi3+0x9e>
 80061e0:	0b03      	lsrs	r3, r0, #12
 80061e2:	428b      	cmp	r3, r1
 80061e4:	d328      	bcc.n	8006238 <__udivsi3+0x6c>
 80061e6:	0c03      	lsrs	r3, r0, #16
 80061e8:	428b      	cmp	r3, r1
 80061ea:	d30d      	bcc.n	8006208 <__udivsi3+0x3c>
 80061ec:	22ff      	movs	r2, #255	@ 0xff
 80061ee:	0209      	lsls	r1, r1, #8
 80061f0:	ba12      	rev	r2, r2
 80061f2:	0c03      	lsrs	r3, r0, #16
 80061f4:	428b      	cmp	r3, r1
 80061f6:	d302      	bcc.n	80061fe <__udivsi3+0x32>
 80061f8:	1212      	asrs	r2, r2, #8
 80061fa:	0209      	lsls	r1, r1, #8
 80061fc:	d065      	beq.n	80062ca <__udivsi3+0xfe>
 80061fe:	0b03      	lsrs	r3, r0, #12
 8006200:	428b      	cmp	r3, r1
 8006202:	d319      	bcc.n	8006238 <__udivsi3+0x6c>
 8006204:	e000      	b.n	8006208 <__udivsi3+0x3c>
 8006206:	0a09      	lsrs	r1, r1, #8
 8006208:	0bc3      	lsrs	r3, r0, #15
 800620a:	428b      	cmp	r3, r1
 800620c:	d301      	bcc.n	8006212 <__udivsi3+0x46>
 800620e:	03cb      	lsls	r3, r1, #15
 8006210:	1ac0      	subs	r0, r0, r3
 8006212:	4152      	adcs	r2, r2
 8006214:	0b83      	lsrs	r3, r0, #14
 8006216:	428b      	cmp	r3, r1
 8006218:	d301      	bcc.n	800621e <__udivsi3+0x52>
 800621a:	038b      	lsls	r3, r1, #14
 800621c:	1ac0      	subs	r0, r0, r3
 800621e:	4152      	adcs	r2, r2
 8006220:	0b43      	lsrs	r3, r0, #13
 8006222:	428b      	cmp	r3, r1
 8006224:	d301      	bcc.n	800622a <__udivsi3+0x5e>
 8006226:	034b      	lsls	r3, r1, #13
 8006228:	1ac0      	subs	r0, r0, r3
 800622a:	4152      	adcs	r2, r2
 800622c:	0b03      	lsrs	r3, r0, #12
 800622e:	428b      	cmp	r3, r1
 8006230:	d301      	bcc.n	8006236 <__udivsi3+0x6a>
 8006232:	030b      	lsls	r3, r1, #12
 8006234:	1ac0      	subs	r0, r0, r3
 8006236:	4152      	adcs	r2, r2
 8006238:	0ac3      	lsrs	r3, r0, #11
 800623a:	428b      	cmp	r3, r1
 800623c:	d301      	bcc.n	8006242 <__udivsi3+0x76>
 800623e:	02cb      	lsls	r3, r1, #11
 8006240:	1ac0      	subs	r0, r0, r3
 8006242:	4152      	adcs	r2, r2
 8006244:	0a83      	lsrs	r3, r0, #10
 8006246:	428b      	cmp	r3, r1
 8006248:	d301      	bcc.n	800624e <__udivsi3+0x82>
 800624a:	028b      	lsls	r3, r1, #10
 800624c:	1ac0      	subs	r0, r0, r3
 800624e:	4152      	adcs	r2, r2
 8006250:	0a43      	lsrs	r3, r0, #9
 8006252:	428b      	cmp	r3, r1
 8006254:	d301      	bcc.n	800625a <__udivsi3+0x8e>
 8006256:	024b      	lsls	r3, r1, #9
 8006258:	1ac0      	subs	r0, r0, r3
 800625a:	4152      	adcs	r2, r2
 800625c:	0a03      	lsrs	r3, r0, #8
 800625e:	428b      	cmp	r3, r1
 8006260:	d301      	bcc.n	8006266 <__udivsi3+0x9a>
 8006262:	020b      	lsls	r3, r1, #8
 8006264:	1ac0      	subs	r0, r0, r3
 8006266:	4152      	adcs	r2, r2
 8006268:	d2cd      	bcs.n	8006206 <__udivsi3+0x3a>
 800626a:	09c3      	lsrs	r3, r0, #7
 800626c:	428b      	cmp	r3, r1
 800626e:	d301      	bcc.n	8006274 <__udivsi3+0xa8>
 8006270:	01cb      	lsls	r3, r1, #7
 8006272:	1ac0      	subs	r0, r0, r3
 8006274:	4152      	adcs	r2, r2
 8006276:	0983      	lsrs	r3, r0, #6
 8006278:	428b      	cmp	r3, r1
 800627a:	d301      	bcc.n	8006280 <__udivsi3+0xb4>
 800627c:	018b      	lsls	r3, r1, #6
 800627e:	1ac0      	subs	r0, r0, r3
 8006280:	4152      	adcs	r2, r2
 8006282:	0943      	lsrs	r3, r0, #5
 8006284:	428b      	cmp	r3, r1
 8006286:	d301      	bcc.n	800628c <__udivsi3+0xc0>
 8006288:	014b      	lsls	r3, r1, #5
 800628a:	1ac0      	subs	r0, r0, r3
 800628c:	4152      	adcs	r2, r2
 800628e:	0903      	lsrs	r3, r0, #4
 8006290:	428b      	cmp	r3, r1
 8006292:	d301      	bcc.n	8006298 <__udivsi3+0xcc>
 8006294:	010b      	lsls	r3, r1, #4
 8006296:	1ac0      	subs	r0, r0, r3
 8006298:	4152      	adcs	r2, r2
 800629a:	08c3      	lsrs	r3, r0, #3
 800629c:	428b      	cmp	r3, r1
 800629e:	d301      	bcc.n	80062a4 <__udivsi3+0xd8>
 80062a0:	00cb      	lsls	r3, r1, #3
 80062a2:	1ac0      	subs	r0, r0, r3
 80062a4:	4152      	adcs	r2, r2
 80062a6:	0883      	lsrs	r3, r0, #2
 80062a8:	428b      	cmp	r3, r1
 80062aa:	d301      	bcc.n	80062b0 <__udivsi3+0xe4>
 80062ac:	008b      	lsls	r3, r1, #2
 80062ae:	1ac0      	subs	r0, r0, r3
 80062b0:	4152      	adcs	r2, r2
 80062b2:	0843      	lsrs	r3, r0, #1
 80062b4:	428b      	cmp	r3, r1
 80062b6:	d301      	bcc.n	80062bc <__udivsi3+0xf0>
 80062b8:	004b      	lsls	r3, r1, #1
 80062ba:	1ac0      	subs	r0, r0, r3
 80062bc:	4152      	adcs	r2, r2
 80062be:	1a41      	subs	r1, r0, r1
 80062c0:	d200      	bcs.n	80062c4 <__udivsi3+0xf8>
 80062c2:	4601      	mov	r1, r0
 80062c4:	4152      	adcs	r2, r2
 80062c6:	4610      	mov	r0, r2
 80062c8:	4770      	bx	lr
 80062ca:	e7ff      	b.n	80062cc <__udivsi3+0x100>
 80062cc:	b501      	push	{r0, lr}
 80062ce:	2000      	movs	r0, #0
 80062d0:	f000 f8f0 	bl	80064b4 <__aeabi_idiv0>
 80062d4:	bd02      	pop	{r1, pc}
 80062d6:	46c0      	nop			@ (mov r8, r8)

080062d8 <__aeabi_uidivmod>:
 80062d8:	2900      	cmp	r1, #0
 80062da:	d0f7      	beq.n	80062cc <__udivsi3+0x100>
 80062dc:	e776      	b.n	80061cc <__udivsi3>
 80062de:	4770      	bx	lr

080062e0 <__divsi3>:
 80062e0:	4603      	mov	r3, r0
 80062e2:	430b      	orrs	r3, r1
 80062e4:	d47f      	bmi.n	80063e6 <__divsi3+0x106>
 80062e6:	2200      	movs	r2, #0
 80062e8:	0843      	lsrs	r3, r0, #1
 80062ea:	428b      	cmp	r3, r1
 80062ec:	d374      	bcc.n	80063d8 <__divsi3+0xf8>
 80062ee:	0903      	lsrs	r3, r0, #4
 80062f0:	428b      	cmp	r3, r1
 80062f2:	d35f      	bcc.n	80063b4 <__divsi3+0xd4>
 80062f4:	0a03      	lsrs	r3, r0, #8
 80062f6:	428b      	cmp	r3, r1
 80062f8:	d344      	bcc.n	8006384 <__divsi3+0xa4>
 80062fa:	0b03      	lsrs	r3, r0, #12
 80062fc:	428b      	cmp	r3, r1
 80062fe:	d328      	bcc.n	8006352 <__divsi3+0x72>
 8006300:	0c03      	lsrs	r3, r0, #16
 8006302:	428b      	cmp	r3, r1
 8006304:	d30d      	bcc.n	8006322 <__divsi3+0x42>
 8006306:	22ff      	movs	r2, #255	@ 0xff
 8006308:	0209      	lsls	r1, r1, #8
 800630a:	ba12      	rev	r2, r2
 800630c:	0c03      	lsrs	r3, r0, #16
 800630e:	428b      	cmp	r3, r1
 8006310:	d302      	bcc.n	8006318 <__divsi3+0x38>
 8006312:	1212      	asrs	r2, r2, #8
 8006314:	0209      	lsls	r1, r1, #8
 8006316:	d065      	beq.n	80063e4 <__divsi3+0x104>
 8006318:	0b03      	lsrs	r3, r0, #12
 800631a:	428b      	cmp	r3, r1
 800631c:	d319      	bcc.n	8006352 <__divsi3+0x72>
 800631e:	e000      	b.n	8006322 <__divsi3+0x42>
 8006320:	0a09      	lsrs	r1, r1, #8
 8006322:	0bc3      	lsrs	r3, r0, #15
 8006324:	428b      	cmp	r3, r1
 8006326:	d301      	bcc.n	800632c <__divsi3+0x4c>
 8006328:	03cb      	lsls	r3, r1, #15
 800632a:	1ac0      	subs	r0, r0, r3
 800632c:	4152      	adcs	r2, r2
 800632e:	0b83      	lsrs	r3, r0, #14
 8006330:	428b      	cmp	r3, r1
 8006332:	d301      	bcc.n	8006338 <__divsi3+0x58>
 8006334:	038b      	lsls	r3, r1, #14
 8006336:	1ac0      	subs	r0, r0, r3
 8006338:	4152      	adcs	r2, r2
 800633a:	0b43      	lsrs	r3, r0, #13
 800633c:	428b      	cmp	r3, r1
 800633e:	d301      	bcc.n	8006344 <__divsi3+0x64>
 8006340:	034b      	lsls	r3, r1, #13
 8006342:	1ac0      	subs	r0, r0, r3
 8006344:	4152      	adcs	r2, r2
 8006346:	0b03      	lsrs	r3, r0, #12
 8006348:	428b      	cmp	r3, r1
 800634a:	d301      	bcc.n	8006350 <__divsi3+0x70>
 800634c:	030b      	lsls	r3, r1, #12
 800634e:	1ac0      	subs	r0, r0, r3
 8006350:	4152      	adcs	r2, r2
 8006352:	0ac3      	lsrs	r3, r0, #11
 8006354:	428b      	cmp	r3, r1
 8006356:	d301      	bcc.n	800635c <__divsi3+0x7c>
 8006358:	02cb      	lsls	r3, r1, #11
 800635a:	1ac0      	subs	r0, r0, r3
 800635c:	4152      	adcs	r2, r2
 800635e:	0a83      	lsrs	r3, r0, #10
 8006360:	428b      	cmp	r3, r1
 8006362:	d301      	bcc.n	8006368 <__divsi3+0x88>
 8006364:	028b      	lsls	r3, r1, #10
 8006366:	1ac0      	subs	r0, r0, r3
 8006368:	4152      	adcs	r2, r2
 800636a:	0a43      	lsrs	r3, r0, #9
 800636c:	428b      	cmp	r3, r1
 800636e:	d301      	bcc.n	8006374 <__divsi3+0x94>
 8006370:	024b      	lsls	r3, r1, #9
 8006372:	1ac0      	subs	r0, r0, r3
 8006374:	4152      	adcs	r2, r2
 8006376:	0a03      	lsrs	r3, r0, #8
 8006378:	428b      	cmp	r3, r1
 800637a:	d301      	bcc.n	8006380 <__divsi3+0xa0>
 800637c:	020b      	lsls	r3, r1, #8
 800637e:	1ac0      	subs	r0, r0, r3
 8006380:	4152      	adcs	r2, r2
 8006382:	d2cd      	bcs.n	8006320 <__divsi3+0x40>
 8006384:	09c3      	lsrs	r3, r0, #7
 8006386:	428b      	cmp	r3, r1
 8006388:	d301      	bcc.n	800638e <__divsi3+0xae>
 800638a:	01cb      	lsls	r3, r1, #7
 800638c:	1ac0      	subs	r0, r0, r3
 800638e:	4152      	adcs	r2, r2
 8006390:	0983      	lsrs	r3, r0, #6
 8006392:	428b      	cmp	r3, r1
 8006394:	d301      	bcc.n	800639a <__divsi3+0xba>
 8006396:	018b      	lsls	r3, r1, #6
 8006398:	1ac0      	subs	r0, r0, r3
 800639a:	4152      	adcs	r2, r2
 800639c:	0943      	lsrs	r3, r0, #5
 800639e:	428b      	cmp	r3, r1
 80063a0:	d301      	bcc.n	80063a6 <__divsi3+0xc6>
 80063a2:	014b      	lsls	r3, r1, #5
 80063a4:	1ac0      	subs	r0, r0, r3
 80063a6:	4152      	adcs	r2, r2
 80063a8:	0903      	lsrs	r3, r0, #4
 80063aa:	428b      	cmp	r3, r1
 80063ac:	d301      	bcc.n	80063b2 <__divsi3+0xd2>
 80063ae:	010b      	lsls	r3, r1, #4
 80063b0:	1ac0      	subs	r0, r0, r3
 80063b2:	4152      	adcs	r2, r2
 80063b4:	08c3      	lsrs	r3, r0, #3
 80063b6:	428b      	cmp	r3, r1
 80063b8:	d301      	bcc.n	80063be <__divsi3+0xde>
 80063ba:	00cb      	lsls	r3, r1, #3
 80063bc:	1ac0      	subs	r0, r0, r3
 80063be:	4152      	adcs	r2, r2
 80063c0:	0883      	lsrs	r3, r0, #2
 80063c2:	428b      	cmp	r3, r1
 80063c4:	d301      	bcc.n	80063ca <__divsi3+0xea>
 80063c6:	008b      	lsls	r3, r1, #2
 80063c8:	1ac0      	subs	r0, r0, r3
 80063ca:	4152      	adcs	r2, r2
 80063cc:	0843      	lsrs	r3, r0, #1
 80063ce:	428b      	cmp	r3, r1
 80063d0:	d301      	bcc.n	80063d6 <__divsi3+0xf6>
 80063d2:	004b      	lsls	r3, r1, #1
 80063d4:	1ac0      	subs	r0, r0, r3
 80063d6:	4152      	adcs	r2, r2
 80063d8:	1a41      	subs	r1, r0, r1
 80063da:	d200      	bcs.n	80063de <__divsi3+0xfe>
 80063dc:	4601      	mov	r1, r0
 80063de:	4152      	adcs	r2, r2
 80063e0:	4610      	mov	r0, r2
 80063e2:	4770      	bx	lr
 80063e4:	e05d      	b.n	80064a2 <__divsi3+0x1c2>
 80063e6:	0fca      	lsrs	r2, r1, #31
 80063e8:	d000      	beq.n	80063ec <__divsi3+0x10c>
 80063ea:	4249      	negs	r1, r1
 80063ec:	1003      	asrs	r3, r0, #32
 80063ee:	d300      	bcc.n	80063f2 <__divsi3+0x112>
 80063f0:	4240      	negs	r0, r0
 80063f2:	4053      	eors	r3, r2
 80063f4:	2200      	movs	r2, #0
 80063f6:	469c      	mov	ip, r3
 80063f8:	0903      	lsrs	r3, r0, #4
 80063fa:	428b      	cmp	r3, r1
 80063fc:	d32d      	bcc.n	800645a <__divsi3+0x17a>
 80063fe:	0a03      	lsrs	r3, r0, #8
 8006400:	428b      	cmp	r3, r1
 8006402:	d312      	bcc.n	800642a <__divsi3+0x14a>
 8006404:	22fc      	movs	r2, #252	@ 0xfc
 8006406:	0189      	lsls	r1, r1, #6
 8006408:	ba12      	rev	r2, r2
 800640a:	0a03      	lsrs	r3, r0, #8
 800640c:	428b      	cmp	r3, r1
 800640e:	d30c      	bcc.n	800642a <__divsi3+0x14a>
 8006410:	0189      	lsls	r1, r1, #6
 8006412:	1192      	asrs	r2, r2, #6
 8006414:	428b      	cmp	r3, r1
 8006416:	d308      	bcc.n	800642a <__divsi3+0x14a>
 8006418:	0189      	lsls	r1, r1, #6
 800641a:	1192      	asrs	r2, r2, #6
 800641c:	428b      	cmp	r3, r1
 800641e:	d304      	bcc.n	800642a <__divsi3+0x14a>
 8006420:	0189      	lsls	r1, r1, #6
 8006422:	d03a      	beq.n	800649a <__divsi3+0x1ba>
 8006424:	1192      	asrs	r2, r2, #6
 8006426:	e000      	b.n	800642a <__divsi3+0x14a>
 8006428:	0989      	lsrs	r1, r1, #6
 800642a:	09c3      	lsrs	r3, r0, #7
 800642c:	428b      	cmp	r3, r1
 800642e:	d301      	bcc.n	8006434 <__divsi3+0x154>
 8006430:	01cb      	lsls	r3, r1, #7
 8006432:	1ac0      	subs	r0, r0, r3
 8006434:	4152      	adcs	r2, r2
 8006436:	0983      	lsrs	r3, r0, #6
 8006438:	428b      	cmp	r3, r1
 800643a:	d301      	bcc.n	8006440 <__divsi3+0x160>
 800643c:	018b      	lsls	r3, r1, #6
 800643e:	1ac0      	subs	r0, r0, r3
 8006440:	4152      	adcs	r2, r2
 8006442:	0943      	lsrs	r3, r0, #5
 8006444:	428b      	cmp	r3, r1
 8006446:	d301      	bcc.n	800644c <__divsi3+0x16c>
 8006448:	014b      	lsls	r3, r1, #5
 800644a:	1ac0      	subs	r0, r0, r3
 800644c:	4152      	adcs	r2, r2
 800644e:	0903      	lsrs	r3, r0, #4
 8006450:	428b      	cmp	r3, r1
 8006452:	d301      	bcc.n	8006458 <__divsi3+0x178>
 8006454:	010b      	lsls	r3, r1, #4
 8006456:	1ac0      	subs	r0, r0, r3
 8006458:	4152      	adcs	r2, r2
 800645a:	08c3      	lsrs	r3, r0, #3
 800645c:	428b      	cmp	r3, r1
 800645e:	d301      	bcc.n	8006464 <__divsi3+0x184>
 8006460:	00cb      	lsls	r3, r1, #3
 8006462:	1ac0      	subs	r0, r0, r3
 8006464:	4152      	adcs	r2, r2
 8006466:	0883      	lsrs	r3, r0, #2
 8006468:	428b      	cmp	r3, r1
 800646a:	d301      	bcc.n	8006470 <__divsi3+0x190>
 800646c:	008b      	lsls	r3, r1, #2
 800646e:	1ac0      	subs	r0, r0, r3
 8006470:	4152      	adcs	r2, r2
 8006472:	d2d9      	bcs.n	8006428 <__divsi3+0x148>
 8006474:	0843      	lsrs	r3, r0, #1
 8006476:	428b      	cmp	r3, r1
 8006478:	d301      	bcc.n	800647e <__divsi3+0x19e>
 800647a:	004b      	lsls	r3, r1, #1
 800647c:	1ac0      	subs	r0, r0, r3
 800647e:	4152      	adcs	r2, r2
 8006480:	1a41      	subs	r1, r0, r1
 8006482:	d200      	bcs.n	8006486 <__divsi3+0x1a6>
 8006484:	4601      	mov	r1, r0
 8006486:	4663      	mov	r3, ip
 8006488:	4152      	adcs	r2, r2
 800648a:	105b      	asrs	r3, r3, #1
 800648c:	4610      	mov	r0, r2
 800648e:	d301      	bcc.n	8006494 <__divsi3+0x1b4>
 8006490:	4240      	negs	r0, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d500      	bpl.n	8006498 <__divsi3+0x1b8>
 8006496:	4249      	negs	r1, r1
 8006498:	4770      	bx	lr
 800649a:	4663      	mov	r3, ip
 800649c:	105b      	asrs	r3, r3, #1
 800649e:	d300      	bcc.n	80064a2 <__divsi3+0x1c2>
 80064a0:	4240      	negs	r0, r0
 80064a2:	b501      	push	{r0, lr}
 80064a4:	2000      	movs	r0, #0
 80064a6:	f000 f805 	bl	80064b4 <__aeabi_idiv0>
 80064aa:	bd02      	pop	{r1, pc}

080064ac <__aeabi_idivmod>:
 80064ac:	2900      	cmp	r1, #0
 80064ae:	d0f8      	beq.n	80064a2 <__divsi3+0x1c2>
 80064b0:	e716      	b.n	80062e0 <__divsi3>
 80064b2:	4770      	bx	lr

080064b4 <__aeabi_idiv0>:
 80064b4:	4770      	bx	lr
 80064b6:	46c0      	nop			@ (mov r8, r8)

080064b8 <__aeabi_d2uiz>:
 80064b8:	b570      	push	{r4, r5, r6, lr}
 80064ba:	2200      	movs	r2, #0
 80064bc:	4b0c      	ldr	r3, [pc, #48]	@ (80064f0 <__aeabi_d2uiz+0x38>)
 80064be:	0004      	movs	r4, r0
 80064c0:	000d      	movs	r5, r1
 80064c2:	f000 ffc9 	bl	8007458 <__aeabi_dcmpge>
 80064c6:	2800      	cmp	r0, #0
 80064c8:	d104      	bne.n	80064d4 <__aeabi_d2uiz+0x1c>
 80064ca:	0020      	movs	r0, r4
 80064cc:	0029      	movs	r1, r5
 80064ce:	f000 ff01 	bl	80072d4 <__aeabi_d2iz>
 80064d2:	bd70      	pop	{r4, r5, r6, pc}
 80064d4:	4b06      	ldr	r3, [pc, #24]	@ (80064f0 <__aeabi_d2uiz+0x38>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	0020      	movs	r0, r4
 80064da:	0029      	movs	r1, r5
 80064dc:	f000 faf0 	bl	8006ac0 <__aeabi_dsub>
 80064e0:	f000 fef8 	bl	80072d4 <__aeabi_d2iz>
 80064e4:	2380      	movs	r3, #128	@ 0x80
 80064e6:	061b      	lsls	r3, r3, #24
 80064e8:	469c      	mov	ip, r3
 80064ea:	4460      	add	r0, ip
 80064ec:	e7f1      	b.n	80064d2 <__aeabi_d2uiz+0x1a>
 80064ee:	46c0      	nop			@ (mov r8, r8)
 80064f0:	41e00000 	.word	0x41e00000

080064f4 <__aeabi_dmul>:
 80064f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064f6:	4657      	mov	r7, sl
 80064f8:	464e      	mov	r6, r9
 80064fa:	46de      	mov	lr, fp
 80064fc:	4645      	mov	r5, r8
 80064fe:	b5e0      	push	{r5, r6, r7, lr}
 8006500:	001f      	movs	r7, r3
 8006502:	030b      	lsls	r3, r1, #12
 8006504:	0b1b      	lsrs	r3, r3, #12
 8006506:	0016      	movs	r6, r2
 8006508:	469a      	mov	sl, r3
 800650a:	0fca      	lsrs	r2, r1, #31
 800650c:	004b      	lsls	r3, r1, #1
 800650e:	0004      	movs	r4, r0
 8006510:	4691      	mov	r9, r2
 8006512:	b085      	sub	sp, #20
 8006514:	0d5b      	lsrs	r3, r3, #21
 8006516:	d100      	bne.n	800651a <__aeabi_dmul+0x26>
 8006518:	e1cf      	b.n	80068ba <__aeabi_dmul+0x3c6>
 800651a:	4acd      	ldr	r2, [pc, #820]	@ (8006850 <__aeabi_dmul+0x35c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d055      	beq.n	80065cc <__aeabi_dmul+0xd8>
 8006520:	4651      	mov	r1, sl
 8006522:	0f42      	lsrs	r2, r0, #29
 8006524:	00c9      	lsls	r1, r1, #3
 8006526:	430a      	orrs	r2, r1
 8006528:	2180      	movs	r1, #128	@ 0x80
 800652a:	0409      	lsls	r1, r1, #16
 800652c:	4311      	orrs	r1, r2
 800652e:	00c2      	lsls	r2, r0, #3
 8006530:	4690      	mov	r8, r2
 8006532:	4ac8      	ldr	r2, [pc, #800]	@ (8006854 <__aeabi_dmul+0x360>)
 8006534:	468a      	mov	sl, r1
 8006536:	4693      	mov	fp, r2
 8006538:	449b      	add	fp, r3
 800653a:	2300      	movs	r3, #0
 800653c:	2500      	movs	r5, #0
 800653e:	9302      	str	r3, [sp, #8]
 8006540:	033c      	lsls	r4, r7, #12
 8006542:	007b      	lsls	r3, r7, #1
 8006544:	0ffa      	lsrs	r2, r7, #31
 8006546:	9601      	str	r6, [sp, #4]
 8006548:	0b24      	lsrs	r4, r4, #12
 800654a:	0d5b      	lsrs	r3, r3, #21
 800654c:	9200      	str	r2, [sp, #0]
 800654e:	d100      	bne.n	8006552 <__aeabi_dmul+0x5e>
 8006550:	e188      	b.n	8006864 <__aeabi_dmul+0x370>
 8006552:	4abf      	ldr	r2, [pc, #764]	@ (8006850 <__aeabi_dmul+0x35c>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d100      	bne.n	800655a <__aeabi_dmul+0x66>
 8006558:	e092      	b.n	8006680 <__aeabi_dmul+0x18c>
 800655a:	4abe      	ldr	r2, [pc, #760]	@ (8006854 <__aeabi_dmul+0x360>)
 800655c:	4694      	mov	ip, r2
 800655e:	4463      	add	r3, ip
 8006560:	449b      	add	fp, r3
 8006562:	2d0a      	cmp	r5, #10
 8006564:	dc42      	bgt.n	80065ec <__aeabi_dmul+0xf8>
 8006566:	00e4      	lsls	r4, r4, #3
 8006568:	0f73      	lsrs	r3, r6, #29
 800656a:	4323      	orrs	r3, r4
 800656c:	2480      	movs	r4, #128	@ 0x80
 800656e:	4649      	mov	r1, r9
 8006570:	0424      	lsls	r4, r4, #16
 8006572:	431c      	orrs	r4, r3
 8006574:	00f3      	lsls	r3, r6, #3
 8006576:	9301      	str	r3, [sp, #4]
 8006578:	9b00      	ldr	r3, [sp, #0]
 800657a:	2000      	movs	r0, #0
 800657c:	4059      	eors	r1, r3
 800657e:	b2cb      	uxtb	r3, r1
 8006580:	9303      	str	r3, [sp, #12]
 8006582:	2d02      	cmp	r5, #2
 8006584:	dc00      	bgt.n	8006588 <__aeabi_dmul+0x94>
 8006586:	e094      	b.n	80066b2 <__aeabi_dmul+0x1be>
 8006588:	2301      	movs	r3, #1
 800658a:	40ab      	lsls	r3, r5
 800658c:	001d      	movs	r5, r3
 800658e:	23a6      	movs	r3, #166	@ 0xa6
 8006590:	002a      	movs	r2, r5
 8006592:	00db      	lsls	r3, r3, #3
 8006594:	401a      	ands	r2, r3
 8006596:	421d      	tst	r5, r3
 8006598:	d000      	beq.n	800659c <__aeabi_dmul+0xa8>
 800659a:	e229      	b.n	80069f0 <__aeabi_dmul+0x4fc>
 800659c:	2390      	movs	r3, #144	@ 0x90
 800659e:	009b      	lsls	r3, r3, #2
 80065a0:	421d      	tst	r5, r3
 80065a2:	d100      	bne.n	80065a6 <__aeabi_dmul+0xb2>
 80065a4:	e24d      	b.n	8006a42 <__aeabi_dmul+0x54e>
 80065a6:	2300      	movs	r3, #0
 80065a8:	2480      	movs	r4, #128	@ 0x80
 80065aa:	4699      	mov	r9, r3
 80065ac:	0324      	lsls	r4, r4, #12
 80065ae:	4ba8      	ldr	r3, [pc, #672]	@ (8006850 <__aeabi_dmul+0x35c>)
 80065b0:	0010      	movs	r0, r2
 80065b2:	464a      	mov	r2, r9
 80065b4:	051b      	lsls	r3, r3, #20
 80065b6:	4323      	orrs	r3, r4
 80065b8:	07d2      	lsls	r2, r2, #31
 80065ba:	4313      	orrs	r3, r2
 80065bc:	0019      	movs	r1, r3
 80065be:	b005      	add	sp, #20
 80065c0:	bcf0      	pop	{r4, r5, r6, r7}
 80065c2:	46bb      	mov	fp, r7
 80065c4:	46b2      	mov	sl, r6
 80065c6:	46a9      	mov	r9, r5
 80065c8:	46a0      	mov	r8, r4
 80065ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065cc:	4652      	mov	r2, sl
 80065ce:	4302      	orrs	r2, r0
 80065d0:	4690      	mov	r8, r2
 80065d2:	d000      	beq.n	80065d6 <__aeabi_dmul+0xe2>
 80065d4:	e1ac      	b.n	8006930 <__aeabi_dmul+0x43c>
 80065d6:	469b      	mov	fp, r3
 80065d8:	2302      	movs	r3, #2
 80065da:	4692      	mov	sl, r2
 80065dc:	2508      	movs	r5, #8
 80065de:	9302      	str	r3, [sp, #8]
 80065e0:	e7ae      	b.n	8006540 <__aeabi_dmul+0x4c>
 80065e2:	9b00      	ldr	r3, [sp, #0]
 80065e4:	46a2      	mov	sl, r4
 80065e6:	4699      	mov	r9, r3
 80065e8:	9b01      	ldr	r3, [sp, #4]
 80065ea:	4698      	mov	r8, r3
 80065ec:	9b02      	ldr	r3, [sp, #8]
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d100      	bne.n	80065f4 <__aeabi_dmul+0x100>
 80065f2:	e1ca      	b.n	800698a <__aeabi_dmul+0x496>
 80065f4:	2b03      	cmp	r3, #3
 80065f6:	d100      	bne.n	80065fa <__aeabi_dmul+0x106>
 80065f8:	e192      	b.n	8006920 <__aeabi_dmul+0x42c>
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d110      	bne.n	8006620 <__aeabi_dmul+0x12c>
 80065fe:	2300      	movs	r3, #0
 8006600:	2400      	movs	r4, #0
 8006602:	2200      	movs	r2, #0
 8006604:	e7d4      	b.n	80065b0 <__aeabi_dmul+0xbc>
 8006606:	2201      	movs	r2, #1
 8006608:	087b      	lsrs	r3, r7, #1
 800660a:	403a      	ands	r2, r7
 800660c:	4313      	orrs	r3, r2
 800660e:	4652      	mov	r2, sl
 8006610:	07d2      	lsls	r2, r2, #31
 8006612:	4313      	orrs	r3, r2
 8006614:	4698      	mov	r8, r3
 8006616:	4653      	mov	r3, sl
 8006618:	085b      	lsrs	r3, r3, #1
 800661a:	469a      	mov	sl, r3
 800661c:	9b03      	ldr	r3, [sp, #12]
 800661e:	4699      	mov	r9, r3
 8006620:	465b      	mov	r3, fp
 8006622:	1c58      	adds	r0, r3, #1
 8006624:	2380      	movs	r3, #128	@ 0x80
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	445b      	add	r3, fp
 800662a:	2b00      	cmp	r3, #0
 800662c:	dc00      	bgt.n	8006630 <__aeabi_dmul+0x13c>
 800662e:	e1b1      	b.n	8006994 <__aeabi_dmul+0x4a0>
 8006630:	4642      	mov	r2, r8
 8006632:	0752      	lsls	r2, r2, #29
 8006634:	d00b      	beq.n	800664e <__aeabi_dmul+0x15a>
 8006636:	220f      	movs	r2, #15
 8006638:	4641      	mov	r1, r8
 800663a:	400a      	ands	r2, r1
 800663c:	2a04      	cmp	r2, #4
 800663e:	d006      	beq.n	800664e <__aeabi_dmul+0x15a>
 8006640:	4642      	mov	r2, r8
 8006642:	1d11      	adds	r1, r2, #4
 8006644:	4541      	cmp	r1, r8
 8006646:	4192      	sbcs	r2, r2
 8006648:	4688      	mov	r8, r1
 800664a:	4252      	negs	r2, r2
 800664c:	4492      	add	sl, r2
 800664e:	4652      	mov	r2, sl
 8006650:	01d2      	lsls	r2, r2, #7
 8006652:	d506      	bpl.n	8006662 <__aeabi_dmul+0x16e>
 8006654:	4652      	mov	r2, sl
 8006656:	4b80      	ldr	r3, [pc, #512]	@ (8006858 <__aeabi_dmul+0x364>)
 8006658:	401a      	ands	r2, r3
 800665a:	2380      	movs	r3, #128	@ 0x80
 800665c:	4692      	mov	sl, r2
 800665e:	00db      	lsls	r3, r3, #3
 8006660:	18c3      	adds	r3, r0, r3
 8006662:	4a7e      	ldr	r2, [pc, #504]	@ (800685c <__aeabi_dmul+0x368>)
 8006664:	4293      	cmp	r3, r2
 8006666:	dd00      	ble.n	800666a <__aeabi_dmul+0x176>
 8006668:	e18f      	b.n	800698a <__aeabi_dmul+0x496>
 800666a:	4642      	mov	r2, r8
 800666c:	08d1      	lsrs	r1, r2, #3
 800666e:	4652      	mov	r2, sl
 8006670:	0752      	lsls	r2, r2, #29
 8006672:	430a      	orrs	r2, r1
 8006674:	4651      	mov	r1, sl
 8006676:	055b      	lsls	r3, r3, #21
 8006678:	024c      	lsls	r4, r1, #9
 800667a:	0b24      	lsrs	r4, r4, #12
 800667c:	0d5b      	lsrs	r3, r3, #21
 800667e:	e797      	b.n	80065b0 <__aeabi_dmul+0xbc>
 8006680:	4b73      	ldr	r3, [pc, #460]	@ (8006850 <__aeabi_dmul+0x35c>)
 8006682:	4326      	orrs	r6, r4
 8006684:	469c      	mov	ip, r3
 8006686:	44e3      	add	fp, ip
 8006688:	2e00      	cmp	r6, #0
 800668a:	d100      	bne.n	800668e <__aeabi_dmul+0x19a>
 800668c:	e16f      	b.n	800696e <__aeabi_dmul+0x47a>
 800668e:	2303      	movs	r3, #3
 8006690:	4649      	mov	r1, r9
 8006692:	431d      	orrs	r5, r3
 8006694:	9b00      	ldr	r3, [sp, #0]
 8006696:	4059      	eors	r1, r3
 8006698:	b2cb      	uxtb	r3, r1
 800669a:	9303      	str	r3, [sp, #12]
 800669c:	2d0a      	cmp	r5, #10
 800669e:	dd00      	ble.n	80066a2 <__aeabi_dmul+0x1ae>
 80066a0:	e133      	b.n	800690a <__aeabi_dmul+0x416>
 80066a2:	2301      	movs	r3, #1
 80066a4:	40ab      	lsls	r3, r5
 80066a6:	001d      	movs	r5, r3
 80066a8:	2303      	movs	r3, #3
 80066aa:	9302      	str	r3, [sp, #8]
 80066ac:	2288      	movs	r2, #136	@ 0x88
 80066ae:	422a      	tst	r2, r5
 80066b0:	d197      	bne.n	80065e2 <__aeabi_dmul+0xee>
 80066b2:	4642      	mov	r2, r8
 80066b4:	4643      	mov	r3, r8
 80066b6:	0412      	lsls	r2, r2, #16
 80066b8:	0c12      	lsrs	r2, r2, #16
 80066ba:	0016      	movs	r6, r2
 80066bc:	9801      	ldr	r0, [sp, #4]
 80066be:	0c1d      	lsrs	r5, r3, #16
 80066c0:	0c03      	lsrs	r3, r0, #16
 80066c2:	0400      	lsls	r0, r0, #16
 80066c4:	0c00      	lsrs	r0, r0, #16
 80066c6:	4346      	muls	r6, r0
 80066c8:	46b4      	mov	ip, r6
 80066ca:	001e      	movs	r6, r3
 80066cc:	436e      	muls	r6, r5
 80066ce:	9600      	str	r6, [sp, #0]
 80066d0:	0016      	movs	r6, r2
 80066d2:	0007      	movs	r7, r0
 80066d4:	435e      	muls	r6, r3
 80066d6:	4661      	mov	r1, ip
 80066d8:	46b0      	mov	r8, r6
 80066da:	436f      	muls	r7, r5
 80066dc:	0c0e      	lsrs	r6, r1, #16
 80066de:	44b8      	add	r8, r7
 80066e0:	4446      	add	r6, r8
 80066e2:	42b7      	cmp	r7, r6
 80066e4:	d905      	bls.n	80066f2 <__aeabi_dmul+0x1fe>
 80066e6:	2180      	movs	r1, #128	@ 0x80
 80066e8:	0249      	lsls	r1, r1, #9
 80066ea:	4688      	mov	r8, r1
 80066ec:	9f00      	ldr	r7, [sp, #0]
 80066ee:	4447      	add	r7, r8
 80066f0:	9700      	str	r7, [sp, #0]
 80066f2:	4661      	mov	r1, ip
 80066f4:	0409      	lsls	r1, r1, #16
 80066f6:	0c09      	lsrs	r1, r1, #16
 80066f8:	0c37      	lsrs	r7, r6, #16
 80066fa:	0436      	lsls	r6, r6, #16
 80066fc:	468c      	mov	ip, r1
 80066fe:	0031      	movs	r1, r6
 8006700:	4461      	add	r1, ip
 8006702:	9101      	str	r1, [sp, #4]
 8006704:	0011      	movs	r1, r2
 8006706:	0c26      	lsrs	r6, r4, #16
 8006708:	0424      	lsls	r4, r4, #16
 800670a:	0c24      	lsrs	r4, r4, #16
 800670c:	4361      	muls	r1, r4
 800670e:	468c      	mov	ip, r1
 8006710:	0021      	movs	r1, r4
 8006712:	4369      	muls	r1, r5
 8006714:	4689      	mov	r9, r1
 8006716:	4661      	mov	r1, ip
 8006718:	0c09      	lsrs	r1, r1, #16
 800671a:	4688      	mov	r8, r1
 800671c:	4372      	muls	r2, r6
 800671e:	444a      	add	r2, r9
 8006720:	4442      	add	r2, r8
 8006722:	4375      	muls	r5, r6
 8006724:	4591      	cmp	r9, r2
 8006726:	d903      	bls.n	8006730 <__aeabi_dmul+0x23c>
 8006728:	2180      	movs	r1, #128	@ 0x80
 800672a:	0249      	lsls	r1, r1, #9
 800672c:	4688      	mov	r8, r1
 800672e:	4445      	add	r5, r8
 8006730:	0c11      	lsrs	r1, r2, #16
 8006732:	4688      	mov	r8, r1
 8006734:	4661      	mov	r1, ip
 8006736:	0409      	lsls	r1, r1, #16
 8006738:	0c09      	lsrs	r1, r1, #16
 800673a:	468c      	mov	ip, r1
 800673c:	0412      	lsls	r2, r2, #16
 800673e:	4462      	add	r2, ip
 8006740:	18b9      	adds	r1, r7, r2
 8006742:	9102      	str	r1, [sp, #8]
 8006744:	4651      	mov	r1, sl
 8006746:	0c09      	lsrs	r1, r1, #16
 8006748:	468c      	mov	ip, r1
 800674a:	4651      	mov	r1, sl
 800674c:	040f      	lsls	r7, r1, #16
 800674e:	0c3f      	lsrs	r7, r7, #16
 8006750:	0039      	movs	r1, r7
 8006752:	4341      	muls	r1, r0
 8006754:	4445      	add	r5, r8
 8006756:	4688      	mov	r8, r1
 8006758:	4661      	mov	r1, ip
 800675a:	4341      	muls	r1, r0
 800675c:	468a      	mov	sl, r1
 800675e:	4641      	mov	r1, r8
 8006760:	4660      	mov	r0, ip
 8006762:	0c09      	lsrs	r1, r1, #16
 8006764:	4689      	mov	r9, r1
 8006766:	4358      	muls	r0, r3
 8006768:	437b      	muls	r3, r7
 800676a:	4453      	add	r3, sl
 800676c:	444b      	add	r3, r9
 800676e:	459a      	cmp	sl, r3
 8006770:	d903      	bls.n	800677a <__aeabi_dmul+0x286>
 8006772:	2180      	movs	r1, #128	@ 0x80
 8006774:	0249      	lsls	r1, r1, #9
 8006776:	4689      	mov	r9, r1
 8006778:	4448      	add	r0, r9
 800677a:	0c19      	lsrs	r1, r3, #16
 800677c:	4689      	mov	r9, r1
 800677e:	4641      	mov	r1, r8
 8006780:	0409      	lsls	r1, r1, #16
 8006782:	0c09      	lsrs	r1, r1, #16
 8006784:	4688      	mov	r8, r1
 8006786:	0039      	movs	r1, r7
 8006788:	4361      	muls	r1, r4
 800678a:	041b      	lsls	r3, r3, #16
 800678c:	4443      	add	r3, r8
 800678e:	4688      	mov	r8, r1
 8006790:	4661      	mov	r1, ip
 8006792:	434c      	muls	r4, r1
 8006794:	4371      	muls	r1, r6
 8006796:	468c      	mov	ip, r1
 8006798:	4641      	mov	r1, r8
 800679a:	4377      	muls	r7, r6
 800679c:	0c0e      	lsrs	r6, r1, #16
 800679e:	193f      	adds	r7, r7, r4
 80067a0:	19f6      	adds	r6, r6, r7
 80067a2:	4448      	add	r0, r9
 80067a4:	42b4      	cmp	r4, r6
 80067a6:	d903      	bls.n	80067b0 <__aeabi_dmul+0x2bc>
 80067a8:	2180      	movs	r1, #128	@ 0x80
 80067aa:	0249      	lsls	r1, r1, #9
 80067ac:	4689      	mov	r9, r1
 80067ae:	44cc      	add	ip, r9
 80067b0:	9902      	ldr	r1, [sp, #8]
 80067b2:	9f00      	ldr	r7, [sp, #0]
 80067b4:	4689      	mov	r9, r1
 80067b6:	0431      	lsls	r1, r6, #16
 80067b8:	444f      	add	r7, r9
 80067ba:	4689      	mov	r9, r1
 80067bc:	4641      	mov	r1, r8
 80067be:	4297      	cmp	r7, r2
 80067c0:	4192      	sbcs	r2, r2
 80067c2:	040c      	lsls	r4, r1, #16
 80067c4:	0c24      	lsrs	r4, r4, #16
 80067c6:	444c      	add	r4, r9
 80067c8:	18ff      	adds	r7, r7, r3
 80067ca:	4252      	negs	r2, r2
 80067cc:	1964      	adds	r4, r4, r5
 80067ce:	18a1      	adds	r1, r4, r2
 80067d0:	429f      	cmp	r7, r3
 80067d2:	419b      	sbcs	r3, r3
 80067d4:	4688      	mov	r8, r1
 80067d6:	4682      	mov	sl, r0
 80067d8:	425b      	negs	r3, r3
 80067da:	4699      	mov	r9, r3
 80067dc:	4590      	cmp	r8, r2
 80067de:	4192      	sbcs	r2, r2
 80067e0:	42ac      	cmp	r4, r5
 80067e2:	41a4      	sbcs	r4, r4
 80067e4:	44c2      	add	sl, r8
 80067e6:	44d1      	add	r9, sl
 80067e8:	4252      	negs	r2, r2
 80067ea:	4264      	negs	r4, r4
 80067ec:	4314      	orrs	r4, r2
 80067ee:	4599      	cmp	r9, r3
 80067f0:	419b      	sbcs	r3, r3
 80067f2:	4582      	cmp	sl, r0
 80067f4:	4192      	sbcs	r2, r2
 80067f6:	425b      	negs	r3, r3
 80067f8:	4252      	negs	r2, r2
 80067fa:	4313      	orrs	r3, r2
 80067fc:	464a      	mov	r2, r9
 80067fe:	0c36      	lsrs	r6, r6, #16
 8006800:	19a4      	adds	r4, r4, r6
 8006802:	18e3      	adds	r3, r4, r3
 8006804:	4463      	add	r3, ip
 8006806:	025b      	lsls	r3, r3, #9
 8006808:	0dd2      	lsrs	r2, r2, #23
 800680a:	431a      	orrs	r2, r3
 800680c:	9901      	ldr	r1, [sp, #4]
 800680e:	4692      	mov	sl, r2
 8006810:	027a      	lsls	r2, r7, #9
 8006812:	430a      	orrs	r2, r1
 8006814:	1e50      	subs	r0, r2, #1
 8006816:	4182      	sbcs	r2, r0
 8006818:	0dff      	lsrs	r7, r7, #23
 800681a:	4317      	orrs	r7, r2
 800681c:	464a      	mov	r2, r9
 800681e:	0252      	lsls	r2, r2, #9
 8006820:	4317      	orrs	r7, r2
 8006822:	46b8      	mov	r8, r7
 8006824:	01db      	lsls	r3, r3, #7
 8006826:	d500      	bpl.n	800682a <__aeabi_dmul+0x336>
 8006828:	e6ed      	b.n	8006606 <__aeabi_dmul+0x112>
 800682a:	4b0d      	ldr	r3, [pc, #52]	@ (8006860 <__aeabi_dmul+0x36c>)
 800682c:	9a03      	ldr	r2, [sp, #12]
 800682e:	445b      	add	r3, fp
 8006830:	4691      	mov	r9, r2
 8006832:	2b00      	cmp	r3, #0
 8006834:	dc00      	bgt.n	8006838 <__aeabi_dmul+0x344>
 8006836:	e0ac      	b.n	8006992 <__aeabi_dmul+0x49e>
 8006838:	003a      	movs	r2, r7
 800683a:	0752      	lsls	r2, r2, #29
 800683c:	d100      	bne.n	8006840 <__aeabi_dmul+0x34c>
 800683e:	e710      	b.n	8006662 <__aeabi_dmul+0x16e>
 8006840:	220f      	movs	r2, #15
 8006842:	4658      	mov	r0, fp
 8006844:	403a      	ands	r2, r7
 8006846:	2a04      	cmp	r2, #4
 8006848:	d000      	beq.n	800684c <__aeabi_dmul+0x358>
 800684a:	e6f9      	b.n	8006640 <__aeabi_dmul+0x14c>
 800684c:	e709      	b.n	8006662 <__aeabi_dmul+0x16e>
 800684e:	46c0      	nop			@ (mov r8, r8)
 8006850:	000007ff 	.word	0x000007ff
 8006854:	fffffc01 	.word	0xfffffc01
 8006858:	feffffff 	.word	0xfeffffff
 800685c:	000007fe 	.word	0x000007fe
 8006860:	000003ff 	.word	0x000003ff
 8006864:	0022      	movs	r2, r4
 8006866:	4332      	orrs	r2, r6
 8006868:	d06f      	beq.n	800694a <__aeabi_dmul+0x456>
 800686a:	2c00      	cmp	r4, #0
 800686c:	d100      	bne.n	8006870 <__aeabi_dmul+0x37c>
 800686e:	e0c2      	b.n	80069f6 <__aeabi_dmul+0x502>
 8006870:	0020      	movs	r0, r4
 8006872:	f000 fdfb 	bl	800746c <__clzsi2>
 8006876:	0002      	movs	r2, r0
 8006878:	0003      	movs	r3, r0
 800687a:	3a0b      	subs	r2, #11
 800687c:	201d      	movs	r0, #29
 800687e:	1a82      	subs	r2, r0, r2
 8006880:	0030      	movs	r0, r6
 8006882:	0019      	movs	r1, r3
 8006884:	40d0      	lsrs	r0, r2
 8006886:	3908      	subs	r1, #8
 8006888:	408c      	lsls	r4, r1
 800688a:	0002      	movs	r2, r0
 800688c:	4322      	orrs	r2, r4
 800688e:	0034      	movs	r4, r6
 8006890:	408c      	lsls	r4, r1
 8006892:	4659      	mov	r1, fp
 8006894:	1acb      	subs	r3, r1, r3
 8006896:	4986      	ldr	r1, [pc, #536]	@ (8006ab0 <__aeabi_dmul+0x5bc>)
 8006898:	468b      	mov	fp, r1
 800689a:	449b      	add	fp, r3
 800689c:	2d0a      	cmp	r5, #10
 800689e:	dd00      	ble.n	80068a2 <__aeabi_dmul+0x3ae>
 80068a0:	e6a4      	b.n	80065ec <__aeabi_dmul+0xf8>
 80068a2:	4649      	mov	r1, r9
 80068a4:	9b00      	ldr	r3, [sp, #0]
 80068a6:	9401      	str	r4, [sp, #4]
 80068a8:	4059      	eors	r1, r3
 80068aa:	b2cb      	uxtb	r3, r1
 80068ac:	0014      	movs	r4, r2
 80068ae:	2000      	movs	r0, #0
 80068b0:	9303      	str	r3, [sp, #12]
 80068b2:	2d02      	cmp	r5, #2
 80068b4:	dd00      	ble.n	80068b8 <__aeabi_dmul+0x3c4>
 80068b6:	e667      	b.n	8006588 <__aeabi_dmul+0x94>
 80068b8:	e6fb      	b.n	80066b2 <__aeabi_dmul+0x1be>
 80068ba:	4653      	mov	r3, sl
 80068bc:	4303      	orrs	r3, r0
 80068be:	4698      	mov	r8, r3
 80068c0:	d03c      	beq.n	800693c <__aeabi_dmul+0x448>
 80068c2:	4653      	mov	r3, sl
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d100      	bne.n	80068ca <__aeabi_dmul+0x3d6>
 80068c8:	e0a3      	b.n	8006a12 <__aeabi_dmul+0x51e>
 80068ca:	4650      	mov	r0, sl
 80068cc:	f000 fdce 	bl	800746c <__clzsi2>
 80068d0:	230b      	movs	r3, #11
 80068d2:	425b      	negs	r3, r3
 80068d4:	469c      	mov	ip, r3
 80068d6:	0002      	movs	r2, r0
 80068d8:	4484      	add	ip, r0
 80068da:	0011      	movs	r1, r2
 80068dc:	4650      	mov	r0, sl
 80068de:	3908      	subs	r1, #8
 80068e0:	4088      	lsls	r0, r1
 80068e2:	231d      	movs	r3, #29
 80068e4:	4680      	mov	r8, r0
 80068e6:	4660      	mov	r0, ip
 80068e8:	1a1b      	subs	r3, r3, r0
 80068ea:	0020      	movs	r0, r4
 80068ec:	40d8      	lsrs	r0, r3
 80068ee:	0003      	movs	r3, r0
 80068f0:	4640      	mov	r0, r8
 80068f2:	4303      	orrs	r3, r0
 80068f4:	469a      	mov	sl, r3
 80068f6:	0023      	movs	r3, r4
 80068f8:	408b      	lsls	r3, r1
 80068fa:	4698      	mov	r8, r3
 80068fc:	4b6c      	ldr	r3, [pc, #432]	@ (8006ab0 <__aeabi_dmul+0x5bc>)
 80068fe:	2500      	movs	r5, #0
 8006900:	1a9b      	subs	r3, r3, r2
 8006902:	469b      	mov	fp, r3
 8006904:	2300      	movs	r3, #0
 8006906:	9302      	str	r3, [sp, #8]
 8006908:	e61a      	b.n	8006540 <__aeabi_dmul+0x4c>
 800690a:	2d0f      	cmp	r5, #15
 800690c:	d000      	beq.n	8006910 <__aeabi_dmul+0x41c>
 800690e:	e0c9      	b.n	8006aa4 <__aeabi_dmul+0x5b0>
 8006910:	2380      	movs	r3, #128	@ 0x80
 8006912:	4652      	mov	r2, sl
 8006914:	031b      	lsls	r3, r3, #12
 8006916:	421a      	tst	r2, r3
 8006918:	d002      	beq.n	8006920 <__aeabi_dmul+0x42c>
 800691a:	421c      	tst	r4, r3
 800691c:	d100      	bne.n	8006920 <__aeabi_dmul+0x42c>
 800691e:	e092      	b.n	8006a46 <__aeabi_dmul+0x552>
 8006920:	2480      	movs	r4, #128	@ 0x80
 8006922:	4653      	mov	r3, sl
 8006924:	0324      	lsls	r4, r4, #12
 8006926:	431c      	orrs	r4, r3
 8006928:	0324      	lsls	r4, r4, #12
 800692a:	4642      	mov	r2, r8
 800692c:	0b24      	lsrs	r4, r4, #12
 800692e:	e63e      	b.n	80065ae <__aeabi_dmul+0xba>
 8006930:	469b      	mov	fp, r3
 8006932:	2303      	movs	r3, #3
 8006934:	4680      	mov	r8, r0
 8006936:	250c      	movs	r5, #12
 8006938:	9302      	str	r3, [sp, #8]
 800693a:	e601      	b.n	8006540 <__aeabi_dmul+0x4c>
 800693c:	2300      	movs	r3, #0
 800693e:	469a      	mov	sl, r3
 8006940:	469b      	mov	fp, r3
 8006942:	3301      	adds	r3, #1
 8006944:	2504      	movs	r5, #4
 8006946:	9302      	str	r3, [sp, #8]
 8006948:	e5fa      	b.n	8006540 <__aeabi_dmul+0x4c>
 800694a:	2101      	movs	r1, #1
 800694c:	430d      	orrs	r5, r1
 800694e:	2d0a      	cmp	r5, #10
 8006950:	dd00      	ble.n	8006954 <__aeabi_dmul+0x460>
 8006952:	e64b      	b.n	80065ec <__aeabi_dmul+0xf8>
 8006954:	4649      	mov	r1, r9
 8006956:	9800      	ldr	r0, [sp, #0]
 8006958:	4041      	eors	r1, r0
 800695a:	b2c9      	uxtb	r1, r1
 800695c:	9103      	str	r1, [sp, #12]
 800695e:	2d02      	cmp	r5, #2
 8006960:	dc00      	bgt.n	8006964 <__aeabi_dmul+0x470>
 8006962:	e096      	b.n	8006a92 <__aeabi_dmul+0x59e>
 8006964:	2300      	movs	r3, #0
 8006966:	2400      	movs	r4, #0
 8006968:	2001      	movs	r0, #1
 800696a:	9301      	str	r3, [sp, #4]
 800696c:	e60c      	b.n	8006588 <__aeabi_dmul+0x94>
 800696e:	4649      	mov	r1, r9
 8006970:	2302      	movs	r3, #2
 8006972:	9a00      	ldr	r2, [sp, #0]
 8006974:	432b      	orrs	r3, r5
 8006976:	4051      	eors	r1, r2
 8006978:	b2ca      	uxtb	r2, r1
 800697a:	9203      	str	r2, [sp, #12]
 800697c:	2b0a      	cmp	r3, #10
 800697e:	dd00      	ble.n	8006982 <__aeabi_dmul+0x48e>
 8006980:	e634      	b.n	80065ec <__aeabi_dmul+0xf8>
 8006982:	2d00      	cmp	r5, #0
 8006984:	d157      	bne.n	8006a36 <__aeabi_dmul+0x542>
 8006986:	9b03      	ldr	r3, [sp, #12]
 8006988:	4699      	mov	r9, r3
 800698a:	2400      	movs	r4, #0
 800698c:	2200      	movs	r2, #0
 800698e:	4b49      	ldr	r3, [pc, #292]	@ (8006ab4 <__aeabi_dmul+0x5c0>)
 8006990:	e60e      	b.n	80065b0 <__aeabi_dmul+0xbc>
 8006992:	4658      	mov	r0, fp
 8006994:	2101      	movs	r1, #1
 8006996:	1ac9      	subs	r1, r1, r3
 8006998:	2938      	cmp	r1, #56	@ 0x38
 800699a:	dd00      	ble.n	800699e <__aeabi_dmul+0x4aa>
 800699c:	e62f      	b.n	80065fe <__aeabi_dmul+0x10a>
 800699e:	291f      	cmp	r1, #31
 80069a0:	dd56      	ble.n	8006a50 <__aeabi_dmul+0x55c>
 80069a2:	221f      	movs	r2, #31
 80069a4:	4654      	mov	r4, sl
 80069a6:	4252      	negs	r2, r2
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	40dc      	lsrs	r4, r3
 80069ac:	2920      	cmp	r1, #32
 80069ae:	d007      	beq.n	80069c0 <__aeabi_dmul+0x4cc>
 80069b0:	4b41      	ldr	r3, [pc, #260]	@ (8006ab8 <__aeabi_dmul+0x5c4>)
 80069b2:	4642      	mov	r2, r8
 80069b4:	469c      	mov	ip, r3
 80069b6:	4653      	mov	r3, sl
 80069b8:	4460      	add	r0, ip
 80069ba:	4083      	lsls	r3, r0
 80069bc:	431a      	orrs	r2, r3
 80069be:	4690      	mov	r8, r2
 80069c0:	4642      	mov	r2, r8
 80069c2:	2107      	movs	r1, #7
 80069c4:	1e53      	subs	r3, r2, #1
 80069c6:	419a      	sbcs	r2, r3
 80069c8:	000b      	movs	r3, r1
 80069ca:	4322      	orrs	r2, r4
 80069cc:	4013      	ands	r3, r2
 80069ce:	2400      	movs	r4, #0
 80069d0:	4211      	tst	r1, r2
 80069d2:	d009      	beq.n	80069e8 <__aeabi_dmul+0x4f4>
 80069d4:	230f      	movs	r3, #15
 80069d6:	4013      	ands	r3, r2
 80069d8:	2b04      	cmp	r3, #4
 80069da:	d05d      	beq.n	8006a98 <__aeabi_dmul+0x5a4>
 80069dc:	1d11      	adds	r1, r2, #4
 80069de:	4291      	cmp	r1, r2
 80069e0:	419b      	sbcs	r3, r3
 80069e2:	000a      	movs	r2, r1
 80069e4:	425b      	negs	r3, r3
 80069e6:	075b      	lsls	r3, r3, #29
 80069e8:	08d2      	lsrs	r2, r2, #3
 80069ea:	431a      	orrs	r2, r3
 80069ec:	2300      	movs	r3, #0
 80069ee:	e5df      	b.n	80065b0 <__aeabi_dmul+0xbc>
 80069f0:	9b03      	ldr	r3, [sp, #12]
 80069f2:	4699      	mov	r9, r3
 80069f4:	e5fa      	b.n	80065ec <__aeabi_dmul+0xf8>
 80069f6:	9801      	ldr	r0, [sp, #4]
 80069f8:	f000 fd38 	bl	800746c <__clzsi2>
 80069fc:	0002      	movs	r2, r0
 80069fe:	0003      	movs	r3, r0
 8006a00:	3215      	adds	r2, #21
 8006a02:	3320      	adds	r3, #32
 8006a04:	2a1c      	cmp	r2, #28
 8006a06:	dc00      	bgt.n	8006a0a <__aeabi_dmul+0x516>
 8006a08:	e738      	b.n	800687c <__aeabi_dmul+0x388>
 8006a0a:	9a01      	ldr	r2, [sp, #4]
 8006a0c:	3808      	subs	r0, #8
 8006a0e:	4082      	lsls	r2, r0
 8006a10:	e73f      	b.n	8006892 <__aeabi_dmul+0x39e>
 8006a12:	f000 fd2b 	bl	800746c <__clzsi2>
 8006a16:	2315      	movs	r3, #21
 8006a18:	469c      	mov	ip, r3
 8006a1a:	4484      	add	ip, r0
 8006a1c:	0002      	movs	r2, r0
 8006a1e:	4663      	mov	r3, ip
 8006a20:	3220      	adds	r2, #32
 8006a22:	2b1c      	cmp	r3, #28
 8006a24:	dc00      	bgt.n	8006a28 <__aeabi_dmul+0x534>
 8006a26:	e758      	b.n	80068da <__aeabi_dmul+0x3e6>
 8006a28:	2300      	movs	r3, #0
 8006a2a:	4698      	mov	r8, r3
 8006a2c:	0023      	movs	r3, r4
 8006a2e:	3808      	subs	r0, #8
 8006a30:	4083      	lsls	r3, r0
 8006a32:	469a      	mov	sl, r3
 8006a34:	e762      	b.n	80068fc <__aeabi_dmul+0x408>
 8006a36:	001d      	movs	r5, r3
 8006a38:	2300      	movs	r3, #0
 8006a3a:	2400      	movs	r4, #0
 8006a3c:	2002      	movs	r0, #2
 8006a3e:	9301      	str	r3, [sp, #4]
 8006a40:	e5a2      	b.n	8006588 <__aeabi_dmul+0x94>
 8006a42:	9002      	str	r0, [sp, #8]
 8006a44:	e632      	b.n	80066ac <__aeabi_dmul+0x1b8>
 8006a46:	431c      	orrs	r4, r3
 8006a48:	9b00      	ldr	r3, [sp, #0]
 8006a4a:	9a01      	ldr	r2, [sp, #4]
 8006a4c:	4699      	mov	r9, r3
 8006a4e:	e5ae      	b.n	80065ae <__aeabi_dmul+0xba>
 8006a50:	4b1a      	ldr	r3, [pc, #104]	@ (8006abc <__aeabi_dmul+0x5c8>)
 8006a52:	4652      	mov	r2, sl
 8006a54:	18c3      	adds	r3, r0, r3
 8006a56:	4640      	mov	r0, r8
 8006a58:	409a      	lsls	r2, r3
 8006a5a:	40c8      	lsrs	r0, r1
 8006a5c:	4302      	orrs	r2, r0
 8006a5e:	4640      	mov	r0, r8
 8006a60:	4098      	lsls	r0, r3
 8006a62:	0003      	movs	r3, r0
 8006a64:	1e58      	subs	r0, r3, #1
 8006a66:	4183      	sbcs	r3, r0
 8006a68:	4654      	mov	r4, sl
 8006a6a:	431a      	orrs	r2, r3
 8006a6c:	40cc      	lsrs	r4, r1
 8006a6e:	0753      	lsls	r3, r2, #29
 8006a70:	d009      	beq.n	8006a86 <__aeabi_dmul+0x592>
 8006a72:	230f      	movs	r3, #15
 8006a74:	4013      	ands	r3, r2
 8006a76:	2b04      	cmp	r3, #4
 8006a78:	d005      	beq.n	8006a86 <__aeabi_dmul+0x592>
 8006a7a:	1d13      	adds	r3, r2, #4
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	4192      	sbcs	r2, r2
 8006a80:	4252      	negs	r2, r2
 8006a82:	18a4      	adds	r4, r4, r2
 8006a84:	001a      	movs	r2, r3
 8006a86:	0223      	lsls	r3, r4, #8
 8006a88:	d508      	bpl.n	8006a9c <__aeabi_dmul+0x5a8>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	2400      	movs	r4, #0
 8006a8e:	2200      	movs	r2, #0
 8006a90:	e58e      	b.n	80065b0 <__aeabi_dmul+0xbc>
 8006a92:	4689      	mov	r9, r1
 8006a94:	2400      	movs	r4, #0
 8006a96:	e58b      	b.n	80065b0 <__aeabi_dmul+0xbc>
 8006a98:	2300      	movs	r3, #0
 8006a9a:	e7a5      	b.n	80069e8 <__aeabi_dmul+0x4f4>
 8006a9c:	0763      	lsls	r3, r4, #29
 8006a9e:	0264      	lsls	r4, r4, #9
 8006aa0:	0b24      	lsrs	r4, r4, #12
 8006aa2:	e7a1      	b.n	80069e8 <__aeabi_dmul+0x4f4>
 8006aa4:	9b00      	ldr	r3, [sp, #0]
 8006aa6:	46a2      	mov	sl, r4
 8006aa8:	4699      	mov	r9, r3
 8006aaa:	9b01      	ldr	r3, [sp, #4]
 8006aac:	4698      	mov	r8, r3
 8006aae:	e737      	b.n	8006920 <__aeabi_dmul+0x42c>
 8006ab0:	fffffc0d 	.word	0xfffffc0d
 8006ab4:	000007ff 	.word	0x000007ff
 8006ab8:	0000043e 	.word	0x0000043e
 8006abc:	0000041e 	.word	0x0000041e

08006ac0 <__aeabi_dsub>:
 8006ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ac2:	4657      	mov	r7, sl
 8006ac4:	464e      	mov	r6, r9
 8006ac6:	4645      	mov	r5, r8
 8006ac8:	46de      	mov	lr, fp
 8006aca:	b5e0      	push	{r5, r6, r7, lr}
 8006acc:	b083      	sub	sp, #12
 8006ace:	9000      	str	r0, [sp, #0]
 8006ad0:	9101      	str	r1, [sp, #4]
 8006ad2:	030c      	lsls	r4, r1, #12
 8006ad4:	004d      	lsls	r5, r1, #1
 8006ad6:	0fce      	lsrs	r6, r1, #31
 8006ad8:	0a61      	lsrs	r1, r4, #9
 8006ada:	9c00      	ldr	r4, [sp, #0]
 8006adc:	005f      	lsls	r7, r3, #1
 8006ade:	0f64      	lsrs	r4, r4, #29
 8006ae0:	430c      	orrs	r4, r1
 8006ae2:	9900      	ldr	r1, [sp, #0]
 8006ae4:	9200      	str	r2, [sp, #0]
 8006ae6:	9301      	str	r3, [sp, #4]
 8006ae8:	00c8      	lsls	r0, r1, #3
 8006aea:	0319      	lsls	r1, r3, #12
 8006aec:	0d7b      	lsrs	r3, r7, #21
 8006aee:	4699      	mov	r9, r3
 8006af0:	9b01      	ldr	r3, [sp, #4]
 8006af2:	4fcc      	ldr	r7, [pc, #816]	@ (8006e24 <__aeabi_dsub+0x364>)
 8006af4:	0fdb      	lsrs	r3, r3, #31
 8006af6:	469c      	mov	ip, r3
 8006af8:	0a4b      	lsrs	r3, r1, #9
 8006afa:	9900      	ldr	r1, [sp, #0]
 8006afc:	4680      	mov	r8, r0
 8006afe:	0f49      	lsrs	r1, r1, #29
 8006b00:	4319      	orrs	r1, r3
 8006b02:	9b00      	ldr	r3, [sp, #0]
 8006b04:	468b      	mov	fp, r1
 8006b06:	00da      	lsls	r2, r3, #3
 8006b08:	4692      	mov	sl, r2
 8006b0a:	0d6d      	lsrs	r5, r5, #21
 8006b0c:	45b9      	cmp	r9, r7
 8006b0e:	d100      	bne.n	8006b12 <__aeabi_dsub+0x52>
 8006b10:	e0bf      	b.n	8006c92 <__aeabi_dsub+0x1d2>
 8006b12:	2301      	movs	r3, #1
 8006b14:	4661      	mov	r1, ip
 8006b16:	4059      	eors	r1, r3
 8006b18:	464b      	mov	r3, r9
 8006b1a:	468c      	mov	ip, r1
 8006b1c:	1aeb      	subs	r3, r5, r3
 8006b1e:	428e      	cmp	r6, r1
 8006b20:	d075      	beq.n	8006c0e <__aeabi_dsub+0x14e>
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	dc00      	bgt.n	8006b28 <__aeabi_dsub+0x68>
 8006b26:	e2a3      	b.n	8007070 <__aeabi_dsub+0x5b0>
 8006b28:	4649      	mov	r1, r9
 8006b2a:	2900      	cmp	r1, #0
 8006b2c:	d100      	bne.n	8006b30 <__aeabi_dsub+0x70>
 8006b2e:	e0ce      	b.n	8006cce <__aeabi_dsub+0x20e>
 8006b30:	42bd      	cmp	r5, r7
 8006b32:	d100      	bne.n	8006b36 <__aeabi_dsub+0x76>
 8006b34:	e200      	b.n	8006f38 <__aeabi_dsub+0x478>
 8006b36:	2701      	movs	r7, #1
 8006b38:	2b38      	cmp	r3, #56	@ 0x38
 8006b3a:	dc19      	bgt.n	8006b70 <__aeabi_dsub+0xb0>
 8006b3c:	2780      	movs	r7, #128	@ 0x80
 8006b3e:	4659      	mov	r1, fp
 8006b40:	043f      	lsls	r7, r7, #16
 8006b42:	4339      	orrs	r1, r7
 8006b44:	468b      	mov	fp, r1
 8006b46:	2b1f      	cmp	r3, #31
 8006b48:	dd00      	ble.n	8006b4c <__aeabi_dsub+0x8c>
 8006b4a:	e1fa      	b.n	8006f42 <__aeabi_dsub+0x482>
 8006b4c:	2720      	movs	r7, #32
 8006b4e:	1af9      	subs	r1, r7, r3
 8006b50:	468c      	mov	ip, r1
 8006b52:	4659      	mov	r1, fp
 8006b54:	4667      	mov	r7, ip
 8006b56:	40b9      	lsls	r1, r7
 8006b58:	000f      	movs	r7, r1
 8006b5a:	0011      	movs	r1, r2
 8006b5c:	40d9      	lsrs	r1, r3
 8006b5e:	430f      	orrs	r7, r1
 8006b60:	4661      	mov	r1, ip
 8006b62:	408a      	lsls	r2, r1
 8006b64:	1e51      	subs	r1, r2, #1
 8006b66:	418a      	sbcs	r2, r1
 8006b68:	4659      	mov	r1, fp
 8006b6a:	40d9      	lsrs	r1, r3
 8006b6c:	4317      	orrs	r7, r2
 8006b6e:	1a64      	subs	r4, r4, r1
 8006b70:	1bc7      	subs	r7, r0, r7
 8006b72:	42b8      	cmp	r0, r7
 8006b74:	4180      	sbcs	r0, r0
 8006b76:	4240      	negs	r0, r0
 8006b78:	1a24      	subs	r4, r4, r0
 8006b7a:	0223      	lsls	r3, r4, #8
 8006b7c:	d400      	bmi.n	8006b80 <__aeabi_dsub+0xc0>
 8006b7e:	e140      	b.n	8006e02 <__aeabi_dsub+0x342>
 8006b80:	0264      	lsls	r4, r4, #9
 8006b82:	0a64      	lsrs	r4, r4, #9
 8006b84:	2c00      	cmp	r4, #0
 8006b86:	d100      	bne.n	8006b8a <__aeabi_dsub+0xca>
 8006b88:	e154      	b.n	8006e34 <__aeabi_dsub+0x374>
 8006b8a:	0020      	movs	r0, r4
 8006b8c:	f000 fc6e 	bl	800746c <__clzsi2>
 8006b90:	0003      	movs	r3, r0
 8006b92:	3b08      	subs	r3, #8
 8006b94:	2120      	movs	r1, #32
 8006b96:	0038      	movs	r0, r7
 8006b98:	1aca      	subs	r2, r1, r3
 8006b9a:	40d0      	lsrs	r0, r2
 8006b9c:	409c      	lsls	r4, r3
 8006b9e:	0002      	movs	r2, r0
 8006ba0:	409f      	lsls	r7, r3
 8006ba2:	4322      	orrs	r2, r4
 8006ba4:	429d      	cmp	r5, r3
 8006ba6:	dd00      	ble.n	8006baa <__aeabi_dsub+0xea>
 8006ba8:	e1a6      	b.n	8006ef8 <__aeabi_dsub+0x438>
 8006baa:	1b58      	subs	r0, r3, r5
 8006bac:	3001      	adds	r0, #1
 8006bae:	1a09      	subs	r1, r1, r0
 8006bb0:	003c      	movs	r4, r7
 8006bb2:	408f      	lsls	r7, r1
 8006bb4:	40c4      	lsrs	r4, r0
 8006bb6:	1e7b      	subs	r3, r7, #1
 8006bb8:	419f      	sbcs	r7, r3
 8006bba:	0013      	movs	r3, r2
 8006bbc:	408b      	lsls	r3, r1
 8006bbe:	4327      	orrs	r7, r4
 8006bc0:	431f      	orrs	r7, r3
 8006bc2:	40c2      	lsrs	r2, r0
 8006bc4:	003b      	movs	r3, r7
 8006bc6:	0014      	movs	r4, r2
 8006bc8:	2500      	movs	r5, #0
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	d100      	bne.n	8006bd0 <__aeabi_dsub+0x110>
 8006bce:	e1f7      	b.n	8006fc0 <__aeabi_dsub+0x500>
 8006bd0:	077b      	lsls	r3, r7, #29
 8006bd2:	d100      	bne.n	8006bd6 <__aeabi_dsub+0x116>
 8006bd4:	e377      	b.n	80072c6 <__aeabi_dsub+0x806>
 8006bd6:	230f      	movs	r3, #15
 8006bd8:	0038      	movs	r0, r7
 8006bda:	403b      	ands	r3, r7
 8006bdc:	2b04      	cmp	r3, #4
 8006bde:	d004      	beq.n	8006bea <__aeabi_dsub+0x12a>
 8006be0:	1d38      	adds	r0, r7, #4
 8006be2:	42b8      	cmp	r0, r7
 8006be4:	41bf      	sbcs	r7, r7
 8006be6:	427f      	negs	r7, r7
 8006be8:	19e4      	adds	r4, r4, r7
 8006bea:	0223      	lsls	r3, r4, #8
 8006bec:	d400      	bmi.n	8006bf0 <__aeabi_dsub+0x130>
 8006bee:	e368      	b.n	80072c2 <__aeabi_dsub+0x802>
 8006bf0:	4b8c      	ldr	r3, [pc, #560]	@ (8006e24 <__aeabi_dsub+0x364>)
 8006bf2:	3501      	adds	r5, #1
 8006bf4:	429d      	cmp	r5, r3
 8006bf6:	d100      	bne.n	8006bfa <__aeabi_dsub+0x13a>
 8006bf8:	e0f4      	b.n	8006de4 <__aeabi_dsub+0x324>
 8006bfa:	4b8b      	ldr	r3, [pc, #556]	@ (8006e28 <__aeabi_dsub+0x368>)
 8006bfc:	056d      	lsls	r5, r5, #21
 8006bfe:	401c      	ands	r4, r3
 8006c00:	0d6d      	lsrs	r5, r5, #21
 8006c02:	0767      	lsls	r7, r4, #29
 8006c04:	08c0      	lsrs	r0, r0, #3
 8006c06:	0264      	lsls	r4, r4, #9
 8006c08:	4307      	orrs	r7, r0
 8006c0a:	0b24      	lsrs	r4, r4, #12
 8006c0c:	e0ec      	b.n	8006de8 <__aeabi_dsub+0x328>
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	dc00      	bgt.n	8006c14 <__aeabi_dsub+0x154>
 8006c12:	e329      	b.n	8007268 <__aeabi_dsub+0x7a8>
 8006c14:	4649      	mov	r1, r9
 8006c16:	2900      	cmp	r1, #0
 8006c18:	d000      	beq.n	8006c1c <__aeabi_dsub+0x15c>
 8006c1a:	e0d6      	b.n	8006dca <__aeabi_dsub+0x30a>
 8006c1c:	4659      	mov	r1, fp
 8006c1e:	4311      	orrs	r1, r2
 8006c20:	d100      	bne.n	8006c24 <__aeabi_dsub+0x164>
 8006c22:	e12e      	b.n	8006e82 <__aeabi_dsub+0x3c2>
 8006c24:	1e59      	subs	r1, r3, #1
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d100      	bne.n	8006c2c <__aeabi_dsub+0x16c>
 8006c2a:	e1e6      	b.n	8006ffa <__aeabi_dsub+0x53a>
 8006c2c:	42bb      	cmp	r3, r7
 8006c2e:	d100      	bne.n	8006c32 <__aeabi_dsub+0x172>
 8006c30:	e182      	b.n	8006f38 <__aeabi_dsub+0x478>
 8006c32:	2701      	movs	r7, #1
 8006c34:	000b      	movs	r3, r1
 8006c36:	2938      	cmp	r1, #56	@ 0x38
 8006c38:	dc14      	bgt.n	8006c64 <__aeabi_dsub+0x1a4>
 8006c3a:	2b1f      	cmp	r3, #31
 8006c3c:	dd00      	ble.n	8006c40 <__aeabi_dsub+0x180>
 8006c3e:	e23c      	b.n	80070ba <__aeabi_dsub+0x5fa>
 8006c40:	2720      	movs	r7, #32
 8006c42:	1af9      	subs	r1, r7, r3
 8006c44:	468c      	mov	ip, r1
 8006c46:	4659      	mov	r1, fp
 8006c48:	4667      	mov	r7, ip
 8006c4a:	40b9      	lsls	r1, r7
 8006c4c:	000f      	movs	r7, r1
 8006c4e:	0011      	movs	r1, r2
 8006c50:	40d9      	lsrs	r1, r3
 8006c52:	430f      	orrs	r7, r1
 8006c54:	4661      	mov	r1, ip
 8006c56:	408a      	lsls	r2, r1
 8006c58:	1e51      	subs	r1, r2, #1
 8006c5a:	418a      	sbcs	r2, r1
 8006c5c:	4659      	mov	r1, fp
 8006c5e:	40d9      	lsrs	r1, r3
 8006c60:	4317      	orrs	r7, r2
 8006c62:	1864      	adds	r4, r4, r1
 8006c64:	183f      	adds	r7, r7, r0
 8006c66:	4287      	cmp	r7, r0
 8006c68:	4180      	sbcs	r0, r0
 8006c6a:	4240      	negs	r0, r0
 8006c6c:	1824      	adds	r4, r4, r0
 8006c6e:	0223      	lsls	r3, r4, #8
 8006c70:	d400      	bmi.n	8006c74 <__aeabi_dsub+0x1b4>
 8006c72:	e0c6      	b.n	8006e02 <__aeabi_dsub+0x342>
 8006c74:	4b6b      	ldr	r3, [pc, #428]	@ (8006e24 <__aeabi_dsub+0x364>)
 8006c76:	3501      	adds	r5, #1
 8006c78:	429d      	cmp	r5, r3
 8006c7a:	d100      	bne.n	8006c7e <__aeabi_dsub+0x1be>
 8006c7c:	e0b2      	b.n	8006de4 <__aeabi_dsub+0x324>
 8006c7e:	2101      	movs	r1, #1
 8006c80:	4b69      	ldr	r3, [pc, #420]	@ (8006e28 <__aeabi_dsub+0x368>)
 8006c82:	087a      	lsrs	r2, r7, #1
 8006c84:	401c      	ands	r4, r3
 8006c86:	4039      	ands	r1, r7
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	07e7      	lsls	r7, r4, #31
 8006c8c:	4317      	orrs	r7, r2
 8006c8e:	0864      	lsrs	r4, r4, #1
 8006c90:	e79e      	b.n	8006bd0 <__aeabi_dsub+0x110>
 8006c92:	4b66      	ldr	r3, [pc, #408]	@ (8006e2c <__aeabi_dsub+0x36c>)
 8006c94:	4311      	orrs	r1, r2
 8006c96:	468a      	mov	sl, r1
 8006c98:	18eb      	adds	r3, r5, r3
 8006c9a:	2900      	cmp	r1, #0
 8006c9c:	d028      	beq.n	8006cf0 <__aeabi_dsub+0x230>
 8006c9e:	4566      	cmp	r6, ip
 8006ca0:	d02c      	beq.n	8006cfc <__aeabi_dsub+0x23c>
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d05b      	beq.n	8006d5e <__aeabi_dsub+0x29e>
 8006ca6:	2d00      	cmp	r5, #0
 8006ca8:	d100      	bne.n	8006cac <__aeabi_dsub+0x1ec>
 8006caa:	e12c      	b.n	8006f06 <__aeabi_dsub+0x446>
 8006cac:	465b      	mov	r3, fp
 8006cae:	4666      	mov	r6, ip
 8006cb0:	075f      	lsls	r7, r3, #29
 8006cb2:	08d2      	lsrs	r2, r2, #3
 8006cb4:	4317      	orrs	r7, r2
 8006cb6:	08dd      	lsrs	r5, r3, #3
 8006cb8:	003b      	movs	r3, r7
 8006cba:	432b      	orrs	r3, r5
 8006cbc:	d100      	bne.n	8006cc0 <__aeabi_dsub+0x200>
 8006cbe:	e0e2      	b.n	8006e86 <__aeabi_dsub+0x3c6>
 8006cc0:	2480      	movs	r4, #128	@ 0x80
 8006cc2:	0324      	lsls	r4, r4, #12
 8006cc4:	432c      	orrs	r4, r5
 8006cc6:	0324      	lsls	r4, r4, #12
 8006cc8:	4d56      	ldr	r5, [pc, #344]	@ (8006e24 <__aeabi_dsub+0x364>)
 8006cca:	0b24      	lsrs	r4, r4, #12
 8006ccc:	e08c      	b.n	8006de8 <__aeabi_dsub+0x328>
 8006cce:	4659      	mov	r1, fp
 8006cd0:	4311      	orrs	r1, r2
 8006cd2:	d100      	bne.n	8006cd6 <__aeabi_dsub+0x216>
 8006cd4:	e0d5      	b.n	8006e82 <__aeabi_dsub+0x3c2>
 8006cd6:	1e59      	subs	r1, r3, #1
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d100      	bne.n	8006cde <__aeabi_dsub+0x21e>
 8006cdc:	e1b9      	b.n	8007052 <__aeabi_dsub+0x592>
 8006cde:	42bb      	cmp	r3, r7
 8006ce0:	d100      	bne.n	8006ce4 <__aeabi_dsub+0x224>
 8006ce2:	e1b1      	b.n	8007048 <__aeabi_dsub+0x588>
 8006ce4:	2701      	movs	r7, #1
 8006ce6:	000b      	movs	r3, r1
 8006ce8:	2938      	cmp	r1, #56	@ 0x38
 8006cea:	dd00      	ble.n	8006cee <__aeabi_dsub+0x22e>
 8006cec:	e740      	b.n	8006b70 <__aeabi_dsub+0xb0>
 8006cee:	e72a      	b.n	8006b46 <__aeabi_dsub+0x86>
 8006cf0:	4661      	mov	r1, ip
 8006cf2:	2701      	movs	r7, #1
 8006cf4:	4079      	eors	r1, r7
 8006cf6:	468c      	mov	ip, r1
 8006cf8:	4566      	cmp	r6, ip
 8006cfa:	d1d2      	bne.n	8006ca2 <__aeabi_dsub+0x1e2>
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d100      	bne.n	8006d02 <__aeabi_dsub+0x242>
 8006d00:	e0c5      	b.n	8006e8e <__aeabi_dsub+0x3ce>
 8006d02:	2d00      	cmp	r5, #0
 8006d04:	d000      	beq.n	8006d08 <__aeabi_dsub+0x248>
 8006d06:	e155      	b.n	8006fb4 <__aeabi_dsub+0x4f4>
 8006d08:	464b      	mov	r3, r9
 8006d0a:	0025      	movs	r5, r4
 8006d0c:	4305      	orrs	r5, r0
 8006d0e:	d100      	bne.n	8006d12 <__aeabi_dsub+0x252>
 8006d10:	e212      	b.n	8007138 <__aeabi_dsub+0x678>
 8006d12:	1e59      	subs	r1, r3, #1
 8006d14:	468c      	mov	ip, r1
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d100      	bne.n	8006d1c <__aeabi_dsub+0x25c>
 8006d1a:	e249      	b.n	80071b0 <__aeabi_dsub+0x6f0>
 8006d1c:	4d41      	ldr	r5, [pc, #260]	@ (8006e24 <__aeabi_dsub+0x364>)
 8006d1e:	42ab      	cmp	r3, r5
 8006d20:	d100      	bne.n	8006d24 <__aeabi_dsub+0x264>
 8006d22:	e28f      	b.n	8007244 <__aeabi_dsub+0x784>
 8006d24:	2701      	movs	r7, #1
 8006d26:	2938      	cmp	r1, #56	@ 0x38
 8006d28:	dc11      	bgt.n	8006d4e <__aeabi_dsub+0x28e>
 8006d2a:	4663      	mov	r3, ip
 8006d2c:	2b1f      	cmp	r3, #31
 8006d2e:	dd00      	ble.n	8006d32 <__aeabi_dsub+0x272>
 8006d30:	e25b      	b.n	80071ea <__aeabi_dsub+0x72a>
 8006d32:	4661      	mov	r1, ip
 8006d34:	2320      	movs	r3, #32
 8006d36:	0027      	movs	r7, r4
 8006d38:	1a5b      	subs	r3, r3, r1
 8006d3a:	0005      	movs	r5, r0
 8006d3c:	4098      	lsls	r0, r3
 8006d3e:	409f      	lsls	r7, r3
 8006d40:	40cd      	lsrs	r5, r1
 8006d42:	1e43      	subs	r3, r0, #1
 8006d44:	4198      	sbcs	r0, r3
 8006d46:	40cc      	lsrs	r4, r1
 8006d48:	432f      	orrs	r7, r5
 8006d4a:	4307      	orrs	r7, r0
 8006d4c:	44a3      	add	fp, r4
 8006d4e:	18bf      	adds	r7, r7, r2
 8006d50:	4297      	cmp	r7, r2
 8006d52:	4192      	sbcs	r2, r2
 8006d54:	4252      	negs	r2, r2
 8006d56:	445a      	add	r2, fp
 8006d58:	0014      	movs	r4, r2
 8006d5a:	464d      	mov	r5, r9
 8006d5c:	e787      	b.n	8006c6e <__aeabi_dsub+0x1ae>
 8006d5e:	4f34      	ldr	r7, [pc, #208]	@ (8006e30 <__aeabi_dsub+0x370>)
 8006d60:	1c6b      	adds	r3, r5, #1
 8006d62:	423b      	tst	r3, r7
 8006d64:	d000      	beq.n	8006d68 <__aeabi_dsub+0x2a8>
 8006d66:	e0b6      	b.n	8006ed6 <__aeabi_dsub+0x416>
 8006d68:	4659      	mov	r1, fp
 8006d6a:	0023      	movs	r3, r4
 8006d6c:	4311      	orrs	r1, r2
 8006d6e:	000f      	movs	r7, r1
 8006d70:	4303      	orrs	r3, r0
 8006d72:	2d00      	cmp	r5, #0
 8006d74:	d000      	beq.n	8006d78 <__aeabi_dsub+0x2b8>
 8006d76:	e126      	b.n	8006fc6 <__aeabi_dsub+0x506>
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d100      	bne.n	8006d7e <__aeabi_dsub+0x2be>
 8006d7c:	e1c0      	b.n	8007100 <__aeabi_dsub+0x640>
 8006d7e:	2900      	cmp	r1, #0
 8006d80:	d100      	bne.n	8006d84 <__aeabi_dsub+0x2c4>
 8006d82:	e0a1      	b.n	8006ec8 <__aeabi_dsub+0x408>
 8006d84:	1a83      	subs	r3, r0, r2
 8006d86:	4698      	mov	r8, r3
 8006d88:	465b      	mov	r3, fp
 8006d8a:	4540      	cmp	r0, r8
 8006d8c:	41ad      	sbcs	r5, r5
 8006d8e:	1ae3      	subs	r3, r4, r3
 8006d90:	426d      	negs	r5, r5
 8006d92:	1b5b      	subs	r3, r3, r5
 8006d94:	2580      	movs	r5, #128	@ 0x80
 8006d96:	042d      	lsls	r5, r5, #16
 8006d98:	422b      	tst	r3, r5
 8006d9a:	d100      	bne.n	8006d9e <__aeabi_dsub+0x2de>
 8006d9c:	e14b      	b.n	8007036 <__aeabi_dsub+0x576>
 8006d9e:	465b      	mov	r3, fp
 8006da0:	1a10      	subs	r0, r2, r0
 8006da2:	4282      	cmp	r2, r0
 8006da4:	4192      	sbcs	r2, r2
 8006da6:	1b1c      	subs	r4, r3, r4
 8006da8:	0007      	movs	r7, r0
 8006daa:	2601      	movs	r6, #1
 8006dac:	4663      	mov	r3, ip
 8006dae:	4252      	negs	r2, r2
 8006db0:	1aa4      	subs	r4, r4, r2
 8006db2:	4327      	orrs	r7, r4
 8006db4:	401e      	ands	r6, r3
 8006db6:	2f00      	cmp	r7, #0
 8006db8:	d100      	bne.n	8006dbc <__aeabi_dsub+0x2fc>
 8006dba:	e142      	b.n	8007042 <__aeabi_dsub+0x582>
 8006dbc:	422c      	tst	r4, r5
 8006dbe:	d100      	bne.n	8006dc2 <__aeabi_dsub+0x302>
 8006dc0:	e26d      	b.n	800729e <__aeabi_dsub+0x7de>
 8006dc2:	4b19      	ldr	r3, [pc, #100]	@ (8006e28 <__aeabi_dsub+0x368>)
 8006dc4:	2501      	movs	r5, #1
 8006dc6:	401c      	ands	r4, r3
 8006dc8:	e71b      	b.n	8006c02 <__aeabi_dsub+0x142>
 8006dca:	42bd      	cmp	r5, r7
 8006dcc:	d100      	bne.n	8006dd0 <__aeabi_dsub+0x310>
 8006dce:	e13b      	b.n	8007048 <__aeabi_dsub+0x588>
 8006dd0:	2701      	movs	r7, #1
 8006dd2:	2b38      	cmp	r3, #56	@ 0x38
 8006dd4:	dd00      	ble.n	8006dd8 <__aeabi_dsub+0x318>
 8006dd6:	e745      	b.n	8006c64 <__aeabi_dsub+0x1a4>
 8006dd8:	2780      	movs	r7, #128	@ 0x80
 8006dda:	4659      	mov	r1, fp
 8006ddc:	043f      	lsls	r7, r7, #16
 8006dde:	4339      	orrs	r1, r7
 8006de0:	468b      	mov	fp, r1
 8006de2:	e72a      	b.n	8006c3a <__aeabi_dsub+0x17a>
 8006de4:	2400      	movs	r4, #0
 8006de6:	2700      	movs	r7, #0
 8006de8:	052d      	lsls	r5, r5, #20
 8006dea:	4325      	orrs	r5, r4
 8006dec:	07f6      	lsls	r6, r6, #31
 8006dee:	4335      	orrs	r5, r6
 8006df0:	0038      	movs	r0, r7
 8006df2:	0029      	movs	r1, r5
 8006df4:	b003      	add	sp, #12
 8006df6:	bcf0      	pop	{r4, r5, r6, r7}
 8006df8:	46bb      	mov	fp, r7
 8006dfa:	46b2      	mov	sl, r6
 8006dfc:	46a9      	mov	r9, r5
 8006dfe:	46a0      	mov	r8, r4
 8006e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e02:	077b      	lsls	r3, r7, #29
 8006e04:	d004      	beq.n	8006e10 <__aeabi_dsub+0x350>
 8006e06:	230f      	movs	r3, #15
 8006e08:	403b      	ands	r3, r7
 8006e0a:	2b04      	cmp	r3, #4
 8006e0c:	d000      	beq.n	8006e10 <__aeabi_dsub+0x350>
 8006e0e:	e6e7      	b.n	8006be0 <__aeabi_dsub+0x120>
 8006e10:	002b      	movs	r3, r5
 8006e12:	08f8      	lsrs	r0, r7, #3
 8006e14:	4a03      	ldr	r2, [pc, #12]	@ (8006e24 <__aeabi_dsub+0x364>)
 8006e16:	0767      	lsls	r7, r4, #29
 8006e18:	4307      	orrs	r7, r0
 8006e1a:	08e5      	lsrs	r5, r4, #3
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d100      	bne.n	8006e22 <__aeabi_dsub+0x362>
 8006e20:	e74a      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 8006e22:	e0a5      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 8006e24:	000007ff 	.word	0x000007ff
 8006e28:	ff7fffff 	.word	0xff7fffff
 8006e2c:	fffff801 	.word	0xfffff801
 8006e30:	000007fe 	.word	0x000007fe
 8006e34:	0038      	movs	r0, r7
 8006e36:	f000 fb19 	bl	800746c <__clzsi2>
 8006e3a:	0003      	movs	r3, r0
 8006e3c:	3318      	adds	r3, #24
 8006e3e:	2b1f      	cmp	r3, #31
 8006e40:	dc00      	bgt.n	8006e44 <__aeabi_dsub+0x384>
 8006e42:	e6a7      	b.n	8006b94 <__aeabi_dsub+0xd4>
 8006e44:	003a      	movs	r2, r7
 8006e46:	3808      	subs	r0, #8
 8006e48:	4082      	lsls	r2, r0
 8006e4a:	429d      	cmp	r5, r3
 8006e4c:	dd00      	ble.n	8006e50 <__aeabi_dsub+0x390>
 8006e4e:	e08a      	b.n	8006f66 <__aeabi_dsub+0x4a6>
 8006e50:	1b5b      	subs	r3, r3, r5
 8006e52:	1c58      	adds	r0, r3, #1
 8006e54:	281f      	cmp	r0, #31
 8006e56:	dc00      	bgt.n	8006e5a <__aeabi_dsub+0x39a>
 8006e58:	e1d8      	b.n	800720c <__aeabi_dsub+0x74c>
 8006e5a:	0017      	movs	r7, r2
 8006e5c:	3b1f      	subs	r3, #31
 8006e5e:	40df      	lsrs	r7, r3
 8006e60:	2820      	cmp	r0, #32
 8006e62:	d005      	beq.n	8006e70 <__aeabi_dsub+0x3b0>
 8006e64:	2340      	movs	r3, #64	@ 0x40
 8006e66:	1a1b      	subs	r3, r3, r0
 8006e68:	409a      	lsls	r2, r3
 8006e6a:	1e53      	subs	r3, r2, #1
 8006e6c:	419a      	sbcs	r2, r3
 8006e6e:	4317      	orrs	r7, r2
 8006e70:	2500      	movs	r5, #0
 8006e72:	2f00      	cmp	r7, #0
 8006e74:	d100      	bne.n	8006e78 <__aeabi_dsub+0x3b8>
 8006e76:	e0e5      	b.n	8007044 <__aeabi_dsub+0x584>
 8006e78:	077b      	lsls	r3, r7, #29
 8006e7a:	d000      	beq.n	8006e7e <__aeabi_dsub+0x3be>
 8006e7c:	e6ab      	b.n	8006bd6 <__aeabi_dsub+0x116>
 8006e7e:	002c      	movs	r4, r5
 8006e80:	e7c6      	b.n	8006e10 <__aeabi_dsub+0x350>
 8006e82:	08c0      	lsrs	r0, r0, #3
 8006e84:	e7c6      	b.n	8006e14 <__aeabi_dsub+0x354>
 8006e86:	2700      	movs	r7, #0
 8006e88:	2400      	movs	r4, #0
 8006e8a:	4dd1      	ldr	r5, [pc, #836]	@ (80071d0 <__aeabi_dsub+0x710>)
 8006e8c:	e7ac      	b.n	8006de8 <__aeabi_dsub+0x328>
 8006e8e:	4fd1      	ldr	r7, [pc, #836]	@ (80071d4 <__aeabi_dsub+0x714>)
 8006e90:	1c6b      	adds	r3, r5, #1
 8006e92:	423b      	tst	r3, r7
 8006e94:	d171      	bne.n	8006f7a <__aeabi_dsub+0x4ba>
 8006e96:	0023      	movs	r3, r4
 8006e98:	4303      	orrs	r3, r0
 8006e9a:	2d00      	cmp	r5, #0
 8006e9c:	d000      	beq.n	8006ea0 <__aeabi_dsub+0x3e0>
 8006e9e:	e14e      	b.n	800713e <__aeabi_dsub+0x67e>
 8006ea0:	4657      	mov	r7, sl
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d100      	bne.n	8006ea8 <__aeabi_dsub+0x3e8>
 8006ea6:	e1b5      	b.n	8007214 <__aeabi_dsub+0x754>
 8006ea8:	2f00      	cmp	r7, #0
 8006eaa:	d00d      	beq.n	8006ec8 <__aeabi_dsub+0x408>
 8006eac:	1883      	adds	r3, r0, r2
 8006eae:	4283      	cmp	r3, r0
 8006eb0:	4180      	sbcs	r0, r0
 8006eb2:	445c      	add	r4, fp
 8006eb4:	4240      	negs	r0, r0
 8006eb6:	1824      	adds	r4, r4, r0
 8006eb8:	0222      	lsls	r2, r4, #8
 8006eba:	d500      	bpl.n	8006ebe <__aeabi_dsub+0x3fe>
 8006ebc:	e1c8      	b.n	8007250 <__aeabi_dsub+0x790>
 8006ebe:	001f      	movs	r7, r3
 8006ec0:	4698      	mov	r8, r3
 8006ec2:	4327      	orrs	r7, r4
 8006ec4:	d100      	bne.n	8006ec8 <__aeabi_dsub+0x408>
 8006ec6:	e0bc      	b.n	8007042 <__aeabi_dsub+0x582>
 8006ec8:	4643      	mov	r3, r8
 8006eca:	0767      	lsls	r7, r4, #29
 8006ecc:	08db      	lsrs	r3, r3, #3
 8006ece:	431f      	orrs	r7, r3
 8006ed0:	08e5      	lsrs	r5, r4, #3
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	e04c      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 8006ed6:	1a83      	subs	r3, r0, r2
 8006ed8:	4698      	mov	r8, r3
 8006eda:	465b      	mov	r3, fp
 8006edc:	4540      	cmp	r0, r8
 8006ede:	41bf      	sbcs	r7, r7
 8006ee0:	1ae3      	subs	r3, r4, r3
 8006ee2:	427f      	negs	r7, r7
 8006ee4:	1bdb      	subs	r3, r3, r7
 8006ee6:	021f      	lsls	r7, r3, #8
 8006ee8:	d47c      	bmi.n	8006fe4 <__aeabi_dsub+0x524>
 8006eea:	4647      	mov	r7, r8
 8006eec:	431f      	orrs	r7, r3
 8006eee:	d100      	bne.n	8006ef2 <__aeabi_dsub+0x432>
 8006ef0:	e0a6      	b.n	8007040 <__aeabi_dsub+0x580>
 8006ef2:	001c      	movs	r4, r3
 8006ef4:	4647      	mov	r7, r8
 8006ef6:	e645      	b.n	8006b84 <__aeabi_dsub+0xc4>
 8006ef8:	4cb7      	ldr	r4, [pc, #732]	@ (80071d8 <__aeabi_dsub+0x718>)
 8006efa:	1aed      	subs	r5, r5, r3
 8006efc:	4014      	ands	r4, r2
 8006efe:	077b      	lsls	r3, r7, #29
 8006f00:	d000      	beq.n	8006f04 <__aeabi_dsub+0x444>
 8006f02:	e780      	b.n	8006e06 <__aeabi_dsub+0x346>
 8006f04:	e784      	b.n	8006e10 <__aeabi_dsub+0x350>
 8006f06:	464b      	mov	r3, r9
 8006f08:	0025      	movs	r5, r4
 8006f0a:	4305      	orrs	r5, r0
 8006f0c:	d066      	beq.n	8006fdc <__aeabi_dsub+0x51c>
 8006f0e:	1e5f      	subs	r7, r3, #1
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d100      	bne.n	8006f16 <__aeabi_dsub+0x456>
 8006f14:	e0fc      	b.n	8007110 <__aeabi_dsub+0x650>
 8006f16:	4dae      	ldr	r5, [pc, #696]	@ (80071d0 <__aeabi_dsub+0x710>)
 8006f18:	42ab      	cmp	r3, r5
 8006f1a:	d100      	bne.n	8006f1e <__aeabi_dsub+0x45e>
 8006f1c:	e15e      	b.n	80071dc <__aeabi_dsub+0x71c>
 8006f1e:	4666      	mov	r6, ip
 8006f20:	2f38      	cmp	r7, #56	@ 0x38
 8006f22:	dc00      	bgt.n	8006f26 <__aeabi_dsub+0x466>
 8006f24:	e0b4      	b.n	8007090 <__aeabi_dsub+0x5d0>
 8006f26:	2001      	movs	r0, #1
 8006f28:	1a17      	subs	r7, r2, r0
 8006f2a:	42ba      	cmp	r2, r7
 8006f2c:	4192      	sbcs	r2, r2
 8006f2e:	465b      	mov	r3, fp
 8006f30:	4252      	negs	r2, r2
 8006f32:	464d      	mov	r5, r9
 8006f34:	1a9c      	subs	r4, r3, r2
 8006f36:	e620      	b.n	8006b7a <__aeabi_dsub+0xba>
 8006f38:	0767      	lsls	r7, r4, #29
 8006f3a:	08c0      	lsrs	r0, r0, #3
 8006f3c:	4307      	orrs	r7, r0
 8006f3e:	08e5      	lsrs	r5, r4, #3
 8006f40:	e6ba      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 8006f42:	001f      	movs	r7, r3
 8006f44:	4659      	mov	r1, fp
 8006f46:	3f20      	subs	r7, #32
 8006f48:	40f9      	lsrs	r1, r7
 8006f4a:	000f      	movs	r7, r1
 8006f4c:	2b20      	cmp	r3, #32
 8006f4e:	d005      	beq.n	8006f5c <__aeabi_dsub+0x49c>
 8006f50:	2140      	movs	r1, #64	@ 0x40
 8006f52:	1acb      	subs	r3, r1, r3
 8006f54:	4659      	mov	r1, fp
 8006f56:	4099      	lsls	r1, r3
 8006f58:	430a      	orrs	r2, r1
 8006f5a:	4692      	mov	sl, r2
 8006f5c:	4653      	mov	r3, sl
 8006f5e:	1e5a      	subs	r2, r3, #1
 8006f60:	4193      	sbcs	r3, r2
 8006f62:	431f      	orrs	r7, r3
 8006f64:	e604      	b.n	8006b70 <__aeabi_dsub+0xb0>
 8006f66:	1aeb      	subs	r3, r5, r3
 8006f68:	4d9b      	ldr	r5, [pc, #620]	@ (80071d8 <__aeabi_dsub+0x718>)
 8006f6a:	4015      	ands	r5, r2
 8006f6c:	076f      	lsls	r7, r5, #29
 8006f6e:	08ed      	lsrs	r5, r5, #3
 8006f70:	032c      	lsls	r4, r5, #12
 8006f72:	055d      	lsls	r5, r3, #21
 8006f74:	0b24      	lsrs	r4, r4, #12
 8006f76:	0d6d      	lsrs	r5, r5, #21
 8006f78:	e736      	b.n	8006de8 <__aeabi_dsub+0x328>
 8006f7a:	4d95      	ldr	r5, [pc, #596]	@ (80071d0 <__aeabi_dsub+0x710>)
 8006f7c:	42ab      	cmp	r3, r5
 8006f7e:	d100      	bne.n	8006f82 <__aeabi_dsub+0x4c2>
 8006f80:	e0d6      	b.n	8007130 <__aeabi_dsub+0x670>
 8006f82:	1882      	adds	r2, r0, r2
 8006f84:	0021      	movs	r1, r4
 8006f86:	4282      	cmp	r2, r0
 8006f88:	4180      	sbcs	r0, r0
 8006f8a:	4459      	add	r1, fp
 8006f8c:	4240      	negs	r0, r0
 8006f8e:	1808      	adds	r0, r1, r0
 8006f90:	07c7      	lsls	r7, r0, #31
 8006f92:	0852      	lsrs	r2, r2, #1
 8006f94:	4317      	orrs	r7, r2
 8006f96:	0844      	lsrs	r4, r0, #1
 8006f98:	0752      	lsls	r2, r2, #29
 8006f9a:	d400      	bmi.n	8006f9e <__aeabi_dsub+0x4de>
 8006f9c:	e185      	b.n	80072aa <__aeabi_dsub+0x7ea>
 8006f9e:	220f      	movs	r2, #15
 8006fa0:	001d      	movs	r5, r3
 8006fa2:	403a      	ands	r2, r7
 8006fa4:	2a04      	cmp	r2, #4
 8006fa6:	d000      	beq.n	8006faa <__aeabi_dsub+0x4ea>
 8006fa8:	e61a      	b.n	8006be0 <__aeabi_dsub+0x120>
 8006faa:	08ff      	lsrs	r7, r7, #3
 8006fac:	0764      	lsls	r4, r4, #29
 8006fae:	4327      	orrs	r7, r4
 8006fb0:	0905      	lsrs	r5, r0, #4
 8006fb2:	e7dd      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 8006fb4:	465b      	mov	r3, fp
 8006fb6:	08d2      	lsrs	r2, r2, #3
 8006fb8:	075f      	lsls	r7, r3, #29
 8006fba:	4317      	orrs	r7, r2
 8006fbc:	08dd      	lsrs	r5, r3, #3
 8006fbe:	e67b      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 8006fc0:	2700      	movs	r7, #0
 8006fc2:	2400      	movs	r4, #0
 8006fc4:	e710      	b.n	8006de8 <__aeabi_dsub+0x328>
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d000      	beq.n	8006fcc <__aeabi_dsub+0x50c>
 8006fca:	e0d6      	b.n	800717a <__aeabi_dsub+0x6ba>
 8006fcc:	2900      	cmp	r1, #0
 8006fce:	d000      	beq.n	8006fd2 <__aeabi_dsub+0x512>
 8006fd0:	e12f      	b.n	8007232 <__aeabi_dsub+0x772>
 8006fd2:	2480      	movs	r4, #128	@ 0x80
 8006fd4:	2600      	movs	r6, #0
 8006fd6:	4d7e      	ldr	r5, [pc, #504]	@ (80071d0 <__aeabi_dsub+0x710>)
 8006fd8:	0324      	lsls	r4, r4, #12
 8006fda:	e705      	b.n	8006de8 <__aeabi_dsub+0x328>
 8006fdc:	4666      	mov	r6, ip
 8006fde:	465c      	mov	r4, fp
 8006fe0:	08d0      	lsrs	r0, r2, #3
 8006fe2:	e717      	b.n	8006e14 <__aeabi_dsub+0x354>
 8006fe4:	465b      	mov	r3, fp
 8006fe6:	1a17      	subs	r7, r2, r0
 8006fe8:	42ba      	cmp	r2, r7
 8006fea:	4192      	sbcs	r2, r2
 8006fec:	1b1c      	subs	r4, r3, r4
 8006fee:	2601      	movs	r6, #1
 8006ff0:	4663      	mov	r3, ip
 8006ff2:	4252      	negs	r2, r2
 8006ff4:	1aa4      	subs	r4, r4, r2
 8006ff6:	401e      	ands	r6, r3
 8006ff8:	e5c4      	b.n	8006b84 <__aeabi_dsub+0xc4>
 8006ffa:	1883      	adds	r3, r0, r2
 8006ffc:	4283      	cmp	r3, r0
 8006ffe:	4180      	sbcs	r0, r0
 8007000:	445c      	add	r4, fp
 8007002:	4240      	negs	r0, r0
 8007004:	1825      	adds	r5, r4, r0
 8007006:	022a      	lsls	r2, r5, #8
 8007008:	d400      	bmi.n	800700c <__aeabi_dsub+0x54c>
 800700a:	e0da      	b.n	80071c2 <__aeabi_dsub+0x702>
 800700c:	4a72      	ldr	r2, [pc, #456]	@ (80071d8 <__aeabi_dsub+0x718>)
 800700e:	085b      	lsrs	r3, r3, #1
 8007010:	4015      	ands	r5, r2
 8007012:	07ea      	lsls	r2, r5, #31
 8007014:	431a      	orrs	r2, r3
 8007016:	0869      	lsrs	r1, r5, #1
 8007018:	075b      	lsls	r3, r3, #29
 800701a:	d400      	bmi.n	800701e <__aeabi_dsub+0x55e>
 800701c:	e14a      	b.n	80072b4 <__aeabi_dsub+0x7f4>
 800701e:	230f      	movs	r3, #15
 8007020:	4013      	ands	r3, r2
 8007022:	2b04      	cmp	r3, #4
 8007024:	d100      	bne.n	8007028 <__aeabi_dsub+0x568>
 8007026:	e0fc      	b.n	8007222 <__aeabi_dsub+0x762>
 8007028:	1d17      	adds	r7, r2, #4
 800702a:	4297      	cmp	r7, r2
 800702c:	41a4      	sbcs	r4, r4
 800702e:	4264      	negs	r4, r4
 8007030:	2502      	movs	r5, #2
 8007032:	1864      	adds	r4, r4, r1
 8007034:	e6ec      	b.n	8006e10 <__aeabi_dsub+0x350>
 8007036:	4647      	mov	r7, r8
 8007038:	001c      	movs	r4, r3
 800703a:	431f      	orrs	r7, r3
 800703c:	d000      	beq.n	8007040 <__aeabi_dsub+0x580>
 800703e:	e743      	b.n	8006ec8 <__aeabi_dsub+0x408>
 8007040:	2600      	movs	r6, #0
 8007042:	2500      	movs	r5, #0
 8007044:	2400      	movs	r4, #0
 8007046:	e6cf      	b.n	8006de8 <__aeabi_dsub+0x328>
 8007048:	08c0      	lsrs	r0, r0, #3
 800704a:	0767      	lsls	r7, r4, #29
 800704c:	4307      	orrs	r7, r0
 800704e:	08e5      	lsrs	r5, r4, #3
 8007050:	e632      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 8007052:	1a87      	subs	r7, r0, r2
 8007054:	465b      	mov	r3, fp
 8007056:	42b8      	cmp	r0, r7
 8007058:	4180      	sbcs	r0, r0
 800705a:	1ae4      	subs	r4, r4, r3
 800705c:	4240      	negs	r0, r0
 800705e:	1a24      	subs	r4, r4, r0
 8007060:	0223      	lsls	r3, r4, #8
 8007062:	d428      	bmi.n	80070b6 <__aeabi_dsub+0x5f6>
 8007064:	0763      	lsls	r3, r4, #29
 8007066:	08ff      	lsrs	r7, r7, #3
 8007068:	431f      	orrs	r7, r3
 800706a:	08e5      	lsrs	r5, r4, #3
 800706c:	2301      	movs	r3, #1
 800706e:	e77f      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 8007070:	2b00      	cmp	r3, #0
 8007072:	d100      	bne.n	8007076 <__aeabi_dsub+0x5b6>
 8007074:	e673      	b.n	8006d5e <__aeabi_dsub+0x29e>
 8007076:	464b      	mov	r3, r9
 8007078:	1b5f      	subs	r7, r3, r5
 800707a:	003b      	movs	r3, r7
 800707c:	2d00      	cmp	r5, #0
 800707e:	d100      	bne.n	8007082 <__aeabi_dsub+0x5c2>
 8007080:	e742      	b.n	8006f08 <__aeabi_dsub+0x448>
 8007082:	2f38      	cmp	r7, #56	@ 0x38
 8007084:	dd00      	ble.n	8007088 <__aeabi_dsub+0x5c8>
 8007086:	e0ec      	b.n	8007262 <__aeabi_dsub+0x7a2>
 8007088:	2380      	movs	r3, #128	@ 0x80
 800708a:	000e      	movs	r6, r1
 800708c:	041b      	lsls	r3, r3, #16
 800708e:	431c      	orrs	r4, r3
 8007090:	2f1f      	cmp	r7, #31
 8007092:	dc25      	bgt.n	80070e0 <__aeabi_dsub+0x620>
 8007094:	2520      	movs	r5, #32
 8007096:	0023      	movs	r3, r4
 8007098:	1bed      	subs	r5, r5, r7
 800709a:	0001      	movs	r1, r0
 800709c:	40a8      	lsls	r0, r5
 800709e:	40ab      	lsls	r3, r5
 80070a0:	40f9      	lsrs	r1, r7
 80070a2:	1e45      	subs	r5, r0, #1
 80070a4:	41a8      	sbcs	r0, r5
 80070a6:	430b      	orrs	r3, r1
 80070a8:	40fc      	lsrs	r4, r7
 80070aa:	4318      	orrs	r0, r3
 80070ac:	465b      	mov	r3, fp
 80070ae:	1b1b      	subs	r3, r3, r4
 80070b0:	469b      	mov	fp, r3
 80070b2:	e739      	b.n	8006f28 <__aeabi_dsub+0x468>
 80070b4:	4666      	mov	r6, ip
 80070b6:	2501      	movs	r5, #1
 80070b8:	e562      	b.n	8006b80 <__aeabi_dsub+0xc0>
 80070ba:	001f      	movs	r7, r3
 80070bc:	4659      	mov	r1, fp
 80070be:	3f20      	subs	r7, #32
 80070c0:	40f9      	lsrs	r1, r7
 80070c2:	468c      	mov	ip, r1
 80070c4:	2b20      	cmp	r3, #32
 80070c6:	d005      	beq.n	80070d4 <__aeabi_dsub+0x614>
 80070c8:	2740      	movs	r7, #64	@ 0x40
 80070ca:	4659      	mov	r1, fp
 80070cc:	1afb      	subs	r3, r7, r3
 80070ce:	4099      	lsls	r1, r3
 80070d0:	430a      	orrs	r2, r1
 80070d2:	4692      	mov	sl, r2
 80070d4:	4657      	mov	r7, sl
 80070d6:	1e7b      	subs	r3, r7, #1
 80070d8:	419f      	sbcs	r7, r3
 80070da:	4663      	mov	r3, ip
 80070dc:	431f      	orrs	r7, r3
 80070de:	e5c1      	b.n	8006c64 <__aeabi_dsub+0x1a4>
 80070e0:	003b      	movs	r3, r7
 80070e2:	0025      	movs	r5, r4
 80070e4:	3b20      	subs	r3, #32
 80070e6:	40dd      	lsrs	r5, r3
 80070e8:	2f20      	cmp	r7, #32
 80070ea:	d004      	beq.n	80070f6 <__aeabi_dsub+0x636>
 80070ec:	2340      	movs	r3, #64	@ 0x40
 80070ee:	1bdb      	subs	r3, r3, r7
 80070f0:	409c      	lsls	r4, r3
 80070f2:	4320      	orrs	r0, r4
 80070f4:	4680      	mov	r8, r0
 80070f6:	4640      	mov	r0, r8
 80070f8:	1e43      	subs	r3, r0, #1
 80070fa:	4198      	sbcs	r0, r3
 80070fc:	4328      	orrs	r0, r5
 80070fe:	e713      	b.n	8006f28 <__aeabi_dsub+0x468>
 8007100:	2900      	cmp	r1, #0
 8007102:	d09d      	beq.n	8007040 <__aeabi_dsub+0x580>
 8007104:	2601      	movs	r6, #1
 8007106:	4663      	mov	r3, ip
 8007108:	465c      	mov	r4, fp
 800710a:	4690      	mov	r8, r2
 800710c:	401e      	ands	r6, r3
 800710e:	e6db      	b.n	8006ec8 <__aeabi_dsub+0x408>
 8007110:	1a17      	subs	r7, r2, r0
 8007112:	465b      	mov	r3, fp
 8007114:	42ba      	cmp	r2, r7
 8007116:	4192      	sbcs	r2, r2
 8007118:	1b1c      	subs	r4, r3, r4
 800711a:	4252      	negs	r2, r2
 800711c:	1aa4      	subs	r4, r4, r2
 800711e:	0223      	lsls	r3, r4, #8
 8007120:	d4c8      	bmi.n	80070b4 <__aeabi_dsub+0x5f4>
 8007122:	0763      	lsls	r3, r4, #29
 8007124:	08ff      	lsrs	r7, r7, #3
 8007126:	431f      	orrs	r7, r3
 8007128:	4666      	mov	r6, ip
 800712a:	2301      	movs	r3, #1
 800712c:	08e5      	lsrs	r5, r4, #3
 800712e:	e71f      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 8007130:	001d      	movs	r5, r3
 8007132:	2400      	movs	r4, #0
 8007134:	2700      	movs	r7, #0
 8007136:	e657      	b.n	8006de8 <__aeabi_dsub+0x328>
 8007138:	465c      	mov	r4, fp
 800713a:	08d0      	lsrs	r0, r2, #3
 800713c:	e66a      	b.n	8006e14 <__aeabi_dsub+0x354>
 800713e:	2b00      	cmp	r3, #0
 8007140:	d100      	bne.n	8007144 <__aeabi_dsub+0x684>
 8007142:	e737      	b.n	8006fb4 <__aeabi_dsub+0x4f4>
 8007144:	4653      	mov	r3, sl
 8007146:	08c0      	lsrs	r0, r0, #3
 8007148:	0767      	lsls	r7, r4, #29
 800714a:	4307      	orrs	r7, r0
 800714c:	08e5      	lsrs	r5, r4, #3
 800714e:	2b00      	cmp	r3, #0
 8007150:	d100      	bne.n	8007154 <__aeabi_dsub+0x694>
 8007152:	e5b1      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 8007154:	2380      	movs	r3, #128	@ 0x80
 8007156:	031b      	lsls	r3, r3, #12
 8007158:	421d      	tst	r5, r3
 800715a:	d008      	beq.n	800716e <__aeabi_dsub+0x6ae>
 800715c:	4659      	mov	r1, fp
 800715e:	08c8      	lsrs	r0, r1, #3
 8007160:	4218      	tst	r0, r3
 8007162:	d104      	bne.n	800716e <__aeabi_dsub+0x6ae>
 8007164:	08d2      	lsrs	r2, r2, #3
 8007166:	0749      	lsls	r1, r1, #29
 8007168:	430a      	orrs	r2, r1
 800716a:	0017      	movs	r7, r2
 800716c:	0005      	movs	r5, r0
 800716e:	0f7b      	lsrs	r3, r7, #29
 8007170:	00ff      	lsls	r7, r7, #3
 8007172:	08ff      	lsrs	r7, r7, #3
 8007174:	075b      	lsls	r3, r3, #29
 8007176:	431f      	orrs	r7, r3
 8007178:	e59e      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 800717a:	08c0      	lsrs	r0, r0, #3
 800717c:	0763      	lsls	r3, r4, #29
 800717e:	4318      	orrs	r0, r3
 8007180:	08e5      	lsrs	r5, r4, #3
 8007182:	2900      	cmp	r1, #0
 8007184:	d053      	beq.n	800722e <__aeabi_dsub+0x76e>
 8007186:	2380      	movs	r3, #128	@ 0x80
 8007188:	031b      	lsls	r3, r3, #12
 800718a:	421d      	tst	r5, r3
 800718c:	d00a      	beq.n	80071a4 <__aeabi_dsub+0x6e4>
 800718e:	4659      	mov	r1, fp
 8007190:	08cc      	lsrs	r4, r1, #3
 8007192:	421c      	tst	r4, r3
 8007194:	d106      	bne.n	80071a4 <__aeabi_dsub+0x6e4>
 8007196:	2601      	movs	r6, #1
 8007198:	4663      	mov	r3, ip
 800719a:	0025      	movs	r5, r4
 800719c:	08d0      	lsrs	r0, r2, #3
 800719e:	0749      	lsls	r1, r1, #29
 80071a0:	4308      	orrs	r0, r1
 80071a2:	401e      	ands	r6, r3
 80071a4:	0f47      	lsrs	r7, r0, #29
 80071a6:	00c0      	lsls	r0, r0, #3
 80071a8:	08c0      	lsrs	r0, r0, #3
 80071aa:	077f      	lsls	r7, r7, #29
 80071ac:	4307      	orrs	r7, r0
 80071ae:	e583      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 80071b0:	1883      	adds	r3, r0, r2
 80071b2:	4293      	cmp	r3, r2
 80071b4:	4192      	sbcs	r2, r2
 80071b6:	445c      	add	r4, fp
 80071b8:	4252      	negs	r2, r2
 80071ba:	18a5      	adds	r5, r4, r2
 80071bc:	022a      	lsls	r2, r5, #8
 80071be:	d500      	bpl.n	80071c2 <__aeabi_dsub+0x702>
 80071c0:	e724      	b.n	800700c <__aeabi_dsub+0x54c>
 80071c2:	076f      	lsls	r7, r5, #29
 80071c4:	08db      	lsrs	r3, r3, #3
 80071c6:	431f      	orrs	r7, r3
 80071c8:	08ed      	lsrs	r5, r5, #3
 80071ca:	2301      	movs	r3, #1
 80071cc:	e6d0      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 80071ce:	46c0      	nop			@ (mov r8, r8)
 80071d0:	000007ff 	.word	0x000007ff
 80071d4:	000007fe 	.word	0x000007fe
 80071d8:	ff7fffff 	.word	0xff7fffff
 80071dc:	465b      	mov	r3, fp
 80071de:	08d2      	lsrs	r2, r2, #3
 80071e0:	075f      	lsls	r7, r3, #29
 80071e2:	4666      	mov	r6, ip
 80071e4:	4317      	orrs	r7, r2
 80071e6:	08dd      	lsrs	r5, r3, #3
 80071e8:	e566      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 80071ea:	0025      	movs	r5, r4
 80071ec:	3b20      	subs	r3, #32
 80071ee:	40dd      	lsrs	r5, r3
 80071f0:	4663      	mov	r3, ip
 80071f2:	2b20      	cmp	r3, #32
 80071f4:	d005      	beq.n	8007202 <__aeabi_dsub+0x742>
 80071f6:	2340      	movs	r3, #64	@ 0x40
 80071f8:	4661      	mov	r1, ip
 80071fa:	1a5b      	subs	r3, r3, r1
 80071fc:	409c      	lsls	r4, r3
 80071fe:	4320      	orrs	r0, r4
 8007200:	4680      	mov	r8, r0
 8007202:	4647      	mov	r7, r8
 8007204:	1e7b      	subs	r3, r7, #1
 8007206:	419f      	sbcs	r7, r3
 8007208:	432f      	orrs	r7, r5
 800720a:	e5a0      	b.n	8006d4e <__aeabi_dsub+0x28e>
 800720c:	2120      	movs	r1, #32
 800720e:	2700      	movs	r7, #0
 8007210:	1a09      	subs	r1, r1, r0
 8007212:	e4d2      	b.n	8006bba <__aeabi_dsub+0xfa>
 8007214:	2f00      	cmp	r7, #0
 8007216:	d100      	bne.n	800721a <__aeabi_dsub+0x75a>
 8007218:	e713      	b.n	8007042 <__aeabi_dsub+0x582>
 800721a:	465c      	mov	r4, fp
 800721c:	0017      	movs	r7, r2
 800721e:	2500      	movs	r5, #0
 8007220:	e5f6      	b.n	8006e10 <__aeabi_dsub+0x350>
 8007222:	08d7      	lsrs	r7, r2, #3
 8007224:	0749      	lsls	r1, r1, #29
 8007226:	2302      	movs	r3, #2
 8007228:	430f      	orrs	r7, r1
 800722a:	092d      	lsrs	r5, r5, #4
 800722c:	e6a0      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 800722e:	0007      	movs	r7, r0
 8007230:	e542      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 8007232:	465b      	mov	r3, fp
 8007234:	2601      	movs	r6, #1
 8007236:	075f      	lsls	r7, r3, #29
 8007238:	08dd      	lsrs	r5, r3, #3
 800723a:	4663      	mov	r3, ip
 800723c:	08d2      	lsrs	r2, r2, #3
 800723e:	4317      	orrs	r7, r2
 8007240:	401e      	ands	r6, r3
 8007242:	e539      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 8007244:	465b      	mov	r3, fp
 8007246:	08d2      	lsrs	r2, r2, #3
 8007248:	075f      	lsls	r7, r3, #29
 800724a:	4317      	orrs	r7, r2
 800724c:	08dd      	lsrs	r5, r3, #3
 800724e:	e533      	b.n	8006cb8 <__aeabi_dsub+0x1f8>
 8007250:	4a1e      	ldr	r2, [pc, #120]	@ (80072cc <__aeabi_dsub+0x80c>)
 8007252:	08db      	lsrs	r3, r3, #3
 8007254:	4022      	ands	r2, r4
 8007256:	0757      	lsls	r7, r2, #29
 8007258:	0252      	lsls	r2, r2, #9
 800725a:	2501      	movs	r5, #1
 800725c:	431f      	orrs	r7, r3
 800725e:	0b14      	lsrs	r4, r2, #12
 8007260:	e5c2      	b.n	8006de8 <__aeabi_dsub+0x328>
 8007262:	000e      	movs	r6, r1
 8007264:	2001      	movs	r0, #1
 8007266:	e65f      	b.n	8006f28 <__aeabi_dsub+0x468>
 8007268:	2b00      	cmp	r3, #0
 800726a:	d00d      	beq.n	8007288 <__aeabi_dsub+0x7c8>
 800726c:	464b      	mov	r3, r9
 800726e:	1b5b      	subs	r3, r3, r5
 8007270:	469c      	mov	ip, r3
 8007272:	2d00      	cmp	r5, #0
 8007274:	d100      	bne.n	8007278 <__aeabi_dsub+0x7b8>
 8007276:	e548      	b.n	8006d0a <__aeabi_dsub+0x24a>
 8007278:	2701      	movs	r7, #1
 800727a:	2b38      	cmp	r3, #56	@ 0x38
 800727c:	dd00      	ble.n	8007280 <__aeabi_dsub+0x7c0>
 800727e:	e566      	b.n	8006d4e <__aeabi_dsub+0x28e>
 8007280:	2380      	movs	r3, #128	@ 0x80
 8007282:	041b      	lsls	r3, r3, #16
 8007284:	431c      	orrs	r4, r3
 8007286:	e550      	b.n	8006d2a <__aeabi_dsub+0x26a>
 8007288:	1c6b      	adds	r3, r5, #1
 800728a:	4d11      	ldr	r5, [pc, #68]	@ (80072d0 <__aeabi_dsub+0x810>)
 800728c:	422b      	tst	r3, r5
 800728e:	d000      	beq.n	8007292 <__aeabi_dsub+0x7d2>
 8007290:	e673      	b.n	8006f7a <__aeabi_dsub+0x4ba>
 8007292:	4659      	mov	r1, fp
 8007294:	0023      	movs	r3, r4
 8007296:	4311      	orrs	r1, r2
 8007298:	468a      	mov	sl, r1
 800729a:	4303      	orrs	r3, r0
 800729c:	e600      	b.n	8006ea0 <__aeabi_dsub+0x3e0>
 800729e:	0767      	lsls	r7, r4, #29
 80072a0:	08c0      	lsrs	r0, r0, #3
 80072a2:	2300      	movs	r3, #0
 80072a4:	4307      	orrs	r7, r0
 80072a6:	08e5      	lsrs	r5, r4, #3
 80072a8:	e662      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 80072aa:	0764      	lsls	r4, r4, #29
 80072ac:	08ff      	lsrs	r7, r7, #3
 80072ae:	4327      	orrs	r7, r4
 80072b0:	0905      	lsrs	r5, r0, #4
 80072b2:	e65d      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 80072b4:	08d2      	lsrs	r2, r2, #3
 80072b6:	0749      	lsls	r1, r1, #29
 80072b8:	4311      	orrs	r1, r2
 80072ba:	000f      	movs	r7, r1
 80072bc:	2302      	movs	r3, #2
 80072be:	092d      	lsrs	r5, r5, #4
 80072c0:	e656      	b.n	8006f70 <__aeabi_dsub+0x4b0>
 80072c2:	0007      	movs	r7, r0
 80072c4:	e5a4      	b.n	8006e10 <__aeabi_dsub+0x350>
 80072c6:	0038      	movs	r0, r7
 80072c8:	e48f      	b.n	8006bea <__aeabi_dsub+0x12a>
 80072ca:	46c0      	nop			@ (mov r8, r8)
 80072cc:	ff7fffff 	.word	0xff7fffff
 80072d0:	000007fe 	.word	0x000007fe

080072d4 <__aeabi_d2iz>:
 80072d4:	000b      	movs	r3, r1
 80072d6:	0002      	movs	r2, r0
 80072d8:	b570      	push	{r4, r5, r6, lr}
 80072da:	4d16      	ldr	r5, [pc, #88]	@ (8007334 <__aeabi_d2iz+0x60>)
 80072dc:	030c      	lsls	r4, r1, #12
 80072de:	b082      	sub	sp, #8
 80072e0:	0049      	lsls	r1, r1, #1
 80072e2:	2000      	movs	r0, #0
 80072e4:	9200      	str	r2, [sp, #0]
 80072e6:	9301      	str	r3, [sp, #4]
 80072e8:	0b24      	lsrs	r4, r4, #12
 80072ea:	0d49      	lsrs	r1, r1, #21
 80072ec:	0fde      	lsrs	r6, r3, #31
 80072ee:	42a9      	cmp	r1, r5
 80072f0:	dd04      	ble.n	80072fc <__aeabi_d2iz+0x28>
 80072f2:	4811      	ldr	r0, [pc, #68]	@ (8007338 <__aeabi_d2iz+0x64>)
 80072f4:	4281      	cmp	r1, r0
 80072f6:	dd03      	ble.n	8007300 <__aeabi_d2iz+0x2c>
 80072f8:	4b10      	ldr	r3, [pc, #64]	@ (800733c <__aeabi_d2iz+0x68>)
 80072fa:	18f0      	adds	r0, r6, r3
 80072fc:	b002      	add	sp, #8
 80072fe:	bd70      	pop	{r4, r5, r6, pc}
 8007300:	2080      	movs	r0, #128	@ 0x80
 8007302:	0340      	lsls	r0, r0, #13
 8007304:	4320      	orrs	r0, r4
 8007306:	4c0e      	ldr	r4, [pc, #56]	@ (8007340 <__aeabi_d2iz+0x6c>)
 8007308:	1a64      	subs	r4, r4, r1
 800730a:	2c1f      	cmp	r4, #31
 800730c:	dd08      	ble.n	8007320 <__aeabi_d2iz+0x4c>
 800730e:	4b0d      	ldr	r3, [pc, #52]	@ (8007344 <__aeabi_d2iz+0x70>)
 8007310:	1a5b      	subs	r3, r3, r1
 8007312:	40d8      	lsrs	r0, r3
 8007314:	0003      	movs	r3, r0
 8007316:	4258      	negs	r0, r3
 8007318:	2e00      	cmp	r6, #0
 800731a:	d1ef      	bne.n	80072fc <__aeabi_d2iz+0x28>
 800731c:	0018      	movs	r0, r3
 800731e:	e7ed      	b.n	80072fc <__aeabi_d2iz+0x28>
 8007320:	4b09      	ldr	r3, [pc, #36]	@ (8007348 <__aeabi_d2iz+0x74>)
 8007322:	9a00      	ldr	r2, [sp, #0]
 8007324:	469c      	mov	ip, r3
 8007326:	0003      	movs	r3, r0
 8007328:	4461      	add	r1, ip
 800732a:	408b      	lsls	r3, r1
 800732c:	40e2      	lsrs	r2, r4
 800732e:	4313      	orrs	r3, r2
 8007330:	e7f1      	b.n	8007316 <__aeabi_d2iz+0x42>
 8007332:	46c0      	nop			@ (mov r8, r8)
 8007334:	000003fe 	.word	0x000003fe
 8007338:	0000041d 	.word	0x0000041d
 800733c:	7fffffff 	.word	0x7fffffff
 8007340:	00000433 	.word	0x00000433
 8007344:	00000413 	.word	0x00000413
 8007348:	fffffbed 	.word	0xfffffbed

0800734c <__aeabi_i2d>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	2800      	cmp	r0, #0
 8007350:	d016      	beq.n	8007380 <__aeabi_i2d+0x34>
 8007352:	17c3      	asrs	r3, r0, #31
 8007354:	18c5      	adds	r5, r0, r3
 8007356:	405d      	eors	r5, r3
 8007358:	0fc4      	lsrs	r4, r0, #31
 800735a:	0028      	movs	r0, r5
 800735c:	f000 f886 	bl	800746c <__clzsi2>
 8007360:	4b10      	ldr	r3, [pc, #64]	@ (80073a4 <__aeabi_i2d+0x58>)
 8007362:	1a1b      	subs	r3, r3, r0
 8007364:	055b      	lsls	r3, r3, #21
 8007366:	0d5b      	lsrs	r3, r3, #21
 8007368:	280a      	cmp	r0, #10
 800736a:	dc14      	bgt.n	8007396 <__aeabi_i2d+0x4a>
 800736c:	0002      	movs	r2, r0
 800736e:	002e      	movs	r6, r5
 8007370:	3215      	adds	r2, #21
 8007372:	4096      	lsls	r6, r2
 8007374:	220b      	movs	r2, #11
 8007376:	1a12      	subs	r2, r2, r0
 8007378:	40d5      	lsrs	r5, r2
 800737a:	032d      	lsls	r5, r5, #12
 800737c:	0b2d      	lsrs	r5, r5, #12
 800737e:	e003      	b.n	8007388 <__aeabi_i2d+0x3c>
 8007380:	2400      	movs	r4, #0
 8007382:	2300      	movs	r3, #0
 8007384:	2500      	movs	r5, #0
 8007386:	2600      	movs	r6, #0
 8007388:	051b      	lsls	r3, r3, #20
 800738a:	432b      	orrs	r3, r5
 800738c:	07e4      	lsls	r4, r4, #31
 800738e:	4323      	orrs	r3, r4
 8007390:	0030      	movs	r0, r6
 8007392:	0019      	movs	r1, r3
 8007394:	bd70      	pop	{r4, r5, r6, pc}
 8007396:	380b      	subs	r0, #11
 8007398:	4085      	lsls	r5, r0
 800739a:	032d      	lsls	r5, r5, #12
 800739c:	2600      	movs	r6, #0
 800739e:	0b2d      	lsrs	r5, r5, #12
 80073a0:	e7f2      	b.n	8007388 <__aeabi_i2d+0x3c>
 80073a2:	46c0      	nop			@ (mov r8, r8)
 80073a4:	0000041e 	.word	0x0000041e

080073a8 <__aeabi_ui2d>:
 80073a8:	b510      	push	{r4, lr}
 80073aa:	1e04      	subs	r4, r0, #0
 80073ac:	d010      	beq.n	80073d0 <__aeabi_ui2d+0x28>
 80073ae:	f000 f85d 	bl	800746c <__clzsi2>
 80073b2:	4b0e      	ldr	r3, [pc, #56]	@ (80073ec <__aeabi_ui2d+0x44>)
 80073b4:	1a1b      	subs	r3, r3, r0
 80073b6:	055b      	lsls	r3, r3, #21
 80073b8:	0d5b      	lsrs	r3, r3, #21
 80073ba:	280a      	cmp	r0, #10
 80073bc:	dc0f      	bgt.n	80073de <__aeabi_ui2d+0x36>
 80073be:	220b      	movs	r2, #11
 80073c0:	0021      	movs	r1, r4
 80073c2:	1a12      	subs	r2, r2, r0
 80073c4:	40d1      	lsrs	r1, r2
 80073c6:	3015      	adds	r0, #21
 80073c8:	030a      	lsls	r2, r1, #12
 80073ca:	4084      	lsls	r4, r0
 80073cc:	0b12      	lsrs	r2, r2, #12
 80073ce:	e001      	b.n	80073d4 <__aeabi_ui2d+0x2c>
 80073d0:	2300      	movs	r3, #0
 80073d2:	2200      	movs	r2, #0
 80073d4:	051b      	lsls	r3, r3, #20
 80073d6:	4313      	orrs	r3, r2
 80073d8:	0020      	movs	r0, r4
 80073da:	0019      	movs	r1, r3
 80073dc:	bd10      	pop	{r4, pc}
 80073de:	0022      	movs	r2, r4
 80073e0:	380b      	subs	r0, #11
 80073e2:	4082      	lsls	r2, r0
 80073e4:	0312      	lsls	r2, r2, #12
 80073e6:	2400      	movs	r4, #0
 80073e8:	0b12      	lsrs	r2, r2, #12
 80073ea:	e7f3      	b.n	80073d4 <__aeabi_ui2d+0x2c>
 80073ec:	0000041e 	.word	0x0000041e

080073f0 <__aeabi_cdrcmple>:
 80073f0:	4684      	mov	ip, r0
 80073f2:	0010      	movs	r0, r2
 80073f4:	4662      	mov	r2, ip
 80073f6:	468c      	mov	ip, r1
 80073f8:	0019      	movs	r1, r3
 80073fa:	4663      	mov	r3, ip
 80073fc:	e000      	b.n	8007400 <__aeabi_cdcmpeq>
 80073fe:	46c0      	nop			@ (mov r8, r8)

08007400 <__aeabi_cdcmpeq>:
 8007400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007402:	f000 f905 	bl	8007610 <__ledf2>
 8007406:	2800      	cmp	r0, #0
 8007408:	d401      	bmi.n	800740e <__aeabi_cdcmpeq+0xe>
 800740a:	2100      	movs	r1, #0
 800740c:	42c8      	cmn	r0, r1
 800740e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08007410 <__aeabi_dcmpeq>:
 8007410:	b510      	push	{r4, lr}
 8007412:	f000 f849 	bl	80074a8 <__eqdf2>
 8007416:	4240      	negs	r0, r0
 8007418:	3001      	adds	r0, #1
 800741a:	bd10      	pop	{r4, pc}

0800741c <__aeabi_dcmplt>:
 800741c:	b510      	push	{r4, lr}
 800741e:	f000 f8f7 	bl	8007610 <__ledf2>
 8007422:	2800      	cmp	r0, #0
 8007424:	db01      	blt.n	800742a <__aeabi_dcmplt+0xe>
 8007426:	2000      	movs	r0, #0
 8007428:	bd10      	pop	{r4, pc}
 800742a:	2001      	movs	r0, #1
 800742c:	bd10      	pop	{r4, pc}
 800742e:	46c0      	nop			@ (mov r8, r8)

08007430 <__aeabi_dcmple>:
 8007430:	b510      	push	{r4, lr}
 8007432:	f000 f8ed 	bl	8007610 <__ledf2>
 8007436:	2800      	cmp	r0, #0
 8007438:	dd01      	ble.n	800743e <__aeabi_dcmple+0xe>
 800743a:	2000      	movs	r0, #0
 800743c:	bd10      	pop	{r4, pc}
 800743e:	2001      	movs	r0, #1
 8007440:	bd10      	pop	{r4, pc}
 8007442:	46c0      	nop			@ (mov r8, r8)

08007444 <__aeabi_dcmpgt>:
 8007444:	b510      	push	{r4, lr}
 8007446:	f000 f873 	bl	8007530 <__gedf2>
 800744a:	2800      	cmp	r0, #0
 800744c:	dc01      	bgt.n	8007452 <__aeabi_dcmpgt+0xe>
 800744e:	2000      	movs	r0, #0
 8007450:	bd10      	pop	{r4, pc}
 8007452:	2001      	movs	r0, #1
 8007454:	bd10      	pop	{r4, pc}
 8007456:	46c0      	nop			@ (mov r8, r8)

08007458 <__aeabi_dcmpge>:
 8007458:	b510      	push	{r4, lr}
 800745a:	f000 f869 	bl	8007530 <__gedf2>
 800745e:	2800      	cmp	r0, #0
 8007460:	da01      	bge.n	8007466 <__aeabi_dcmpge+0xe>
 8007462:	2000      	movs	r0, #0
 8007464:	bd10      	pop	{r4, pc}
 8007466:	2001      	movs	r0, #1
 8007468:	bd10      	pop	{r4, pc}
 800746a:	46c0      	nop			@ (mov r8, r8)

0800746c <__clzsi2>:
 800746c:	211c      	movs	r1, #28
 800746e:	2301      	movs	r3, #1
 8007470:	041b      	lsls	r3, r3, #16
 8007472:	4298      	cmp	r0, r3
 8007474:	d301      	bcc.n	800747a <__clzsi2+0xe>
 8007476:	0c00      	lsrs	r0, r0, #16
 8007478:	3910      	subs	r1, #16
 800747a:	0a1b      	lsrs	r3, r3, #8
 800747c:	4298      	cmp	r0, r3
 800747e:	d301      	bcc.n	8007484 <__clzsi2+0x18>
 8007480:	0a00      	lsrs	r0, r0, #8
 8007482:	3908      	subs	r1, #8
 8007484:	091b      	lsrs	r3, r3, #4
 8007486:	4298      	cmp	r0, r3
 8007488:	d301      	bcc.n	800748e <__clzsi2+0x22>
 800748a:	0900      	lsrs	r0, r0, #4
 800748c:	3904      	subs	r1, #4
 800748e:	a202      	add	r2, pc, #8	@ (adr r2, 8007498 <__clzsi2+0x2c>)
 8007490:	5c10      	ldrb	r0, [r2, r0]
 8007492:	1840      	adds	r0, r0, r1
 8007494:	4770      	bx	lr
 8007496:	46c0      	nop			@ (mov r8, r8)
 8007498:	02020304 	.word	0x02020304
 800749c:	01010101 	.word	0x01010101
	...

080074a8 <__eqdf2>:
 80074a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074aa:	4657      	mov	r7, sl
 80074ac:	46de      	mov	lr, fp
 80074ae:	464e      	mov	r6, r9
 80074b0:	4645      	mov	r5, r8
 80074b2:	b5e0      	push	{r5, r6, r7, lr}
 80074b4:	000d      	movs	r5, r1
 80074b6:	0004      	movs	r4, r0
 80074b8:	0fe8      	lsrs	r0, r5, #31
 80074ba:	4683      	mov	fp, r0
 80074bc:	0309      	lsls	r1, r1, #12
 80074be:	0fd8      	lsrs	r0, r3, #31
 80074c0:	0b09      	lsrs	r1, r1, #12
 80074c2:	4682      	mov	sl, r0
 80074c4:	4819      	ldr	r0, [pc, #100]	@ (800752c <__eqdf2+0x84>)
 80074c6:	468c      	mov	ip, r1
 80074c8:	031f      	lsls	r7, r3, #12
 80074ca:	0069      	lsls	r1, r5, #1
 80074cc:	005e      	lsls	r6, r3, #1
 80074ce:	0d49      	lsrs	r1, r1, #21
 80074d0:	0b3f      	lsrs	r7, r7, #12
 80074d2:	0d76      	lsrs	r6, r6, #21
 80074d4:	4281      	cmp	r1, r0
 80074d6:	d018      	beq.n	800750a <__eqdf2+0x62>
 80074d8:	4286      	cmp	r6, r0
 80074da:	d00f      	beq.n	80074fc <__eqdf2+0x54>
 80074dc:	2001      	movs	r0, #1
 80074de:	42b1      	cmp	r1, r6
 80074e0:	d10d      	bne.n	80074fe <__eqdf2+0x56>
 80074e2:	45bc      	cmp	ip, r7
 80074e4:	d10b      	bne.n	80074fe <__eqdf2+0x56>
 80074e6:	4294      	cmp	r4, r2
 80074e8:	d109      	bne.n	80074fe <__eqdf2+0x56>
 80074ea:	45d3      	cmp	fp, sl
 80074ec:	d01c      	beq.n	8007528 <__eqdf2+0x80>
 80074ee:	2900      	cmp	r1, #0
 80074f0:	d105      	bne.n	80074fe <__eqdf2+0x56>
 80074f2:	4660      	mov	r0, ip
 80074f4:	4320      	orrs	r0, r4
 80074f6:	1e43      	subs	r3, r0, #1
 80074f8:	4198      	sbcs	r0, r3
 80074fa:	e000      	b.n	80074fe <__eqdf2+0x56>
 80074fc:	2001      	movs	r0, #1
 80074fe:	bcf0      	pop	{r4, r5, r6, r7}
 8007500:	46bb      	mov	fp, r7
 8007502:	46b2      	mov	sl, r6
 8007504:	46a9      	mov	r9, r5
 8007506:	46a0      	mov	r8, r4
 8007508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800750a:	2001      	movs	r0, #1
 800750c:	428e      	cmp	r6, r1
 800750e:	d1f6      	bne.n	80074fe <__eqdf2+0x56>
 8007510:	4661      	mov	r1, ip
 8007512:	4339      	orrs	r1, r7
 8007514:	000f      	movs	r7, r1
 8007516:	4317      	orrs	r7, r2
 8007518:	4327      	orrs	r7, r4
 800751a:	d1f0      	bne.n	80074fe <__eqdf2+0x56>
 800751c:	465b      	mov	r3, fp
 800751e:	4652      	mov	r2, sl
 8007520:	1a98      	subs	r0, r3, r2
 8007522:	1e43      	subs	r3, r0, #1
 8007524:	4198      	sbcs	r0, r3
 8007526:	e7ea      	b.n	80074fe <__eqdf2+0x56>
 8007528:	2000      	movs	r0, #0
 800752a:	e7e8      	b.n	80074fe <__eqdf2+0x56>
 800752c:	000007ff 	.word	0x000007ff

08007530 <__gedf2>:
 8007530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007532:	4657      	mov	r7, sl
 8007534:	464e      	mov	r6, r9
 8007536:	4645      	mov	r5, r8
 8007538:	46de      	mov	lr, fp
 800753a:	b5e0      	push	{r5, r6, r7, lr}
 800753c:	000d      	movs	r5, r1
 800753e:	030e      	lsls	r6, r1, #12
 8007540:	0049      	lsls	r1, r1, #1
 8007542:	0d49      	lsrs	r1, r1, #21
 8007544:	468a      	mov	sl, r1
 8007546:	0fdf      	lsrs	r7, r3, #31
 8007548:	0fe9      	lsrs	r1, r5, #31
 800754a:	46bc      	mov	ip, r7
 800754c:	b083      	sub	sp, #12
 800754e:	4f2f      	ldr	r7, [pc, #188]	@ (800760c <__gedf2+0xdc>)
 8007550:	0004      	movs	r4, r0
 8007552:	4680      	mov	r8, r0
 8007554:	9101      	str	r1, [sp, #4]
 8007556:	0058      	lsls	r0, r3, #1
 8007558:	0319      	lsls	r1, r3, #12
 800755a:	4691      	mov	r9, r2
 800755c:	0b36      	lsrs	r6, r6, #12
 800755e:	0b09      	lsrs	r1, r1, #12
 8007560:	0d40      	lsrs	r0, r0, #21
 8007562:	45ba      	cmp	sl, r7
 8007564:	d01d      	beq.n	80075a2 <__gedf2+0x72>
 8007566:	42b8      	cmp	r0, r7
 8007568:	d00d      	beq.n	8007586 <__gedf2+0x56>
 800756a:	4657      	mov	r7, sl
 800756c:	2f00      	cmp	r7, #0
 800756e:	d12a      	bne.n	80075c6 <__gedf2+0x96>
 8007570:	4334      	orrs	r4, r6
 8007572:	2800      	cmp	r0, #0
 8007574:	d124      	bne.n	80075c0 <__gedf2+0x90>
 8007576:	430a      	orrs	r2, r1
 8007578:	d036      	beq.n	80075e8 <__gedf2+0xb8>
 800757a:	2c00      	cmp	r4, #0
 800757c:	d141      	bne.n	8007602 <__gedf2+0xd2>
 800757e:	4663      	mov	r3, ip
 8007580:	0058      	lsls	r0, r3, #1
 8007582:	3801      	subs	r0, #1
 8007584:	e015      	b.n	80075b2 <__gedf2+0x82>
 8007586:	4311      	orrs	r1, r2
 8007588:	d138      	bne.n	80075fc <__gedf2+0xcc>
 800758a:	4653      	mov	r3, sl
 800758c:	2b00      	cmp	r3, #0
 800758e:	d101      	bne.n	8007594 <__gedf2+0x64>
 8007590:	4326      	orrs	r6, r4
 8007592:	d0f4      	beq.n	800757e <__gedf2+0x4e>
 8007594:	9b01      	ldr	r3, [sp, #4]
 8007596:	4563      	cmp	r3, ip
 8007598:	d107      	bne.n	80075aa <__gedf2+0x7a>
 800759a:	9b01      	ldr	r3, [sp, #4]
 800759c:	0058      	lsls	r0, r3, #1
 800759e:	3801      	subs	r0, #1
 80075a0:	e007      	b.n	80075b2 <__gedf2+0x82>
 80075a2:	4326      	orrs	r6, r4
 80075a4:	d12a      	bne.n	80075fc <__gedf2+0xcc>
 80075a6:	4550      	cmp	r0, sl
 80075a8:	d021      	beq.n	80075ee <__gedf2+0xbe>
 80075aa:	2001      	movs	r0, #1
 80075ac:	9b01      	ldr	r3, [sp, #4]
 80075ae:	425f      	negs	r7, r3
 80075b0:	4338      	orrs	r0, r7
 80075b2:	b003      	add	sp, #12
 80075b4:	bcf0      	pop	{r4, r5, r6, r7}
 80075b6:	46bb      	mov	fp, r7
 80075b8:	46b2      	mov	sl, r6
 80075ba:	46a9      	mov	r9, r5
 80075bc:	46a0      	mov	r8, r4
 80075be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075c0:	2c00      	cmp	r4, #0
 80075c2:	d0dc      	beq.n	800757e <__gedf2+0x4e>
 80075c4:	e7e6      	b.n	8007594 <__gedf2+0x64>
 80075c6:	2800      	cmp	r0, #0
 80075c8:	d0ef      	beq.n	80075aa <__gedf2+0x7a>
 80075ca:	9b01      	ldr	r3, [sp, #4]
 80075cc:	4563      	cmp	r3, ip
 80075ce:	d1ec      	bne.n	80075aa <__gedf2+0x7a>
 80075d0:	4582      	cmp	sl, r0
 80075d2:	dcea      	bgt.n	80075aa <__gedf2+0x7a>
 80075d4:	dbe1      	blt.n	800759a <__gedf2+0x6a>
 80075d6:	428e      	cmp	r6, r1
 80075d8:	d8e7      	bhi.n	80075aa <__gedf2+0x7a>
 80075da:	d1de      	bne.n	800759a <__gedf2+0x6a>
 80075dc:	45c8      	cmp	r8, r9
 80075de:	d8e4      	bhi.n	80075aa <__gedf2+0x7a>
 80075e0:	2000      	movs	r0, #0
 80075e2:	45c8      	cmp	r8, r9
 80075e4:	d2e5      	bcs.n	80075b2 <__gedf2+0x82>
 80075e6:	e7d8      	b.n	800759a <__gedf2+0x6a>
 80075e8:	2c00      	cmp	r4, #0
 80075ea:	d0e2      	beq.n	80075b2 <__gedf2+0x82>
 80075ec:	e7dd      	b.n	80075aa <__gedf2+0x7a>
 80075ee:	4311      	orrs	r1, r2
 80075f0:	d104      	bne.n	80075fc <__gedf2+0xcc>
 80075f2:	9b01      	ldr	r3, [sp, #4]
 80075f4:	4563      	cmp	r3, ip
 80075f6:	d1d8      	bne.n	80075aa <__gedf2+0x7a>
 80075f8:	2000      	movs	r0, #0
 80075fa:	e7da      	b.n	80075b2 <__gedf2+0x82>
 80075fc:	2002      	movs	r0, #2
 80075fe:	4240      	negs	r0, r0
 8007600:	e7d7      	b.n	80075b2 <__gedf2+0x82>
 8007602:	9b01      	ldr	r3, [sp, #4]
 8007604:	4563      	cmp	r3, ip
 8007606:	d0e6      	beq.n	80075d6 <__gedf2+0xa6>
 8007608:	e7cf      	b.n	80075aa <__gedf2+0x7a>
 800760a:	46c0      	nop			@ (mov r8, r8)
 800760c:	000007ff 	.word	0x000007ff

08007610 <__ledf2>:
 8007610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007612:	4657      	mov	r7, sl
 8007614:	464e      	mov	r6, r9
 8007616:	4645      	mov	r5, r8
 8007618:	46de      	mov	lr, fp
 800761a:	b5e0      	push	{r5, r6, r7, lr}
 800761c:	000d      	movs	r5, r1
 800761e:	030e      	lsls	r6, r1, #12
 8007620:	0049      	lsls	r1, r1, #1
 8007622:	0d49      	lsrs	r1, r1, #21
 8007624:	468a      	mov	sl, r1
 8007626:	0fdf      	lsrs	r7, r3, #31
 8007628:	0fe9      	lsrs	r1, r5, #31
 800762a:	46bc      	mov	ip, r7
 800762c:	b083      	sub	sp, #12
 800762e:	4f2e      	ldr	r7, [pc, #184]	@ (80076e8 <__ledf2+0xd8>)
 8007630:	0004      	movs	r4, r0
 8007632:	4680      	mov	r8, r0
 8007634:	9101      	str	r1, [sp, #4]
 8007636:	0058      	lsls	r0, r3, #1
 8007638:	0319      	lsls	r1, r3, #12
 800763a:	4691      	mov	r9, r2
 800763c:	0b36      	lsrs	r6, r6, #12
 800763e:	0b09      	lsrs	r1, r1, #12
 8007640:	0d40      	lsrs	r0, r0, #21
 8007642:	45ba      	cmp	sl, r7
 8007644:	d01e      	beq.n	8007684 <__ledf2+0x74>
 8007646:	42b8      	cmp	r0, r7
 8007648:	d00d      	beq.n	8007666 <__ledf2+0x56>
 800764a:	4657      	mov	r7, sl
 800764c:	2f00      	cmp	r7, #0
 800764e:	d127      	bne.n	80076a0 <__ledf2+0x90>
 8007650:	4334      	orrs	r4, r6
 8007652:	2800      	cmp	r0, #0
 8007654:	d133      	bne.n	80076be <__ledf2+0xae>
 8007656:	430a      	orrs	r2, r1
 8007658:	d034      	beq.n	80076c4 <__ledf2+0xb4>
 800765a:	2c00      	cmp	r4, #0
 800765c:	d140      	bne.n	80076e0 <__ledf2+0xd0>
 800765e:	4663      	mov	r3, ip
 8007660:	0058      	lsls	r0, r3, #1
 8007662:	3801      	subs	r0, #1
 8007664:	e015      	b.n	8007692 <__ledf2+0x82>
 8007666:	4311      	orrs	r1, r2
 8007668:	d112      	bne.n	8007690 <__ledf2+0x80>
 800766a:	4653      	mov	r3, sl
 800766c:	2b00      	cmp	r3, #0
 800766e:	d101      	bne.n	8007674 <__ledf2+0x64>
 8007670:	4326      	orrs	r6, r4
 8007672:	d0f4      	beq.n	800765e <__ledf2+0x4e>
 8007674:	9b01      	ldr	r3, [sp, #4]
 8007676:	4563      	cmp	r3, ip
 8007678:	d01d      	beq.n	80076b6 <__ledf2+0xa6>
 800767a:	2001      	movs	r0, #1
 800767c:	9b01      	ldr	r3, [sp, #4]
 800767e:	425f      	negs	r7, r3
 8007680:	4338      	orrs	r0, r7
 8007682:	e006      	b.n	8007692 <__ledf2+0x82>
 8007684:	4326      	orrs	r6, r4
 8007686:	d103      	bne.n	8007690 <__ledf2+0x80>
 8007688:	4550      	cmp	r0, sl
 800768a:	d1f6      	bne.n	800767a <__ledf2+0x6a>
 800768c:	4311      	orrs	r1, r2
 800768e:	d01c      	beq.n	80076ca <__ledf2+0xba>
 8007690:	2002      	movs	r0, #2
 8007692:	b003      	add	sp, #12
 8007694:	bcf0      	pop	{r4, r5, r6, r7}
 8007696:	46bb      	mov	fp, r7
 8007698:	46b2      	mov	sl, r6
 800769a:	46a9      	mov	r9, r5
 800769c:	46a0      	mov	r8, r4
 800769e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076a0:	2800      	cmp	r0, #0
 80076a2:	d0ea      	beq.n	800767a <__ledf2+0x6a>
 80076a4:	9b01      	ldr	r3, [sp, #4]
 80076a6:	4563      	cmp	r3, ip
 80076a8:	d1e7      	bne.n	800767a <__ledf2+0x6a>
 80076aa:	4582      	cmp	sl, r0
 80076ac:	dce5      	bgt.n	800767a <__ledf2+0x6a>
 80076ae:	db02      	blt.n	80076b6 <__ledf2+0xa6>
 80076b0:	428e      	cmp	r6, r1
 80076b2:	d8e2      	bhi.n	800767a <__ledf2+0x6a>
 80076b4:	d00e      	beq.n	80076d4 <__ledf2+0xc4>
 80076b6:	9b01      	ldr	r3, [sp, #4]
 80076b8:	0058      	lsls	r0, r3, #1
 80076ba:	3801      	subs	r0, #1
 80076bc:	e7e9      	b.n	8007692 <__ledf2+0x82>
 80076be:	2c00      	cmp	r4, #0
 80076c0:	d0cd      	beq.n	800765e <__ledf2+0x4e>
 80076c2:	e7d7      	b.n	8007674 <__ledf2+0x64>
 80076c4:	2c00      	cmp	r4, #0
 80076c6:	d0e4      	beq.n	8007692 <__ledf2+0x82>
 80076c8:	e7d7      	b.n	800767a <__ledf2+0x6a>
 80076ca:	9b01      	ldr	r3, [sp, #4]
 80076cc:	2000      	movs	r0, #0
 80076ce:	4563      	cmp	r3, ip
 80076d0:	d0df      	beq.n	8007692 <__ledf2+0x82>
 80076d2:	e7d2      	b.n	800767a <__ledf2+0x6a>
 80076d4:	45c8      	cmp	r8, r9
 80076d6:	d8d0      	bhi.n	800767a <__ledf2+0x6a>
 80076d8:	2000      	movs	r0, #0
 80076da:	45c8      	cmp	r8, r9
 80076dc:	d2d9      	bcs.n	8007692 <__ledf2+0x82>
 80076de:	e7ea      	b.n	80076b6 <__ledf2+0xa6>
 80076e0:	9b01      	ldr	r3, [sp, #4]
 80076e2:	4563      	cmp	r3, ip
 80076e4:	d0e4      	beq.n	80076b0 <__ledf2+0xa0>
 80076e6:	e7c8      	b.n	800767a <__ledf2+0x6a>
 80076e8:	000007ff 	.word	0x000007ff

080076ec <PUZ_USBPD_INIT>:
uint32_t ADC_Vals[4];

USBPD_DATA * Port_Data;


void PUZ_USBPD_INIT(uint8_t numPorts){
 80076ec:	b590      	push	{r4, r7, lr}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	0002      	movs	r2, r0
 80076f4:	1dfb      	adds	r3, r7, #7
 80076f6:	701a      	strb	r2, [r3, #0]
	Port_Data = (USBPD_DATA*)malloc(sizeof(USBPD_DATA) * numPorts);
 80076f8:	1dfb      	adds	r3, r7, #7
 80076fa:	781a      	ldrb	r2, [r3, #0]
 80076fc:	0013      	movs	r3, r2
 80076fe:	00db      	lsls	r3, r3, #3
 8007700:	1a9b      	subs	r3, r3, r2
 8007702:	011b      	lsls	r3, r3, #4
 8007704:	0018      	movs	r0, r3
 8007706:	f00d fc9b 	bl	8015040 <malloc>
 800770a:	0003      	movs	r3, r0
 800770c:	001a      	movs	r2, r3
 800770e:	4b6c      	ldr	r3, [pc, #432]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 8007710:	601a      	str	r2, [r3, #0]

	Port_Data[0].boardVerion = ( (uint8_t)HAL_GPIO_ReadPin(VER0_GPIO_Port, VER0_Pin) | ((uint8_t)HAL_GPIO_ReadPin(VER1_GPIO_Port, VER1_Pin) << 1))^3;
 8007712:	4b6c      	ldr	r3, [pc, #432]	@ (80078c4 <PUZ_USBPD_INIT+0x1d8>)
 8007714:	2101      	movs	r1, #1
 8007716:	0018      	movs	r0, r3
 8007718:	f003 fe00 	bl	800b31c <HAL_GPIO_ReadPin>
 800771c:	0003      	movs	r3, r0
 800771e:	b25c      	sxtb	r4, r3
 8007720:	4b68      	ldr	r3, [pc, #416]	@ (80078c4 <PUZ_USBPD_INIT+0x1d8>)
 8007722:	2102      	movs	r1, #2
 8007724:	0018      	movs	r0, r3
 8007726:	f003 fdf9 	bl	800b31c <HAL_GPIO_ReadPin>
 800772a:	0003      	movs	r3, r0
 800772c:	b25b      	sxtb	r3, r3
 800772e:	18db      	adds	r3, r3, r3
 8007730:	b25b      	sxtb	r3, r3
 8007732:	4323      	orrs	r3, r4
 8007734:	b25b      	sxtb	r3, r3
 8007736:	2203      	movs	r2, #3
 8007738:	4053      	eors	r3, r2
 800773a:	b25a      	sxtb	r2, r3
 800773c:	4b60      	ldr	r3, [pc, #384]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	b2d2      	uxtb	r2, r2
 8007742:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < numPorts; i++){
 8007744:	230f      	movs	r3, #15
 8007746:	18fb      	adds	r3, r7, r3
 8007748:	2200      	movs	r2, #0
 800774a:	701a      	strb	r2, [r3, #0]
 800774c:	e00b      	b.n	8007766 <PUZ_USBPD_INIT+0x7a>
		USBPD_VDM_UserInit(i);
 800774e:	240f      	movs	r4, #15
 8007750:	193b      	adds	r3, r7, r4
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	0018      	movs	r0, r3
 8007756:	f00d fc5f 	bl	8015018 <USBPD_VDM_UserInit>
	for(uint8_t i = 0; i < numPorts; i++){
 800775a:	0021      	movs	r1, r4
 800775c:	187b      	adds	r3, r7, r1
 800775e:	781a      	ldrb	r2, [r3, #0]
 8007760:	187b      	adds	r3, r7, r1
 8007762:	3201      	adds	r2, #1
 8007764:	701a      	strb	r2, [r3, #0]
 8007766:	230f      	movs	r3, #15
 8007768:	18fa      	adds	r2, r7, r3
 800776a:	1dfb      	adds	r3, r7, #7
 800776c:	7812      	ldrb	r2, [r2, #0]
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	429a      	cmp	r2, r3
 8007772:	d3ec      	bcc.n	800774e <PUZ_USBPD_INIT+0x62>
	}

	USBPD_IDHeaderVDO_TypeDef ID_Header;
	ID_Header.b30.VID = 42069;
 8007774:	2308      	movs	r3, #8
 8007776:	18fb      	adds	r3, r7, r3
 8007778:	4a53      	ldr	r2, [pc, #332]	@ (80078c8 <PUZ_USBPD_INIT+0x1dc>)
 800777a:	801a      	strh	r2, [r3, #0]
	ID_Header.b30.ConnectorType = 2;
 800777c:	200a      	movs	r0, #10
 800777e:	183b      	adds	r3, r7, r0
 8007780:	781a      	ldrb	r2, [r3, #0]
 8007782:	2160      	movs	r1, #96	@ 0x60
 8007784:	438a      	bics	r2, r1
 8007786:	1c11      	adds	r1, r2, #0
 8007788:	2240      	movs	r2, #64	@ 0x40
 800778a:	430a      	orrs	r2, r1
 800778c:	701a      	strb	r2, [r3, #0]
	ID_Header.b30.ProductTypeDFP = 0;
 800778e:	183b      	adds	r3, r7, r0
 8007790:	881a      	ldrh	r2, [r3, #0]
 8007792:	494e      	ldr	r1, [pc, #312]	@ (80078cc <PUZ_USBPD_INIT+0x1e0>)
 8007794:	400a      	ands	r2, r1
 8007796:	801a      	strh	r2, [r3, #0]
	ID_Header.b30.ModalOperation = 1;
 8007798:	200b      	movs	r0, #11
 800779a:	183b      	adds	r3, r7, r0
 800779c:	781a      	ldrb	r2, [r3, #0]
 800779e:	2104      	movs	r1, #4
 80077a0:	430a      	orrs	r2, r1
 80077a2:	701a      	strb	r2, [r3, #0]
	ID_Header.b30.ProductTypeUFPorCP = 2;
 80077a4:	183b      	adds	r3, r7, r0
 80077a6:	781a      	ldrb	r2, [r3, #0]
 80077a8:	2138      	movs	r1, #56	@ 0x38
 80077aa:	438a      	bics	r2, r1
 80077ac:	1c11      	adds	r1, r2, #0
 80077ae:	2210      	movs	r2, #16
 80077b0:	430a      	orrs	r2, r1
 80077b2:	701a      	strb	r2, [r3, #0]
	ID_Header.b30.USBDevCapability = 0;
 80077b4:	183b      	adds	r3, r7, r0
 80077b6:	781a      	ldrb	r2, [r3, #0]
 80077b8:	2140      	movs	r1, #64	@ 0x40
 80077ba:	438a      	bics	r2, r1
 80077bc:	701a      	strb	r2, [r3, #0]
	ID_Header.b30.USBDevCapability = 0;
 80077be:	183b      	adds	r3, r7, r0
 80077c0:	781a      	ldrb	r2, [r3, #0]
 80077c2:	2140      	movs	r1, #64	@ 0x40
 80077c4:	438a      	bics	r2, r1
 80077c6:	701a      	strb	r2, [r3, #0]

	Port_Data[0].Identity.IDHeader = ID_Header;
 80077c8:	4b3d      	ldr	r3, [pc, #244]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	64da      	str	r2, [r3, #76]	@ 0x4c
	Port_Data[0].Identity.CertStatVDO.d32 = 0x00080085;
 80077d0:	4b3b      	ldr	r3, [pc, #236]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a3e      	ldr	r2, [pc, #248]	@ (80078d0 <PUZ_USBPD_INIT+0x1e4>)
 80077d6:	651a      	str	r2, [r3, #80]	@ 0x50
	Port_Data[0].Identity.ProductVDO.b.USBProductId = 0x0420;
 80077d8:	4b39      	ldr	r3, [pc, #228]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2254      	movs	r2, #84	@ 0x54
 80077de:	189b      	adds	r3, r3, r2
 80077e0:	2284      	movs	r2, #132	@ 0x84
 80077e2:	00d2      	lsls	r2, r2, #3
 80077e4:	805a      	strh	r2, [r3, #2]
	Port_Data[0].Identity.ProductVDO.b.bcdDevice = 0x0069;
 80077e6:	4b36      	ldr	r3, [pc, #216]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2254      	movs	r2, #84	@ 0x54
 80077ec:	2169      	movs	r1, #105	@ 0x69
 80077ee:	5299      	strh	r1, [r3, r2]
	Port_Data[0].Identity.UFP_VDO.d32 = 0x62000012;
 80077f0:	4b33      	ldr	r3, [pc, #204]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a37      	ldr	r2, [pc, #220]	@ (80078d4 <PUZ_USBPD_INIT+0x1e8>)
 80077f6:	665a      	str	r2, [r3, #100]	@ 0x64
	Port_Data[0].Identity.AMA_VDO_Presence = 0;
 80077f8:	4b31      	ldr	r3, [pc, #196]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	226c      	movs	r2, #108	@ 0x6c
 80077fe:	5c99      	ldrb	r1, [r3, r2]
 8007800:	2002      	movs	r0, #2
 8007802:	4381      	bics	r1, r0
 8007804:	5499      	strb	r1, [r3, r2]
	Port_Data[0].Identity.DFP_VDO_Presence = 0;
 8007806:	4b2e      	ldr	r3, [pc, #184]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	226c      	movs	r2, #108	@ 0x6c
 800780c:	5c99      	ldrb	r1, [r3, r2]
 800780e:	2010      	movs	r0, #16
 8007810:	4381      	bics	r1, r0
 8007812:	5499      	strb	r1, [r3, r2]
	Port_Data[0].Identity.UFP_VDO_Presence = 1;
 8007814:	4b2a      	ldr	r3, [pc, #168]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	226c      	movs	r2, #108	@ 0x6c
 800781a:	5c99      	ldrb	r1, [r3, r2]
 800781c:	2008      	movs	r0, #8
 800781e:	4301      	orrs	r1, r0
 8007820:	5499      	strb	r1, [r3, r2]

	Port_Data[0].numSVIDs = 1;
 8007822:	4b27      	ldr	r3, [pc, #156]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2201      	movs	r2, #1
 8007828:	70da      	strb	r2, [r3, #3]
	Port_Data[0].SVIDs[0] = 0xFF01;
 800782a:	4b25      	ldr	r3, [pc, #148]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	22ff      	movs	r2, #255	@ 0xff
 8007830:	4252      	negs	r2, r2
 8007832:	809a      	strh	r2, [r3, #4]

	Port_Data[0].DP_MODE = 0x00280045;
 8007834:	4b22      	ldr	r3, [pc, #136]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4a27      	ldr	r2, [pc, #156]	@ (80078d8 <PUZ_USBPD_INIT+0x1ec>)
 800783a:	645a      	str	r2, [r3, #68]	@ 0x44

	Port_Data[0].orientation = NONE;
 800783c:	4b20      	ldr	r3, [pc, #128]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2248      	movs	r2, #72	@ 0x48
 8007842:	2100      	movs	r1, #0
 8007844:	5499      	strb	r1, [r3, r2]
	I2C_init();
 8007846:	f001 f81b 	bl	8008880 <I2C_init>

	if(Port_Data[0].boardVerion != 0){
 800784a:	4b1d      	ldr	r3, [pc, #116]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d031      	beq.n	80078b8 <PUZ_USBPD_INIT+0x1cc>
		INA234_READ();
 8007854:	f000 fc5e 	bl	8008114 <INA234_READ>
		Port_Data[0].idleConsup = ADC_Vals[2];
 8007858:	4b19      	ldr	r3, [pc, #100]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a1f      	ldr	r2, [pc, #124]	@ (80078dc <PUZ_USBPD_INIT+0x1f0>)
 800785e:	6892      	ldr	r2, [r2, #8]
 8007860:	61da      	str	r2, [r3, #28]

		TIM2->CCR2 = TIM2->ARR / 10;
 8007862:	2380      	movs	r3, #128	@ 0x80
 8007864:	05db      	lsls	r3, r3, #23
 8007866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007868:	2280      	movs	r2, #128	@ 0x80
 800786a:	05d4      	lsls	r4, r2, #23
 800786c:	210a      	movs	r1, #10
 800786e:	0018      	movs	r0, r3
 8007870:	f7fe fcac 	bl	80061cc <__udivsi3>
 8007874:	0003      	movs	r3, r0
 8007876:	63a3      	str	r3, [r4, #56]	@ 0x38
		HAL_GPIO_WritePin(BL_Enable_GPIO_Port, BL_Enable_Pin, GPIO_PIN_SET);
 8007878:	23a0      	movs	r3, #160	@ 0xa0
 800787a:	05db      	lsls	r3, r3, #23
 800787c:	2201      	movs	r2, #1
 800787e:	2101      	movs	r1, #1
 8007880:	0018      	movs	r0, r3
 8007882:	f003 fd68 	bl	800b356 <HAL_GPIO_WritePin>
		osDelay(3);
 8007886:	2003      	movs	r0, #3
 8007888:	f007 f8ba 	bl	800ea00 <osDelay>

		INA234_READ();
 800788c:	f000 fc42 	bl	8008114 <INA234_READ>
		Port_Data[0].backlightPwrScale =  (ADC_Vals[2] - Port_Data[0].idleConsup) * 10;
 8007890:	4b12      	ldr	r3, [pc, #72]	@ (80078dc <PUZ_USBPD_INIT+0x1f0>)
 8007892:	689a      	ldr	r2, [r3, #8]
 8007894:	4b0a      	ldr	r3, [pc, #40]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	1ad1      	subs	r1, r2, r3
 800789c:	4b08      	ldr	r3, [pc, #32]	@ (80078c0 <PUZ_USBPD_INIT+0x1d4>)
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	000b      	movs	r3, r1
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	185b      	adds	r3, r3, r1
 80078a6:	005b      	lsls	r3, r3, #1
 80078a8:	6213      	str	r3, [r2, #32]
		HAL_GPIO_WritePin(BL_Enable_GPIO_Port, BL_Enable_Pin, GPIO_PIN_RESET);
 80078aa:	23a0      	movs	r3, #160	@ 0xa0
 80078ac:	05db      	lsls	r3, r3, #23
 80078ae:	2200      	movs	r2, #0
 80078b0:	2101      	movs	r1, #1
 80078b2:	0018      	movs	r0, r3
 80078b4:	f003 fd4f 	bl	800b356 <HAL_GPIO_WritePin>

	}

}
 80078b8:	46c0      	nop			@ (mov r8, r8)
 80078ba:	46bd      	mov	sp, r7
 80078bc:	b005      	add	sp, #20
 80078be:	bd90      	pop	{r4, r7, pc}
 80078c0:	2000030c 	.word	0x2000030c
 80078c4:	50000c00 	.word	0x50000c00
 80078c8:	ffffa455 	.word	0xffffa455
 80078cc:	fffffc7f 	.word	0xfffffc7f
 80078d0:	00080085 	.word	0x00080085
 80078d4:	62000012 	.word	0x62000012
 80078d8:	00280045 	.word	0x00280045
 80078dc:	200002fc 	.word	0x200002fc

080078e0 <PUZ_USBPD_StorePDOs>:

void PUZ_USBPD_StorePDOs(uint8_t PortNum, uint8_t *Ptr, uint32_t Size){
 80078e0:	b590      	push	{r4, r7, lr}
 80078e2:	b087      	sub	sp, #28
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60b9      	str	r1, [r7, #8]
 80078e8:	607a      	str	r2, [r7, #4]
 80078ea:	240f      	movs	r4, #15
 80078ec:	193b      	adds	r3, r7, r4
 80078ee:	1c02      	adds	r2, r0, #0
 80078f0:	701a      	strb	r2, [r3, #0]
	if (Size <= (USBPD_MAX_NB_PDO * 4)){
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2b1c      	cmp	r3, #28
 80078f6:	d831      	bhi.n	800795c <PUZ_USBPD_StorePDOs+0x7c>
	  uint8_t* rdo;
	  Port_Data[PortNum].numPDOs = (Size / 4);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	0898      	lsrs	r0, r3, #2
 80078fc:	4b19      	ldr	r3, [pc, #100]	@ (8007964 <PUZ_USBPD_StorePDOs+0x84>)
 80078fe:	6819      	ldr	r1, [r3, #0]
 8007900:	193b      	adds	r3, r7, r4
 8007902:	781a      	ldrb	r2, [r3, #0]
 8007904:	0013      	movs	r3, r2
 8007906:	00db      	lsls	r3, r3, #3
 8007908:	1a9b      	subs	r3, r3, r2
 800790a:	011b      	lsls	r3, r3, #4
 800790c:	18cb      	adds	r3, r1, r3
 800790e:	b2c2      	uxtb	r2, r0
 8007910:	705a      	strb	r2, [r3, #1]

	  for (uint32_t index = 0; index < (Size / 4); index++){
 8007912:	2300      	movs	r3, #0
 8007914:	617b      	str	r3, [r7, #20]
 8007916:	e01b      	b.n	8007950 <PUZ_USBPD_StorePDOs+0x70>
		rdo = (uint8_t*)&Port_Data[PortNum].PDOs[index];
 8007918:	4b12      	ldr	r3, [pc, #72]	@ (8007964 <PUZ_USBPD_StorePDOs+0x84>)
 800791a:	6819      	ldr	r1, [r3, #0]
 800791c:	230f      	movs	r3, #15
 800791e:	18fb      	adds	r3, r7, r3
 8007920:	781a      	ldrb	r2, [r3, #0]
 8007922:	0013      	movs	r3, r2
 8007924:	00db      	lsls	r3, r3, #3
 8007926:	1a9b      	subs	r3, r3, r2
 8007928:	011b      	lsls	r3, r3, #4
 800792a:	18ca      	adds	r2, r1, r3
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	3308      	adds	r3, #8
 8007930:	009b      	lsls	r3, r3, #2
 8007932:	18d3      	adds	r3, r2, r3
 8007934:	3304      	adds	r3, #4
 8007936:	613b      	str	r3, [r7, #16]
		(void)memcpy(rdo, (Ptr + (index * 4u)), (4u * sizeof(uint8_t)));
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	68ba      	ldr	r2, [r7, #8]
 800793e:	18d1      	adds	r1, r2, r3
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	2204      	movs	r2, #4
 8007944:	0018      	movs	r0, r3
 8007946:	f00d fc97 	bl	8015278 <memcpy>
	  for (uint32_t index = 0; index < (Size / 4); index++){
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	3301      	adds	r3, #1
 800794e:	617b      	str	r3, [r7, #20]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	089b      	lsrs	r3, r3, #2
 8007954:	697a      	ldr	r2, [r7, #20]
 8007956:	429a      	cmp	r2, r3
 8007958:	d3de      	bcc.n	8007918 <PUZ_USBPD_StorePDOs+0x38>
	  }
	}
	return;
 800795a:	46c0      	nop			@ (mov r8, r8)
 800795c:	46c0      	nop			@ (mov r8, r8)

}
 800795e:	46bd      	mov	sp, r7
 8007960:	b007      	add	sp, #28
 8007962:	bd90      	pop	{r4, r7, pc}
 8007964:	2000030c 	.word	0x2000030c

08007968 <PUZ_USBPD_SNK_Capability>:

void PUZ_USBPD_SNK_Capability(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType){
 8007968:	b5b0      	push	{r4, r5, r7, lr}
 800796a:	b08c      	sub	sp, #48	@ 0x30
 800796c:	af00      	add	r7, sp, #0
 800796e:	60b9      	str	r1, [r7, #8]
 8007970:	607a      	str	r2, [r7, #4]
 8007972:	240f      	movs	r4, #15
 8007974:	193b      	adds	r3, r7, r4
 8007976:	1c02      	adds	r2, r0, #0
 8007978:	701a      	strb	r2, [r3, #0]

	int PDO_Index = 0;
 800797a:	2300      	movs	r3, #0
 800797c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	PDO_Types PDO_type;
	int maxCurIndex;
	Port_Data[PortNum].maxCurrent= 0;
 800797e:	4bd6      	ldr	r3, [pc, #856]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 8007980:	6819      	ldr	r1, [r3, #0]
 8007982:	193b      	adds	r3, r7, r4
 8007984:	781a      	ldrb	r2, [r3, #0]
 8007986:	0013      	movs	r3, r2
 8007988:	00db      	lsls	r3, r3, #3
 800798a:	1a9b      	subs	r3, r3, r2
 800798c:	011b      	lsls	r3, r3, #4
 800798e:	18cb      	adds	r3, r1, r3
 8007990:	2200      	movs	r2, #0
 8007992:	641a      	str	r2, [r3, #64]	@ 0x40
	for(PDO_Index = 0; PDO_Index < Port_Data[PortNum].numPDOs; PDO_Index++){
 8007994:	2300      	movs	r3, #0
 8007996:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007998:	e0e6      	b.n	8007b68 <PUZ_USBPD_SNK_Capability+0x200>
		uint32_t PDO_raw = Port_Data[PortNum].PDOs[PDO_Index];
 800799a:	4bcf      	ldr	r3, [pc, #828]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 800799c:	6819      	ldr	r1, [r3, #0]
 800799e:	230f      	movs	r3, #15
 80079a0:	18fb      	adds	r3, r7, r3
 80079a2:	781a      	ldrb	r2, [r3, #0]
 80079a4:	0013      	movs	r3, r2
 80079a6:	00db      	lsls	r3, r3, #3
 80079a8:	1a9b      	subs	r3, r3, r2
 80079aa:	011b      	lsls	r3, r3, #4
 80079ac:	18ca      	adds	r2, r1, r3
 80079ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b0:	3308      	adds	r3, #8
 80079b2:	009b      	lsls	r3, r3, #2
 80079b4:	18d3      	adds	r3, r2, r3
 80079b6:	3304      	adds	r3, #4
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	617b      	str	r3, [r7, #20]
		PDO_type = (PDO_Types)((PDO_raw & 0xC0000000) >> 30);
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	0f9a      	lsrs	r2, r3, #30
 80079c0:	212b      	movs	r1, #43	@ 0x2b
 80079c2:	187b      	adds	r3, r7, r1
 80079c4:	701a      	strb	r2, [r3, #0]

		int milivoltage_max = 0;
 80079c6:	2300      	movs	r3, #0
 80079c8:	623b      	str	r3, [r7, #32]
		int milivoltage_min = 0;
 80079ca:	2300      	movs	r3, #0
 80079cc:	61fb      	str	r3, [r7, #28]
		int miliamperage = 0;
 80079ce:	2300      	movs	r3, #0
 80079d0:	61bb      	str	r3, [r7, #24]

		switch(PDO_type){
 80079d2:	187b      	adds	r3, r7, r1
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	2b03      	cmp	r3, #3
 80079d8:	d059      	beq.n	8007a8e <PUZ_USBPD_SNK_Capability+0x126>
 80079da:	dd00      	ble.n	80079de <PUZ_USBPD_SNK_Capability+0x76>
 80079dc:	e073      	b.n	8007ac6 <PUZ_USBPD_SNK_Capability+0x15e>
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d033      	beq.n	8007a4a <PUZ_USBPD_SNK_Capability+0xe2>
 80079e2:	dc70      	bgt.n	8007ac6 <PUZ_USBPD_SNK_Capability+0x15e>
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d002      	beq.n	80079ee <PUZ_USBPD_SNK_Capability+0x86>
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d017      	beq.n	8007a1c <PUZ_USBPD_SNK_Capability+0xb4>
							milivoltage_min = ((PDO_raw & 0x0000FF00) >> 8)*100;
							miliamperage = (PDO_raw & 0x0000007F)*50;
					}
					break;
				default:
					break;
 80079ec:	e06b      	b.n	8007ac6 <PUZ_USBPD_SNK_Capability+0x15e>
					milivoltage_max = ((PDO_raw & 0x000FFC00) >> 10)*50;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	0a9b      	lsrs	r3, r3, #10
 80079f2:	059b      	lsls	r3, r3, #22
 80079f4:	0d9b      	lsrs	r3, r3, #22
 80079f6:	2232      	movs	r2, #50	@ 0x32
 80079f8:	4353      	muls	r3, r2
 80079fa:	623b      	str	r3, [r7, #32]
					milivoltage_min = ((PDO_raw & 0x000FFC00) >> 10)*50;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	0a9b      	lsrs	r3, r3, #10
 8007a00:	059b      	lsls	r3, r3, #22
 8007a02:	0d9b      	lsrs	r3, r3, #22
 8007a04:	2232      	movs	r2, #50	@ 0x32
 8007a06:	4353      	muls	r3, r2
 8007a08:	61fb      	str	r3, [r7, #28]
					miliamperage = (PDO_raw & 0x000003FF)*10;
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	059b      	lsls	r3, r3, #22
 8007a0e:	0d9a      	lsrs	r2, r3, #22
 8007a10:	0013      	movs	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	189b      	adds	r3, r3, r2
 8007a16:	005b      	lsls	r3, r3, #1
 8007a18:	61bb      	str	r3, [r7, #24]
					break;
 8007a1a:	e057      	b.n	8007acc <PUZ_USBPD_SNK_Capability+0x164>
					milivoltage_max = ((PDO_raw & 0x3FF00000) >> 10)*50;
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	0a9b      	lsrs	r3, r3, #10
 8007a20:	4aae      	ldr	r2, [pc, #696]	@ (8007cdc <PUZ_USBPD_SNK_Capability+0x374>)
 8007a22:	4013      	ands	r3, r2
 8007a24:	2232      	movs	r2, #50	@ 0x32
 8007a26:	4353      	muls	r3, r2
 8007a28:	623b      	str	r3, [r7, #32]
					milivoltage_min = ((PDO_raw & 0x000FFC00) >> 10)*50;
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	0a9b      	lsrs	r3, r3, #10
 8007a2e:	059b      	lsls	r3, r3, #22
 8007a30:	0d9b      	lsrs	r3, r3, #22
 8007a32:	2232      	movs	r2, #50	@ 0x32
 8007a34:	4353      	muls	r3, r2
 8007a36:	61fb      	str	r3, [r7, #28]
					miliamperage = (PDO_raw & 0x000003FF)*10;
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	059b      	lsls	r3, r3, #22
 8007a3c:	0d9a      	lsrs	r2, r3, #22
 8007a3e:	0013      	movs	r3, r2
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	189b      	adds	r3, r3, r2
 8007a44:	005b      	lsls	r3, r3, #1
 8007a46:	61bb      	str	r3, [r7, #24]
					break;
 8007a48:	e040      	b.n	8007acc <PUZ_USBPD_SNK_Capability+0x164>
					milivoltage_max = ((PDO_raw & 0x3FF00000) >> 10)*50;
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	0a9b      	lsrs	r3, r3, #10
 8007a4e:	4aa3      	ldr	r2, [pc, #652]	@ (8007cdc <PUZ_USBPD_SNK_Capability+0x374>)
 8007a50:	4013      	ands	r3, r2
 8007a52:	2232      	movs	r2, #50	@ 0x32
 8007a54:	4353      	muls	r3, r2
 8007a56:	623b      	str	r3, [r7, #32]
					milivoltage_min = ((PDO_raw & 0x000FFC00) >> 10)*50;
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	0a9b      	lsrs	r3, r3, #10
 8007a5c:	059b      	lsls	r3, r3, #22
 8007a5e:	0d9b      	lsrs	r3, r3, #22
 8007a60:	2232      	movs	r2, #50	@ 0x32
 8007a62:	4353      	muls	r3, r2
 8007a64:	61fb      	str	r3, [r7, #28]
					miliamperage = ((PDO_raw & 0x000003FF)*250000)/milivoltage_max;
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	059b      	lsls	r3, r3, #22
 8007a6a:	0d99      	lsrs	r1, r3, #22
 8007a6c:	000a      	movs	r2, r1
 8007a6e:	0152      	lsls	r2, r2, #5
 8007a70:	1a52      	subs	r2, r2, r1
 8007a72:	0193      	lsls	r3, r2, #6
 8007a74:	1a9b      	subs	r3, r3, r2
 8007a76:	00db      	lsls	r3, r3, #3
 8007a78:	185b      	adds	r3, r3, r1
 8007a7a:	011b      	lsls	r3, r3, #4
 8007a7c:	001a      	movs	r2, r3
 8007a7e:	6a3b      	ldr	r3, [r7, #32]
 8007a80:	0019      	movs	r1, r3
 8007a82:	0010      	movs	r0, r2
 8007a84:	f7fe fba2 	bl	80061cc <__udivsi3>
 8007a88:	0003      	movs	r3, r0
 8007a8a:	61bb      	str	r3, [r7, #24]
					break;
 8007a8c:	e01e      	b.n	8007acc <PUZ_USBPD_SNK_Capability+0x164>
					if((PDO_Types)((PDO_raw & 0x30000000) >> 28) == 0){
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	0f1b      	lsrs	r3, r3, #28
 8007a92:	2203      	movs	r2, #3
 8007a94:	4013      	ands	r3, r2
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d116      	bne.n	8007aca <PUZ_USBPD_SNK_Capability+0x162>
							milivoltage_max = ((PDO_raw & 0x01FE0000) >> 17)*100;
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	0c5b      	lsrs	r3, r3, #17
 8007aa0:	22ff      	movs	r2, #255	@ 0xff
 8007aa2:	4013      	ands	r3, r2
 8007aa4:	2264      	movs	r2, #100	@ 0x64
 8007aa6:	4353      	muls	r3, r2
 8007aa8:	623b      	str	r3, [r7, #32]
							milivoltage_min = ((PDO_raw & 0x0000FF00) >> 8)*100;
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	0a1b      	lsrs	r3, r3, #8
 8007aae:	22ff      	movs	r2, #255	@ 0xff
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	2264      	movs	r2, #100	@ 0x64
 8007ab4:	4353      	muls	r3, r2
 8007ab6:	61fb      	str	r3, [r7, #28]
							miliamperage = (PDO_raw & 0x0000007F)*50;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	227f      	movs	r2, #127	@ 0x7f
 8007abc:	4013      	ands	r3, r2
 8007abe:	2232      	movs	r2, #50	@ 0x32
 8007ac0:	4353      	muls	r3, r2
 8007ac2:	61bb      	str	r3, [r7, #24]
					break;
 8007ac4:	e001      	b.n	8007aca <PUZ_USBPD_SNK_Capability+0x162>
					break;
 8007ac6:	46c0      	nop			@ (mov r8, r8)
 8007ac8:	e000      	b.n	8007acc <PUZ_USBPD_SNK_Capability+0x164>
					break;
 8007aca:	46c0      	nop			@ (mov r8, r8)
		}
		//checking if supply can provide 5V at 3A
		if((milivoltage_max >= 5000) && (milivoltage_min <= 5000) && ( miliamperage >= 3000)){
 8007acc:	6a3b      	ldr	r3, [r7, #32]
 8007ace:	4a84      	ldr	r2, [pc, #528]	@ (8007ce0 <PUZ_USBPD_SNK_Capability+0x378>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	dd22      	ble.n	8007b1a <PUZ_USBPD_SNK_Capability+0x1b2>
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	4a83      	ldr	r2, [pc, #524]	@ (8007ce4 <PUZ_USBPD_SNK_Capability+0x37c>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	dc1e      	bgt.n	8007b1a <PUZ_USBPD_SNK_Capability+0x1b2>
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	4a82      	ldr	r2, [pc, #520]	@ (8007ce8 <PUZ_USBPD_SNK_Capability+0x380>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	dd1a      	ble.n	8007b1a <PUZ_USBPD_SNK_Capability+0x1b2>
			Port_Data[PortNum].maxCurrent = miliamperage;
 8007ae4:	4b7c      	ldr	r3, [pc, #496]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 8007ae6:	6819      	ldr	r1, [r3, #0]
 8007ae8:	200f      	movs	r0, #15
 8007aea:	183b      	adds	r3, r7, r0
 8007aec:	781a      	ldrb	r2, [r3, #0]
 8007aee:	0013      	movs	r3, r2
 8007af0:	00db      	lsls	r3, r3, #3
 8007af2:	1a9b      	subs	r3, r3, r2
 8007af4:	011b      	lsls	r3, r3, #4
 8007af6:	18cb      	adds	r3, r1, r3
 8007af8:	69ba      	ldr	r2, [r7, #24]
 8007afa:	641a      	str	r2, [r3, #64]	@ 0x40
			Port_Data[PortNum].mismatch = 0;
 8007afc:	4b76      	ldr	r3, [pc, #472]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 8007afe:	6819      	ldr	r1, [r3, #0]
 8007b00:	183b      	adds	r3, r7, r0
 8007b02:	781a      	ldrb	r2, [r3, #0]
 8007b04:	0013      	movs	r3, r2
 8007b06:	00db      	lsls	r3, r3, #3
 8007b08:	1a9b      	subs	r3, r3, r2
 8007b0a:	011b      	lsls	r3, r3, #4
 8007b0c:	18cb      	adds	r3, r1, r3
 8007b0e:	2200      	movs	r2, #0
 8007b10:	709a      	strb	r2, [r3, #2]
			PDO_Index += 1;
 8007b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b14:	3301      	adds	r3, #1
 8007b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 8007b18:	e036      	b.n	8007b88 <PUZ_USBPD_SNK_Capability+0x220>
		} else if((milivoltage_max >= 5000) && (milivoltage_min <= 5000) && ( miliamperage > Port_Data[PortNum].maxCurrent) ){
 8007b1a:	6a3b      	ldr	r3, [r7, #32]
 8007b1c:	4a70      	ldr	r2, [pc, #448]	@ (8007ce0 <PUZ_USBPD_SNK_Capability+0x378>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	dd1f      	ble.n	8007b62 <PUZ_USBPD_SNK_Capability+0x1fa>
 8007b22:	69fb      	ldr	r3, [r7, #28]
 8007b24:	4a6f      	ldr	r2, [pc, #444]	@ (8007ce4 <PUZ_USBPD_SNK_Capability+0x37c>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	dc1b      	bgt.n	8007b62 <PUZ_USBPD_SNK_Capability+0x1fa>
 8007b2a:	4b6b      	ldr	r3, [pc, #428]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 8007b2c:	6819      	ldr	r1, [r3, #0]
 8007b2e:	200f      	movs	r0, #15
 8007b30:	183b      	adds	r3, r7, r0
 8007b32:	781a      	ldrb	r2, [r3, #0]
 8007b34:	0013      	movs	r3, r2
 8007b36:	00db      	lsls	r3, r3, #3
 8007b38:	1a9b      	subs	r3, r3, r2
 8007b3a:	011b      	lsls	r3, r3, #4
 8007b3c:	18cb      	adds	r3, r1, r3
 8007b3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d20d      	bcs.n	8007b62 <PUZ_USBPD_SNK_Capability+0x1fa>
			Port_Data[PortNum].maxCurrent = miliamperage;
 8007b46:	4b64      	ldr	r3, [pc, #400]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 8007b48:	6819      	ldr	r1, [r3, #0]
 8007b4a:	183b      	adds	r3, r7, r0
 8007b4c:	781a      	ldrb	r2, [r3, #0]
 8007b4e:	0013      	movs	r3, r2
 8007b50:	00db      	lsls	r3, r3, #3
 8007b52:	1a9b      	subs	r3, r3, r2
 8007b54:	011b      	lsls	r3, r3, #4
 8007b56:	18cb      	adds	r3, r1, r3
 8007b58:	69ba      	ldr	r2, [r7, #24]
 8007b5a:	641a      	str	r2, [r3, #64]	@ 0x40
			maxCurIndex = PDO_Index+1;
 8007b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b5e:	3301      	adds	r3, #1
 8007b60:	627b      	str	r3, [r7, #36]	@ 0x24
	for(PDO_Index = 0; PDO_Index < Port_Data[PortNum].numPDOs; PDO_Index++){
 8007b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b64:	3301      	adds	r3, #1
 8007b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b68:	4b5b      	ldr	r3, [pc, #364]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 8007b6a:	6819      	ldr	r1, [r3, #0]
 8007b6c:	230f      	movs	r3, #15
 8007b6e:	18fb      	adds	r3, r7, r3
 8007b70:	781a      	ldrb	r2, [r3, #0]
 8007b72:	0013      	movs	r3, r2
 8007b74:	00db      	lsls	r3, r3, #3
 8007b76:	1a9b      	subs	r3, r3, r2
 8007b78:	011b      	lsls	r3, r3, #4
 8007b7a:	18cb      	adds	r3, r1, r3
 8007b7c:	785b      	ldrb	r3, [r3, #1]
 8007b7e:	001a      	movs	r2, r3
 8007b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b82:	4293      	cmp	r3, r2
 8007b84:	da00      	bge.n	8007b88 <PUZ_USBPD_SNK_Capability+0x220>
 8007b86:	e708      	b.n	800799a <PUZ_USBPD_SNK_Capability+0x32>
		}
	}

	USBPD_SNKRDO_TypeDef rdo;
	rdo.d32 = 0;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	613b      	str	r3, [r7, #16]
	rdo.FixedVariableRDO.ObjectPosition = PDO_Index;
 8007b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b8e:	1c1a      	adds	r2, r3, #0
 8007b90:	2307      	movs	r3, #7
 8007b92:	4013      	ands	r3, r2
 8007b94:	b2da      	uxtb	r2, r3
 8007b96:	2413      	movs	r4, #19
 8007b98:	193b      	adds	r3, r7, r4
 8007b9a:	2107      	movs	r1, #7
 8007b9c:	400a      	ands	r2, r1
 8007b9e:	0110      	lsls	r0, r2, #4
 8007ba0:	781a      	ldrb	r2, [r3, #0]
 8007ba2:	2170      	movs	r1, #112	@ 0x70
 8007ba4:	438a      	bics	r2, r1
 8007ba6:	1c11      	adds	r1, r2, #0
 8007ba8:	1c02      	adds	r2, r0, #0
 8007baa:	430a      	orrs	r2, r1
 8007bac:	701a      	strb	r2, [r3, #0]
	rdo.FixedVariableRDO.NoUSBSuspend = 1;
 8007bae:	193b      	adds	r3, r7, r4
 8007bb0:	781a      	ldrb	r2, [r3, #0]
 8007bb2:	2101      	movs	r1, #1
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	701a      	strb	r2, [r3, #0]
	rdo.FixedVariableRDO.OperatingCurrentIn10mAunits = Port_Data[PortNum].maxCurrent/10;
 8007bb8:	4b47      	ldr	r3, [pc, #284]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 8007bba:	6819      	ldr	r1, [r3, #0]
 8007bbc:	250f      	movs	r5, #15
 8007bbe:	197b      	adds	r3, r7, r5
 8007bc0:	781a      	ldrb	r2, [r3, #0]
 8007bc2:	0013      	movs	r3, r2
 8007bc4:	00db      	lsls	r3, r3, #3
 8007bc6:	1a9b      	subs	r3, r3, r2
 8007bc8:	011b      	lsls	r3, r3, #4
 8007bca:	18cb      	adds	r3, r1, r3
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bce:	210a      	movs	r1, #10
 8007bd0:	0018      	movs	r0, r3
 8007bd2:	f7fe fafb 	bl	80061cc <__udivsi3>
 8007bd6:	0003      	movs	r3, r0
 8007bd8:	059b      	lsls	r3, r3, #22
 8007bda:	0d9b      	lsrs	r3, r3, #22
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	059b      	lsls	r3, r3, #22
 8007be0:	0d9b      	lsrs	r3, r3, #22
 8007be2:	029b      	lsls	r3, r3, #10
 8007be4:	693a      	ldr	r2, [r7, #16]
 8007be6:	4941      	ldr	r1, [pc, #260]	@ (8007cec <PUZ_USBPD_SNK_Capability+0x384>)
 8007be8:	400a      	ands	r2, r1
 8007bea:	4313      	orrs	r3, r2
 8007bec:	613b      	str	r3, [r7, #16]
	rdo.FixedVariableRDO.MaxOperatingCurrent10mAunits = Port_Data[PortNum].maxCurrent/10;
 8007bee:	4b3a      	ldr	r3, [pc, #232]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 8007bf0:	6819      	ldr	r1, [r3, #0]
 8007bf2:	197b      	adds	r3, r7, r5
 8007bf4:	781a      	ldrb	r2, [r3, #0]
 8007bf6:	0013      	movs	r3, r2
 8007bf8:	00db      	lsls	r3, r3, #3
 8007bfa:	1a9b      	subs	r3, r3, r2
 8007bfc:	011b      	lsls	r3, r3, #4
 8007bfe:	18cb      	adds	r3, r1, r3
 8007c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c02:	210a      	movs	r1, #10
 8007c04:	0018      	movs	r0, r3
 8007c06:	f7fe fae1 	bl	80061cc <__udivsi3>
 8007c0a:	0003      	movs	r3, r0
 8007c0c:	059b      	lsls	r3, r3, #22
 8007c0e:	0d9b      	lsrs	r3, r3, #22
 8007c10:	b29a      	uxth	r2, r3
 8007c12:	2310      	movs	r3, #16
 8007c14:	18fb      	adds	r3, r7, r3
 8007c16:	0592      	lsls	r2, r2, #22
 8007c18:	0d90      	lsrs	r0, r2, #22
 8007c1a:	881a      	ldrh	r2, [r3, #0]
 8007c1c:	0a92      	lsrs	r2, r2, #10
 8007c1e:	0292      	lsls	r2, r2, #10
 8007c20:	1c11      	adds	r1, r2, #0
 8007c22:	1c02      	adds	r2, r0, #0
 8007c24:	430a      	orrs	r2, r1
 8007c26:	801a      	strh	r2, [r3, #0]
	rdo.FixedVariableRDO.CapabilityMismatch = 0;
 8007c28:	193b      	adds	r3, r7, r4
 8007c2a:	781a      	ldrb	r2, [r3, #0]
 8007c2c:	2104      	movs	r1, #4
 8007c2e:	438a      	bics	r2, r1
 8007c30:	701a      	strb	r2, [r3, #0]
	*PtrPowerObjectType = USBPD_CORE_PDO_TYPE_FIXED;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	601a      	str	r2, [r3, #0]

	if(Port_Data[PortNum].mismatch){
 8007c38:	4b27      	ldr	r3, [pc, #156]	@ (8007cd8 <PUZ_USBPD_SNK_Capability+0x370>)
 8007c3a:	6819      	ldr	r1, [r3, #0]
 8007c3c:	197b      	adds	r3, r7, r5
 8007c3e:	781a      	ldrb	r2, [r3, #0]
 8007c40:	0013      	movs	r3, r2
 8007c42:	00db      	lsls	r3, r3, #3
 8007c44:	1a9b      	subs	r3, r3, r2
 8007c46:	011b      	lsls	r3, r3, #4
 8007c48:	18cb      	adds	r3, r1, r3
 8007c4a:	789b      	ldrb	r3, [r3, #2]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d01d      	beq.n	8007c8c <PUZ_USBPD_SNK_Capability+0x324>
		rdo.FixedVariableRDO.ObjectPosition = maxCurIndex;
 8007c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c52:	1c1a      	adds	r2, r3, #0
 8007c54:	2307      	movs	r3, #7
 8007c56:	4013      	ands	r3, r2
 8007c58:	b2da      	uxtb	r2, r3
 8007c5a:	193b      	adds	r3, r7, r4
 8007c5c:	2107      	movs	r1, #7
 8007c5e:	400a      	ands	r2, r1
 8007c60:	0110      	lsls	r0, r2, #4
 8007c62:	781a      	ldrb	r2, [r3, #0]
 8007c64:	2170      	movs	r1, #112	@ 0x70
 8007c66:	438a      	bics	r2, r1
 8007c68:	1c11      	adds	r1, r2, #0
 8007c6a:	1c02      	adds	r2, r0, #0
 8007c6c:	430a      	orrs	r2, r1
 8007c6e:	701a      	strb	r2, [r3, #0]
		rdo.FixedVariableRDO.ObjectPosition = 1;
 8007c70:	193b      	adds	r3, r7, r4
 8007c72:	781a      	ldrb	r2, [r3, #0]
 8007c74:	2170      	movs	r1, #112	@ 0x70
 8007c76:	438a      	bics	r2, r1
 8007c78:	1c11      	adds	r1, r2, #0
 8007c7a:	2210      	movs	r2, #16
 8007c7c:	430a      	orrs	r2, r1
 8007c7e:	701a      	strb	r2, [r3, #0]
		rdo.FixedVariableRDO.CapabilityMismatch = 1;
 8007c80:	193b      	adds	r3, r7, r4
 8007c82:	781a      	ldrb	r2, [r3, #0]
 8007c84:	2104      	movs	r1, #4
 8007c86:	430a      	orrs	r2, r1
 8007c88:	701a      	strb	r2, [r3, #0]
 8007c8a:	e06d      	b.n	8007d68 <PUZ_USBPD_SNK_Capability+0x400>
	} else {
		switch(PDO_type){
 8007c8c:	232b      	movs	r3, #43	@ 0x2b
 8007c8e:	18fb      	adds	r3, r7, r3
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	2b03      	cmp	r3, #3
 8007c94:	d02c      	beq.n	8007cf0 <PUZ_USBPD_SNK_Capability+0x388>
 8007c96:	dc57      	bgt.n	8007d48 <PUZ_USBPD_SNK_Capability+0x3e0>
 8007c98:	2b02      	cmp	r3, #2
 8007c9a:	d005      	beq.n	8007ca8 <PUZ_USBPD_SNK_Capability+0x340>
 8007c9c:	dc54      	bgt.n	8007d48 <PUZ_USBPD_SNK_Capability+0x3e0>
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d061      	beq.n	8007d66 <PUZ_USBPD_SNK_Capability+0x3fe>
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d004      	beq.n	8007cb0 <PUZ_USBPD_SNK_Capability+0x348>
 8007ca6:	e04f      	b.n	8007d48 <PUZ_USBPD_SNK_Capability+0x3e0>
		case FIXED:
			break;
		case VARIABLE:
			*PtrPowerObjectType = USBPD_CORE_PDO_TYPE_VARIABLE;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2202      	movs	r2, #2
 8007cac:	601a      	str	r2, [r3, #0]
			break;
 8007cae:	e05b      	b.n	8007d68 <PUZ_USBPD_SNK_Capability+0x400>
		case BATTERY:
			rdo.BatteryRDO.OperatingPowerIn250mWunits = 60;
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	4a0e      	ldr	r2, [pc, #56]	@ (8007cec <PUZ_USBPD_SNK_Capability+0x384>)
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	22f0      	movs	r2, #240	@ 0xf0
 8007cb8:	0212      	lsls	r2, r2, #8
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	613b      	str	r3, [r7, #16]
			rdo.BatteryRDO.MaxOperatingPowerIn250mWunits = 60;
 8007cbe:	2310      	movs	r3, #16
 8007cc0:	18fb      	adds	r3, r7, r3
 8007cc2:	881a      	ldrh	r2, [r3, #0]
 8007cc4:	0a92      	lsrs	r2, r2, #10
 8007cc6:	0292      	lsls	r2, r2, #10
 8007cc8:	1c11      	adds	r1, r2, #0
 8007cca:	223c      	movs	r2, #60	@ 0x3c
 8007ccc:	430a      	orrs	r2, r1
 8007cce:	801a      	strh	r2, [r3, #0]
			*PtrPowerObjectType = USBPD_CORE_PDO_TYPE_BATTERY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	601a      	str	r2, [r3, #0]
			break;
 8007cd6:	e047      	b.n	8007d68 <PUZ_USBPD_SNK_Capability+0x400>
 8007cd8:	2000030c 	.word	0x2000030c
 8007cdc:	000ffc00 	.word	0x000ffc00
 8007ce0:	00001387 	.word	0x00001387
 8007ce4:	00001388 	.word	0x00001388
 8007ce8:	00000bb7 	.word	0x00000bb7
 8007cec:	fff003ff 	.word	0xfff003ff
		case AUGMENTED:
			rdo.d32 = 0;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	613b      	str	r3, [r7, #16]
			rdo.ProgRDO.ObjectPosition = PDO_Index;
 8007cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cf6:	1c1a      	adds	r2, r3, #0
 8007cf8:	2307      	movs	r3, #7
 8007cfa:	4013      	ands	r3, r2
 8007cfc:	b2da      	uxtb	r2, r3
 8007cfe:	2413      	movs	r4, #19
 8007d00:	193b      	adds	r3, r7, r4
 8007d02:	2107      	movs	r1, #7
 8007d04:	400a      	ands	r2, r1
 8007d06:	0110      	lsls	r0, r2, #4
 8007d08:	781a      	ldrb	r2, [r3, #0]
 8007d0a:	2170      	movs	r1, #112	@ 0x70
 8007d0c:	438a      	bics	r2, r1
 8007d0e:	1c11      	adds	r1, r2, #0
 8007d10:	1c02      	adds	r2, r0, #0
 8007d12:	430a      	orrs	r2, r1
 8007d14:	701a      	strb	r2, [r3, #0]
			rdo.ProgRDO.NoUSBSuspend = 1;
 8007d16:	193b      	adds	r3, r7, r4
 8007d18:	781a      	ldrb	r2, [r3, #0]
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	430a      	orrs	r2, r1
 8007d1e:	701a      	strb	r2, [r3, #0]
			rdo.ProgRDO.OutputVoltageIn20mV = 250;
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	4a1f      	ldr	r2, [pc, #124]	@ (8007da0 <PUZ_USBPD_SNK_Capability+0x438>)
 8007d24:	4013      	ands	r3, r2
 8007d26:	22fa      	movs	r2, #250	@ 0xfa
 8007d28:	0252      	lsls	r2, r2, #9
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	613b      	str	r3, [r7, #16]
			rdo.ProgRDO.OperatingCurrentIn50mAunits = 60;
 8007d2e:	2310      	movs	r3, #16
 8007d30:	18fb      	adds	r3, r7, r3
 8007d32:	781a      	ldrb	r2, [r3, #0]
 8007d34:	217f      	movs	r1, #127	@ 0x7f
 8007d36:	438a      	bics	r2, r1
 8007d38:	1c11      	adds	r1, r2, #0
 8007d3a:	223c      	movs	r2, #60	@ 0x3c
 8007d3c:	430a      	orrs	r2, r1
 8007d3e:	701a      	strb	r2, [r3, #0]
			*PtrPowerObjectType = USBPD_CORE_PDO_TYPE_APDO;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2203      	movs	r2, #3
 8007d44:	601a      	str	r2, [r3, #0]
			break;
 8007d46:	e00f      	b.n	8007d68 <PUZ_USBPD_SNK_Capability+0x400>
		default:
			rdo.FixedVariableRDO.ObjectPosition = 1;
 8007d48:	2013      	movs	r0, #19
 8007d4a:	183b      	adds	r3, r7, r0
 8007d4c:	781a      	ldrb	r2, [r3, #0]
 8007d4e:	2170      	movs	r1, #112	@ 0x70
 8007d50:	438a      	bics	r2, r1
 8007d52:	1c11      	adds	r1, r2, #0
 8007d54:	2210      	movs	r2, #16
 8007d56:	430a      	orrs	r2, r1
 8007d58:	701a      	strb	r2, [r3, #0]
			rdo.FixedVariableRDO.CapabilityMismatch = 1;
 8007d5a:	183b      	adds	r3, r7, r0
 8007d5c:	781a      	ldrb	r2, [r3, #0]
 8007d5e:	2104      	movs	r1, #4
 8007d60:	430a      	orrs	r2, r1
 8007d62:	701a      	strb	r2, [r3, #0]
			break;
 8007d64:	e000      	b.n	8007d68 <PUZ_USBPD_SNK_Capability+0x400>
			break;
 8007d66:	46c0      	nop			@ (mov r8, r8)

		}
	}

	if(Port_Data[PortNum].maxCurrent  > 1550)	osThreadFlagsSet(I2C_dat.thread, 0x30);
 8007d68:	4b0e      	ldr	r3, [pc, #56]	@ (8007da4 <PUZ_USBPD_SNK_Capability+0x43c>)
 8007d6a:	6819      	ldr	r1, [r3, #0]
 8007d6c:	230f      	movs	r3, #15
 8007d6e:	18fb      	adds	r3, r7, r3
 8007d70:	781a      	ldrb	r2, [r3, #0]
 8007d72:	0013      	movs	r3, r2
 8007d74:	00db      	lsls	r3, r3, #3
 8007d76:	1a9b      	subs	r3, r3, r2
 8007d78:	011b      	lsls	r3, r3, #4
 8007d7a:	18cb      	adds	r3, r1, r3
 8007d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d7e:	4a0a      	ldr	r2, [pc, #40]	@ (8007da8 <PUZ_USBPD_SNK_Capability+0x440>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d905      	bls.n	8007d90 <PUZ_USBPD_SNK_Capability+0x428>
 8007d84:	4b09      	ldr	r3, [pc, #36]	@ (8007dac <PUZ_USBPD_SNK_Capability+0x444>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2130      	movs	r1, #48	@ 0x30
 8007d8a:	0018      	movs	r0, r3
 8007d8c:	f006 fd6e 	bl	800e86c <osThreadFlagsSet>

	*PtrRequestData = rdo.d32;
 8007d90:	693a      	ldr	r2, [r7, #16]
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	601a      	str	r2, [r3, #0]
}
 8007d96:	46c0      	nop			@ (mov r8, r8)
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	b00c      	add	sp, #48	@ 0x30
 8007d9c:	bdb0      	pop	{r4, r5, r7, pc}
 8007d9e:	46c0      	nop			@ (mov r8, r8)
 8007da0:	fff001ff 	.word	0xfff001ff
 8007da4:	2000030c 	.word	0x2000030c
 8007da8:	0000060e 	.word	0x0000060e
 8007dac:	20000004 	.word	0x20000004

08007db0 <PUZ_USBPD_VBUSVOLT>:

int PUZ_USBPD_VBUSVOLT(uint32_t Instance, uint32_t * pVoltage){
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
	int32_t ret = BSP_ERROR_NONE;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	60fb      	str	r3, [r7, #12]

	if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d802      	bhi.n	8007dca <PUZ_USBPD_VBUSVOLT+0x1a>
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d106      	bne.n	8007dd8 <PUZ_USBPD_VBUSVOLT+0x28>
	{
		ret = BSP_ERROR_WRONG_PARAM;
 8007dca:	2302      	movs	r3, #2
 8007dcc:	425b      	negs	r3, r3
 8007dce:	60fb      	str	r3, [r7, #12]
		*pVoltage = 0u;
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	601a      	str	r2, [r3, #0]
 8007dd6:	e019      	b.n	8007e0c <PUZ_USBPD_VBUSVOLT+0x5c>
	} else {
		uint32_t val = 0;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	60bb      	str	r3, [r7, #8]
		val = __LL_ADC_CALC_DATA_TO_VOLTAGE( VDDA_APPLI, ADC_Vals[0], LL_ADC_RESOLUTION_12B);
 8007ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8007e18 <PUZ_USBPD_VBUSVOLT+0x68>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a0e      	ldr	r2, [pc, #56]	@ (8007e1c <PUZ_USBPD_VBUSVOLT+0x6c>)
 8007de2:	4353      	muls	r3, r2
 8007de4:	490e      	ldr	r1, [pc, #56]	@ (8007e20 <PUZ_USBPD_VBUSVOLT+0x70>)
 8007de6:	0018      	movs	r0, r3
 8007de8:	f7fe f9f0 	bl	80061cc <__udivsi3>
 8007dec:	0003      	movs	r3, r0
 8007dee:	60bb      	str	r3, [r7, #8]
		val *= 582;
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	4a0c      	ldr	r2, [pc, #48]	@ (8007e24 <PUZ_USBPD_VBUSVOLT+0x74>)
 8007df4:	4353      	muls	r3, r2
 8007df6:	60bb      	str	r3, [r7, #8]
		val /= 100;
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	2164      	movs	r1, #100	@ 0x64
 8007dfc:	0018      	movs	r0, r3
 8007dfe:	f7fe f9e5 	bl	80061cc <__udivsi3>
 8007e02:	0003      	movs	r3, r0
 8007e04:	60bb      	str	r3, [r7, #8]
		*pVoltage = val ;
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	601a      	str	r2, [r3, #0]
	}
	return ret;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
}
 8007e0e:	0018      	movs	r0, r3
 8007e10:	46bd      	mov	sp, r7
 8007e12:	b004      	add	sp, #16
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	46c0      	nop			@ (mov r8, r8)
 8007e18:	200002fc 	.word	0x200002fc
 8007e1c:	00000ce4 	.word	0x00000ce4
 8007e20:	00000fff 	.word	0x00000fff
 8007e24:	00000246 	.word	0x00000246

08007e28 <PUZ_USBPD_DiscID>:

USBPD_StatusTypeDef PUZ_USBPD_DiscID(uint8_t PortNum, USBPD_DiscoveryIdentity_TypeDef *pIdentity){
 8007e28:	b590      	push	{r4, r7, lr}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	0002      	movs	r2, r0
 8007e30:	6039      	str	r1, [r7, #0]
 8007e32:	1dfb      	adds	r3, r7, #7
 8007e34:	701a      	strb	r2, [r3, #0]

	if(PortNum == 0){
 8007e36:	1dfb      	adds	r3, r7, #7
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d10b      	bne.n	8007e56 <PUZ_USBPD_DiscID+0x2e>
		*pIdentity = Port_Data[0].Identity;
 8007e3e:	4b08      	ldr	r3, [pc, #32]	@ (8007e60 <PUZ_USBPD_DiscID+0x38>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	683a      	ldr	r2, [r7, #0]
 8007e44:	334c      	adds	r3, #76	@ 0x4c
 8007e46:	cb13      	ldmia	r3!, {r0, r1, r4}
 8007e48:	c213      	stmia	r2!, {r0, r1, r4}
 8007e4a:	cb13      	ldmia	r3!, {r0, r1, r4}
 8007e4c:	c213      	stmia	r2!, {r0, r1, r4}
 8007e4e:	cb13      	ldmia	r3!, {r0, r1, r4}
 8007e50:	c213      	stmia	r2!, {r0, r1, r4}
		return USBPD_ACK;
 8007e52:	230f      	movs	r3, #15
 8007e54:	e000      	b.n	8007e58 <PUZ_USBPD_DiscID+0x30>
	}
	return USBPD_NAK;
 8007e56:	230e      	movs	r3, #14
}
 8007e58:	0018      	movs	r0, r3
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	b003      	add	sp, #12
 8007e5e:	bd90      	pop	{r4, r7, pc}
 8007e60:	2000030c 	.word	0x2000030c

08007e64 <PUZ_USBPD_DiscSVIDs>:


USBPD_StatusTypeDef PUZ_USBPD_DiscSVIDs(uint8_t PortNum, uint16_t **p_SVID_Info, uint8_t *pNbSVID){
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60b9      	str	r1, [r7, #8]
 8007e6c:	607a      	str	r2, [r7, #4]
 8007e6e:	210f      	movs	r1, #15
 8007e70:	187b      	adds	r3, r7, r1
 8007e72:	1c02      	adds	r2, r0, #0
 8007e74:	701a      	strb	r2, [r3, #0]
	if(PortNum == 0){
 8007e76:	187b      	adds	r3, r7, r1
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d10b      	bne.n	8007e96 <PUZ_USBPD_DiscSVIDs+0x32>
		*pNbSVID = Port_Data[0].numSVIDs;
 8007e7e:	4b08      	ldr	r3, [pc, #32]	@ (8007ea0 <PUZ_USBPD_DiscSVIDs+0x3c>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	78da      	ldrb	r2, [r3, #3]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	701a      	strb	r2, [r3, #0]
		*p_SVID_Info = Port_Data[0].SVIDs;
 8007e88:	4b05      	ldr	r3, [pc, #20]	@ (8007ea0 <PUZ_USBPD_DiscSVIDs+0x3c>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	1d1a      	adds	r2, r3, #4
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	601a      	str	r2, [r3, #0]
		return USBPD_ACK;
 8007e92:	230f      	movs	r3, #15
 8007e94:	e000      	b.n	8007e98 <PUZ_USBPD_DiscSVIDs+0x34>
	}
	return USBPD_NAK;
 8007e96:	230e      	movs	r3, #14
}
 8007e98:	0018      	movs	r0, r3
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	b004      	add	sp, #16
 8007e9e:	bd80      	pop	{r7, pc}
 8007ea0:	2000030c 	.word	0x2000030c

08007ea4 <PUZ_USBPD_DiscModes>:


USBPD_StatusTypeDef PUZ_USBPD_DiscModes(uint8_t PortNum, uint16_t SVID, uint32_t **p_ModeTab, uint8_t *NumberOfMode){
 8007ea4:	b590      	push	{r4, r7, lr}
 8007ea6:	b085      	sub	sp, #20
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60ba      	str	r2, [r7, #8]
 8007eac:	607b      	str	r3, [r7, #4]
 8007eae:	240f      	movs	r4, #15
 8007eb0:	193b      	adds	r3, r7, r4
 8007eb2:	1c02      	adds	r2, r0, #0
 8007eb4:	701a      	strb	r2, [r3, #0]
 8007eb6:	200c      	movs	r0, #12
 8007eb8:	183b      	adds	r3, r7, r0
 8007eba:	1c0a      	adds	r2, r1, #0
 8007ebc:	801a      	strh	r2, [r3, #0]
	if(PortNum == 0 && SVID == 0xFF01){
 8007ebe:	193b      	adds	r3, r7, r4
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d10f      	bne.n	8007ee6 <PUZ_USBPD_DiscModes+0x42>
 8007ec6:	183b      	adds	r3, r7, r0
 8007ec8:	881b      	ldrh	r3, [r3, #0]
 8007eca:	4a09      	ldr	r2, [pc, #36]	@ (8007ef0 <PUZ_USBPD_DiscModes+0x4c>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d10a      	bne.n	8007ee6 <PUZ_USBPD_DiscModes+0x42>
		*NumberOfMode = 1;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	701a      	strb	r2, [r3, #0]
		*p_ModeTab = &Port_Data[0].DP_MODE;
 8007ed6:	4b07      	ldr	r3, [pc, #28]	@ (8007ef4 <PUZ_USBPD_DiscModes+0x50>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	3344      	adds	r3, #68	@ 0x44
 8007edc:	001a      	movs	r2, r3
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	601a      	str	r2, [r3, #0]
		return USBPD_ACK;
 8007ee2:	230f      	movs	r3, #15
 8007ee4:	e000      	b.n	8007ee8 <PUZ_USBPD_DiscModes+0x44>
	}
	return USBPD_NAK;
 8007ee6:	230e      	movs	r3, #14
}
 8007ee8:	0018      	movs	r0, r3
 8007eea:	46bd      	mov	sp, r7
 8007eec:	b005      	add	sp, #20
 8007eee:	bd90      	pop	{r4, r7, pc}
 8007ef0:	0000ff01 	.word	0x0000ff01
 8007ef4:	2000030c 	.word	0x2000030c

08007ef8 <PUZ_USBPD_Specifics>:

USBPD_StatusTypeDef PUZ_USBPD_Specifics(uint8_t PortNum, USBPD_VDM_Command_Typedef VDMCommand, uint8_t *pNbData, uint32_t *pVDO){
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	60b9      	str	r1, [r7, #8]
 8007f00:	607a      	str	r2, [r7, #4]
 8007f02:	603b      	str	r3, [r7, #0]
 8007f04:	210f      	movs	r1, #15
 8007f06:	187b      	adds	r3, r7, r1
 8007f08:	1c02      	adds	r2, r0, #0
 8007f0a:	701a      	strb	r2, [r3, #0]
	if(PortNum == 0){
 8007f0c:	187b      	adds	r3, r7, r1
 8007f0e:	781b      	ldrb	r3, [r3, #0]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d127      	bne.n	8007f64 <PUZ_USBPD_Specifics+0x6c>
		switch(VDMCommand){
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	2b10      	cmp	r3, #16
 8007f18:	d004      	beq.n	8007f24 <PUZ_USBPD_Specifics+0x2c>
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	2b11      	cmp	r3, #17
 8007f1e:	d01c      	beq.n	8007f5a <PUZ_USBPD_Specifics+0x62>
			default:
				return USBPD_NAK;
 8007f20:	230e      	movs	r3, #14
 8007f22:	e020      	b.n	8007f66 <PUZ_USBPD_Specifics+0x6e>
				break;
			case SVDM_SPECIFIC_1:
					*pNbData = 1;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2201      	movs	r2, #1
 8007f28:	701a      	strb	r2, [r3, #0]
					*pVDO = 0x0000009A;
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	229a      	movs	r2, #154	@ 0x9a
 8007f2e:	601a      	str	r2, [r3, #0]
					if(Port_Data[0].maxCurrent > 1200){
 8007f30:	4b0f      	ldr	r3, [pc, #60]	@ (8007f70 <PUZ_USBPD_Specifics+0x78>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f36:	2396      	movs	r3, #150	@ 0x96
 8007f38:	00db      	lsls	r3, r3, #3
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d90f      	bls.n	8007f5e <PUZ_USBPD_Specifics+0x66>
						*pVDO |= 0x0000000C;
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	220c      	movs	r2, #12
 8007f44:	431a      	orrs	r2, r3
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	601a      	str	r2, [r3, #0]
						HAL_GPIO_WritePin(BL_Enable_GPIO_Port, BL_Enable_Pin, GPIO_PIN_SET);
 8007f4a:	23a0      	movs	r3, #160	@ 0xa0
 8007f4c:	05db      	lsls	r3, r3, #23
 8007f4e:	2201      	movs	r2, #1
 8007f50:	2101      	movs	r1, #1
 8007f52:	0018      	movs	r0, r3
 8007f54:	f003 f9ff 	bl	800b356 <HAL_GPIO_WritePin>
					} else {
					}
				break;
 8007f58:	e001      	b.n	8007f5e <PUZ_USBPD_Specifics+0x66>
			case SVDM_SPECIFIC_2:
				break;
 8007f5a:	46c0      	nop			@ (mov r8, r8)
 8007f5c:	e000      	b.n	8007f60 <PUZ_USBPD_Specifics+0x68>
				break;
 8007f5e:	46c0      	nop			@ (mov r8, r8)
		}
		return USBPD_ACK;
 8007f60:	230f      	movs	r3, #15
 8007f62:	e000      	b.n	8007f66 <PUZ_USBPD_Specifics+0x6e>
	}
	return USBPD_NAK;
 8007f64:	230e      	movs	r3, #14
}
 8007f66:	0018      	movs	r0, r3
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	b004      	add	sp, #16
 8007f6c:	bd80      	pop	{r7, pc}
 8007f6e:	46c0      	nop			@ (mov r8, r8)
 8007f70:	2000030c 	.word	0x2000030c

08007f74 <PUZ_USBPD_ENTER>:

USBPD_StatusTypeDef PUZ_USBPD_ENTER( uint8_t PortNum, uint16_t SVID, uint32_t ModeIndex){
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	603a      	str	r2, [r7, #0]
 8007f7c:	1dfb      	adds	r3, r7, #7
 8007f7e:	1c02      	adds	r2, r0, #0
 8007f80:	701a      	strb	r2, [r3, #0]
 8007f82:	1d3b      	adds	r3, r7, #4
 8007f84:	1c0a      	adds	r2, r1, #0
 8007f86:	801a      	strh	r2, [r3, #0]
	uint32_t SET = Port_Data[PortNum].orientation == FLIPPED ? 0x35 : ( Port_Data[PortNum].orientation == NORMAL ? 0x34 : 0x38);
 8007f88:	4b15      	ldr	r3, [pc, #84]	@ (8007fe0 <PUZ_USBPD_ENTER+0x6c>)
 8007f8a:	6819      	ldr	r1, [r3, #0]
 8007f8c:	1dfb      	adds	r3, r7, #7
 8007f8e:	781a      	ldrb	r2, [r3, #0]
 8007f90:	0013      	movs	r3, r2
 8007f92:	00db      	lsls	r3, r3, #3
 8007f94:	1a9b      	subs	r3, r3, r2
 8007f96:	011b      	lsls	r3, r3, #4
 8007f98:	18cb      	adds	r3, r1, r3
 8007f9a:	2248      	movs	r2, #72	@ 0x48
 8007f9c:	5c9b      	ldrb	r3, [r3, r2]
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	d010      	beq.n	8007fc4 <PUZ_USBPD_ENTER+0x50>
 8007fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8007fe0 <PUZ_USBPD_ENTER+0x6c>)
 8007fa4:	6819      	ldr	r1, [r3, #0]
 8007fa6:	1dfb      	adds	r3, r7, #7
 8007fa8:	781a      	ldrb	r2, [r3, #0]
 8007faa:	0013      	movs	r3, r2
 8007fac:	00db      	lsls	r3, r3, #3
 8007fae:	1a9b      	subs	r3, r3, r2
 8007fb0:	011b      	lsls	r3, r3, #4
 8007fb2:	18cb      	adds	r3, r1, r3
 8007fb4:	2248      	movs	r2, #72	@ 0x48
 8007fb6:	5c9b      	ldrb	r3, [r3, r2]
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d101      	bne.n	8007fc0 <PUZ_USBPD_ENTER+0x4c>
 8007fbc:	2334      	movs	r3, #52	@ 0x34
 8007fbe:	e002      	b.n	8007fc6 <PUZ_USBPD_ENTER+0x52>
 8007fc0:	2338      	movs	r3, #56	@ 0x38
 8007fc2:	e000      	b.n	8007fc6 <PUZ_USBPD_ENTER+0x52>
 8007fc4:	2335      	movs	r3, #53	@ 0x35
 8007fc6:	60fb      	str	r3, [r7, #12]
	osThreadFlagsSet(I2C_dat.thread, SET);
 8007fc8:	4b06      	ldr	r3, [pc, #24]	@ (8007fe4 <PUZ_USBPD_ENTER+0x70>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	68fa      	ldr	r2, [r7, #12]
 8007fce:	0011      	movs	r1, r2
 8007fd0:	0018      	movs	r0, r3
 8007fd2:	f006 fc4b 	bl	800e86c <osThreadFlagsSet>
	return USBPD_ACK;
 8007fd6:	230f      	movs	r3, #15
}
 8007fd8:	0018      	movs	r0, r3
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	b004      	add	sp, #16
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	2000030c 	.word	0x2000030c
 8007fe4:	20000004 	.word	0x20000004

08007fe8 <PUZ_USBPD_PlugDet>:

void PUZ_USBPD_PlugDet(uint8_t PortNum){
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	0002      	movs	r2, r0
 8007ff0:	1dfb      	adds	r3, r7, #7
 8007ff2:	701a      	strb	r2, [r3, #0]
	int CC = DPM_Params[PortNum].ActiveCCIs;
 8007ff4:	1dfb      	adds	r3, r7, #7
 8007ff6:	781a      	ldrb	r2, [r3, #0]
 8007ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8008064 <PUZ_USBPD_PlugDet+0x7c>)
 8007ffa:	0092      	lsls	r2, r2, #2
 8007ffc:	5cd3      	ldrb	r3, [r2, r3]
 8007ffe:	061b      	lsls	r3, r3, #24
 8008000:	0f9b      	lsrs	r3, r3, #30
 8008002:	b2db      	uxtb	r3, r3
 8008004:	60fb      	str	r3, [r7, #12]
	Port_Data[PortNum].orientation = CC == 1 ? FLIPPED : (CC == 2 ? NORMAL : NONE);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2b01      	cmp	r3, #1
 800800a:	d006      	beq.n	800801a <PUZ_USBPD_PlugDet+0x32>
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	3b02      	subs	r3, #2
 8008010:	425a      	negs	r2, r3
 8008012:	4153      	adcs	r3, r2
 8008014:	b2db      	uxtb	r3, r3
 8008016:	0018      	movs	r0, r3
 8008018:	e000      	b.n	800801c <PUZ_USBPD_PlugDet+0x34>
 800801a:	2002      	movs	r0, #2
 800801c:	4b12      	ldr	r3, [pc, #72]	@ (8008068 <PUZ_USBPD_PlugDet+0x80>)
 800801e:	6819      	ldr	r1, [r3, #0]
 8008020:	1dfb      	adds	r3, r7, #7
 8008022:	781a      	ldrb	r2, [r3, #0]
 8008024:	0013      	movs	r3, r2
 8008026:	00db      	lsls	r3, r3, #3
 8008028:	1a9b      	subs	r3, r3, r2
 800802a:	011b      	lsls	r3, r3, #4
 800802c:	18cb      	adds	r3, r1, r3
 800802e:	2248      	movs	r2, #72	@ 0x48
 8008030:	1c01      	adds	r1, r0, #0
 8008032:	5499      	strb	r1, [r3, r2]
	uint32_t SET = CC == 1 ? 0x03 : ( CC == 2 ? 0x02 : 0x08);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2b01      	cmp	r3, #1
 8008038:	d006      	beq.n	8008048 <PUZ_USBPD_PlugDet+0x60>
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2b02      	cmp	r3, #2
 800803e:	d101      	bne.n	8008044 <PUZ_USBPD_PlugDet+0x5c>
 8008040:	2302      	movs	r3, #2
 8008042:	e002      	b.n	800804a <PUZ_USBPD_PlugDet+0x62>
 8008044:	2308      	movs	r3, #8
 8008046:	e000      	b.n	800804a <PUZ_USBPD_PlugDet+0x62>
 8008048:	2303      	movs	r3, #3
 800804a:	60bb      	str	r3, [r7, #8]
	osThreadFlagsSet(I2C_dat.thread, SET);
 800804c:	4b07      	ldr	r3, [pc, #28]	@ (800806c <PUZ_USBPD_PlugDet+0x84>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68ba      	ldr	r2, [r7, #8]
 8008052:	0011      	movs	r1, r2
 8008054:	0018      	movs	r0, r3
 8008056:	f006 fc09 	bl	800e86c <osThreadFlagsSet>
}
 800805a:	46c0      	nop			@ (mov r8, r8)
 800805c:	46bd      	mov	sp, r7
 800805e:	b004      	add	sp, #16
 8008060:	bd80      	pop	{r7, pc}
 8008062:	46c0      	nop			@ (mov r8, r8)
 8008064:	20005230 	.word	0x20005230
 8008068:	2000030c 	.word	0x2000030c
 800806c:	20000004 	.word	0x20000004

08008070 <initTask>:

void initTask(){
 8008070:	b580      	push	{r7, lr}
 8008072:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8008074:	4b05      	ldr	r3, [pc, #20]	@ (800808c <initTask+0x1c>)
 8008076:	2104      	movs	r1, #4
 8008078:	0018      	movs	r0, r3
 800807a:	f005 f843 	bl	800d104 <HAL_TIM_PWM_Start>
	TIM2->CCR2 = 0x00002CCC;
 800807e:	2380      	movs	r3, #128	@ 0x80
 8008080:	05db      	lsls	r3, r3, #23
 8008082:	4a03      	ldr	r2, [pc, #12]	@ (8008090 <initTask+0x20>)
 8008084:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008086:	46c0      	nop			@ (mov r8, r8)
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}
 800808c:	20000428 	.word	0x20000428
 8008090:	00002ccc 	.word	0x00002ccc

08008094 <mainLoop>:

void mainLoop(){
 8008094:	b580      	push	{r7, lr}
 8008096:	af00      	add	r7, sp, #0
	TIM2->CCR2 = ADC_Vals[BL_SENSE_ADC]<<2;
 8008098:	4b05      	ldr	r3, [pc, #20]	@ (80080b0 <mainLoop+0x1c>)
 800809a:	685a      	ldr	r2, [r3, #4]
 800809c:	2380      	movs	r3, #128	@ 0x80
 800809e:	05db      	lsls	r3, r3, #23
 80080a0:	0092      	lsls	r2, r2, #2
 80080a2:	639a      	str	r2, [r3, #56]	@ 0x38
	osDelay(1);
 80080a4:	2001      	movs	r0, #1
 80080a6:	f006 fcab 	bl	800ea00 <osDelay>
}
 80080aa:	46c0      	nop			@ (mov r8, r8)
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	200002fc 	.word	0x200002fc

080080b4 <INA_CONF>:
		  0x00,
		  0x0000
		}
	  };

void INA_CONF(){
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b086      	sub	sp, #24
 80080b8:	af04      	add	r7, sp, #16
	uint8_t conf [2] = {0x80, 0x00};
 80080ba:	1d3b      	adds	r3, r7, #4
 80080bc:	2280      	movs	r2, #128	@ 0x80
 80080be:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c2, I2C_dat.INA_addr, 0x00, 1, conf, 2, 35);
 80080c0:	4b11      	ldr	r3, [pc, #68]	@ (8008108 <INA_CONF+0x54>)
 80080c2:	799b      	ldrb	r3, [r3, #6]
 80080c4:	0019      	movs	r1, r3
 80080c6:	4811      	ldr	r0, [pc, #68]	@ (800810c <INA_CONF+0x58>)
 80080c8:	2323      	movs	r3, #35	@ 0x23
 80080ca:	9302      	str	r3, [sp, #8]
 80080cc:	2302      	movs	r3, #2
 80080ce:	9301      	str	r3, [sp, #4]
 80080d0:	1d3b      	adds	r3, r7, #4
 80080d2:	9300      	str	r3, [sp, #0]
 80080d4:	2301      	movs	r3, #1
 80080d6:	2200      	movs	r2, #0
 80080d8:	f003 fa00 	bl	800b4dc <HAL_I2C_Mem_Write>
	uint8_t calib[2] = {0x0A, 0xC7};
 80080dc:	003b      	movs	r3, r7
 80080de:	4a0c      	ldr	r2, [pc, #48]	@ (8008110 <INA_CONF+0x5c>)
 80080e0:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c2, I2C_dat.INA_addr, 0x05, 1, calib, 2, 35);
 80080e2:	4b09      	ldr	r3, [pc, #36]	@ (8008108 <INA_CONF+0x54>)
 80080e4:	799b      	ldrb	r3, [r3, #6]
 80080e6:	0019      	movs	r1, r3
 80080e8:	4808      	ldr	r0, [pc, #32]	@ (800810c <INA_CONF+0x58>)
 80080ea:	2323      	movs	r3, #35	@ 0x23
 80080ec:	9302      	str	r3, [sp, #8]
 80080ee:	2302      	movs	r3, #2
 80080f0:	9301      	str	r3, [sp, #4]
 80080f2:	003b      	movs	r3, r7
 80080f4:	9300      	str	r3, [sp, #0]
 80080f6:	2301      	movs	r3, #1
 80080f8:	2205      	movs	r2, #5
 80080fa:	f003 f9ef 	bl	800b4dc <HAL_I2C_Mem_Write>
}
 80080fe:	46c0      	nop			@ (mov r8, r8)
 8008100:	46bd      	mov	sp, r7
 8008102:	b002      	add	sp, #8
 8008104:	bd80      	pop	{r7, pc}
 8008106:	46c0      	nop			@ (mov r8, r8)
 8008108:	20000004 	.word	0x20000004
 800810c:	200003d4 	.word	0x200003d4
 8008110:	ffffc70a 	.word	0xffffc70a

08008114 <INA234_READ>:

void INA234_READ(){
 8008114:	b580      	push	{r7, lr}
 8008116:	b086      	sub	sp, #24
 8008118:	af04      	add	r7, sp, #16
	uint16_t Var;
	HAL_I2C_Mem_Read(&hi2c2, I2C_dat.INA_addr, 0x04, 1, (uint8_t*)&Var, 2, 35);
 800811a:	4b2a      	ldr	r3, [pc, #168]	@ (80081c4 <INA234_READ+0xb0>)
 800811c:	799b      	ldrb	r3, [r3, #6]
 800811e:	0019      	movs	r1, r3
 8008120:	4829      	ldr	r0, [pc, #164]	@ (80081c8 <INA234_READ+0xb4>)
 8008122:	2323      	movs	r3, #35	@ 0x23
 8008124:	9302      	str	r3, [sp, #8]
 8008126:	2302      	movs	r3, #2
 8008128:	9301      	str	r3, [sp, #4]
 800812a:	1dbb      	adds	r3, r7, #6
 800812c:	9300      	str	r3, [sp, #0]
 800812e:	2301      	movs	r3, #1
 8008130:	2204      	movs	r2, #4
 8008132:	f003 fb01 	bl	800b738 <HAL_I2C_Mem_Read>
	ADC_Vals[2] = (uint32_t)((abs(((int16_t)((Var&(0xff)) << 8 | (Var&(0xff00)) >> 8))>>4) * 30405) >> 14); //Current
 8008136:	1dbb      	adds	r3, r7, #6
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	b21b      	sxth	r3, r3
 800813c:	021b      	lsls	r3, r3, #8
 800813e:	b21a      	sxth	r2, r3
 8008140:	1dbb      	adds	r3, r7, #6
 8008142:	881b      	ldrh	r3, [r3, #0]
 8008144:	0a1b      	lsrs	r3, r3, #8
 8008146:	b29b      	uxth	r3, r3
 8008148:	b21b      	sxth	r3, r3
 800814a:	4313      	orrs	r3, r2
 800814c:	b21b      	sxth	r3, r3
 800814e:	111b      	asrs	r3, r3, #4
 8008150:	b21b      	sxth	r3, r3
 8008152:	17da      	asrs	r2, r3, #31
 8008154:	189b      	adds	r3, r3, r2
 8008156:	4053      	eors	r3, r2
 8008158:	b29b      	uxth	r3, r3
 800815a:	001a      	movs	r2, r3
 800815c:	4b1b      	ldr	r3, [pc, #108]	@ (80081cc <INA234_READ+0xb8>)
 800815e:	4353      	muls	r3, r2
 8008160:	139b      	asrs	r3, r3, #14
 8008162:	001a      	movs	r2, r3
 8008164:	4b1a      	ldr	r3, [pc, #104]	@ (80081d0 <INA234_READ+0xbc>)
 8008166:	609a      	str	r2, [r3, #8]
	HAL_I2C_Mem_Read(&hi2c2, I2C_dat.INA_addr, 0x02, 1, (uint8_t*)&Var, 2, 35);
 8008168:	4b16      	ldr	r3, [pc, #88]	@ (80081c4 <INA234_READ+0xb0>)
 800816a:	799b      	ldrb	r3, [r3, #6]
 800816c:	0019      	movs	r1, r3
 800816e:	4816      	ldr	r0, [pc, #88]	@ (80081c8 <INA234_READ+0xb4>)
 8008170:	2323      	movs	r3, #35	@ 0x23
 8008172:	9302      	str	r3, [sp, #8]
 8008174:	2302      	movs	r3, #2
 8008176:	9301      	str	r3, [sp, #4]
 8008178:	1dbb      	adds	r3, r7, #6
 800817a:	9300      	str	r3, [sp, #0]
 800817c:	2301      	movs	r3, #1
 800817e:	2202      	movs	r2, #2
 8008180:	f003 fada 	bl	800b738 <HAL_I2C_Mem_Read>
	ADC_Vals[3] = ((((Var&(0xff)) << 4 | (Var&(0xff00)) >> 12)) * 25.6); //Voltage
 8008184:	1dbb      	adds	r3, r7, #6
 8008186:	881b      	ldrh	r3, [r3, #0]
 8008188:	011a      	lsls	r2, r3, #4
 800818a:	23ff      	movs	r3, #255	@ 0xff
 800818c:	011b      	lsls	r3, r3, #4
 800818e:	4013      	ands	r3, r2
 8008190:	1dba      	adds	r2, r7, #6
 8008192:	8812      	ldrh	r2, [r2, #0]
 8008194:	0b12      	lsrs	r2, r2, #12
 8008196:	b292      	uxth	r2, r2
 8008198:	4313      	orrs	r3, r2
 800819a:	0018      	movs	r0, r3
 800819c:	f7ff f8d6 	bl	800734c <__aeabi_i2d>
 80081a0:	4a0c      	ldr	r2, [pc, #48]	@ (80081d4 <INA234_READ+0xc0>)
 80081a2:	4b0d      	ldr	r3, [pc, #52]	@ (80081d8 <INA234_READ+0xc4>)
 80081a4:	f7fe f9a6 	bl	80064f4 <__aeabi_dmul>
 80081a8:	0002      	movs	r2, r0
 80081aa:	000b      	movs	r3, r1
 80081ac:	0010      	movs	r0, r2
 80081ae:	0019      	movs	r1, r3
 80081b0:	f7fe f982 	bl	80064b8 <__aeabi_d2uiz>
 80081b4:	0002      	movs	r2, r0
 80081b6:	4b06      	ldr	r3, [pc, #24]	@ (80081d0 <INA234_READ+0xbc>)
 80081b8:	60da      	str	r2, [r3, #12]
}
 80081ba:	46c0      	nop			@ (mov r8, r8)
 80081bc:	46bd      	mov	sp, r7
 80081be:	b002      	add	sp, #8
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	46c0      	nop			@ (mov r8, r8)
 80081c4:	20000004 	.word	0x20000004
 80081c8:	200003d4 	.word	0x200003d4
 80081cc:	000076c5 	.word	0x000076c5
 80081d0:	200002fc 	.word	0x200002fc
 80081d4:	9999999a 	.word	0x9999999a
 80081d8:	40399999 	.word	0x40399999

080081dc <set_Mux>:


uint8_t set_Mux (uint8_t SET){
 80081dc:	b590      	push	{r4, r7, lr}
 80081de:	b089      	sub	sp, #36	@ 0x24
 80081e0:	af04      	add	r7, sp, #16
 80081e2:	0002      	movs	r2, r0
 80081e4:	1dfb      	adds	r3, r7, #7
 80081e6:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c2, I2C_dat.mux_addr, 0x02, 1, &SET, 1, 35);
 80081e8:	4b16      	ldr	r3, [pc, #88]	@ (8008244 <set_Mux+0x68>)
 80081ea:	791b      	ldrb	r3, [r3, #4]
 80081ec:	0019      	movs	r1, r3
 80081ee:	4816      	ldr	r0, [pc, #88]	@ (8008248 <set_Mux+0x6c>)
 80081f0:	2323      	movs	r3, #35	@ 0x23
 80081f2:	9302      	str	r3, [sp, #8]
 80081f4:	2301      	movs	r3, #1
 80081f6:	9301      	str	r3, [sp, #4]
 80081f8:	1dfb      	adds	r3, r7, #7
 80081fa:	9300      	str	r3, [sp, #0]
 80081fc:	2301      	movs	r3, #1
 80081fe:	2202      	movs	r2, #2
 8008200:	f003 f96c 	bl	800b4dc <HAL_I2C_Mem_Write>
	uint8_t test = 255;
 8008204:	240f      	movs	r4, #15
 8008206:	193b      	adds	r3, r7, r4
 8008208:	22ff      	movs	r2, #255	@ 0xff
 800820a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c2, I2C_dat.mux_addr, 0x02, 1, &test, 1, 35);
 800820c:	4b0d      	ldr	r3, [pc, #52]	@ (8008244 <set_Mux+0x68>)
 800820e:	791b      	ldrb	r3, [r3, #4]
 8008210:	0019      	movs	r1, r3
 8008212:	480d      	ldr	r0, [pc, #52]	@ (8008248 <set_Mux+0x6c>)
 8008214:	2323      	movs	r3, #35	@ 0x23
 8008216:	9302      	str	r3, [sp, #8]
 8008218:	2301      	movs	r3, #1
 800821a:	9301      	str	r3, [sp, #4]
 800821c:	193b      	adds	r3, r7, r4
 800821e:	9300      	str	r3, [sp, #0]
 8008220:	2301      	movs	r3, #1
 8008222:	2202      	movs	r2, #2
 8008224:	f003 fa88 	bl	800b738 <HAL_I2C_Mem_Read>
	if(test != SET){
 8008228:	193b      	adds	r3, r7, r4
 800822a:	781a      	ldrb	r2, [r3, #0]
 800822c:	1dfb      	adds	r3, r7, #7
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	429a      	cmp	r2, r3
 8008232:	d001      	beq.n	8008238 <set_Mux+0x5c>
		return 1;
 8008234:	2301      	movs	r3, #1
 8008236:	e000      	b.n	800823a <set_Mux+0x5e>
	}
	return 0;
 8008238:	2300      	movs	r3, #0
}
 800823a:	0018      	movs	r0, r3
 800823c:	46bd      	mov	sp, r7
 800823e:	b005      	add	sp, #20
 8008240:	bd90      	pop	{r4, r7, pc}
 8008242:	46c0      	nop			@ (mov r8, r8)
 8008244:	20000004 	.word	0x20000004
 8008248:	200003d4 	.word	0x200003d4

0800824c <disable_USB_HUB>:

void disable_USB_HUB(){
 800824c:	b580      	push	{r7, lr}
 800824e:	b086      	sub	sp, #24
 8008250:	af04      	add	r7, sp, #16
	//Doesn't work, add GPIO reset line
	uint8_t reset_hub [2] = {1, 2};
 8008252:	1d3b      	adds	r3, r7, #4
 8008254:	4a09      	ldr	r2, [pc, #36]	@ (800827c <disable_USB_HUB+0x30>)
 8008256:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c2, I2C_dat.hub_addr, 0xFF, 1, reset_hub, 2, 35);
 8008258:	4b09      	ldr	r3, [pc, #36]	@ (8008280 <disable_USB_HUB+0x34>)
 800825a:	795b      	ldrb	r3, [r3, #5]
 800825c:	0019      	movs	r1, r3
 800825e:	4809      	ldr	r0, [pc, #36]	@ (8008284 <disable_USB_HUB+0x38>)
 8008260:	2323      	movs	r3, #35	@ 0x23
 8008262:	9302      	str	r3, [sp, #8]
 8008264:	2302      	movs	r3, #2
 8008266:	9301      	str	r3, [sp, #4]
 8008268:	1d3b      	adds	r3, r7, #4
 800826a:	9300      	str	r3, [sp, #0]
 800826c:	2301      	movs	r3, #1
 800826e:	22ff      	movs	r2, #255	@ 0xff
 8008270:	f003 f934 	bl	800b4dc <HAL_I2C_Mem_Write>
}
 8008274:	46c0      	nop			@ (mov r8, r8)
 8008276:	46bd      	mov	sp, r7
 8008278:	b002      	add	sp, #8
 800827a:	bd80      	pop	{r7, pc}
 800827c:	00000201 	.word	0x00000201
 8008280:	20000004 	.word	0x20000004
 8008284:	200003d4 	.word	0x200003d4

08008288 <enable_USB_HUB>:

void enable_USB_HUB(){
 8008288:	b580      	push	{r7, lr}
 800828a:	b086      	sub	sp, #24
 800828c:	af04      	add	r7, sp, #16
	uint8_t enable_hub[2] = {1, 1};
 800828e:	1d3b      	adds	r3, r7, #4
 8008290:	2202      	movs	r2, #2
 8008292:	32ff      	adds	r2, #255	@ 0xff
 8008294:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c2, I2C_dat.hub_addr, 0xFF, 1, enable_hub, 2, 35);
 8008296:	4b09      	ldr	r3, [pc, #36]	@ (80082bc <enable_USB_HUB+0x34>)
 8008298:	795b      	ldrb	r3, [r3, #5]
 800829a:	0019      	movs	r1, r3
 800829c:	4808      	ldr	r0, [pc, #32]	@ (80082c0 <enable_USB_HUB+0x38>)
 800829e:	2323      	movs	r3, #35	@ 0x23
 80082a0:	9302      	str	r3, [sp, #8]
 80082a2:	2302      	movs	r3, #2
 80082a4:	9301      	str	r3, [sp, #4]
 80082a6:	1d3b      	adds	r3, r7, #4
 80082a8:	9300      	str	r3, [sp, #0]
 80082aa:	2301      	movs	r3, #1
 80082ac:	22ff      	movs	r2, #255	@ 0xff
 80082ae:	f003 f915 	bl	800b4dc <HAL_I2C_Mem_Write>
}
 80082b2:	46c0      	nop			@ (mov r8, r8)
 80082b4:	46bd      	mov	sp, r7
 80082b6:	b002      	add	sp, #8
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	46c0      	nop			@ (mov r8, r8)
 80082bc:	20000004 	.word	0x20000004
 80082c0:	200003d4 	.word	0x200003d4

080082c4 <convertor>:

void convertor (USB_2514B_Conf * in, uint8_t * encoded){
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b086      	sub	sp, #24
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < 3; i++){
 80082ce:	2300      	movs	r3, #0
 80082d0:	617b      	str	r3, [r7, #20]
 80082d2:	e024      	b.n	800831e <convertor+0x5a>
		encoded[2*i] = (uint8_t)(in->IDs[i]&0xff);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	697a      	ldr	r2, [r7, #20]
 80082d8:	0052      	lsls	r2, r2, #1
 80082da:	5ad2      	ldrh	r2, [r2, r3]
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	005b      	lsls	r3, r3, #1
 80082e0:	0019      	movs	r1, r3
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	185b      	adds	r3, r3, r1
 80082e6:	b2d2      	uxtb	r2, r2
 80082e8:	701a      	strb	r2, [r3, #0]
		encoded[2*i+1] = (uint8_t)((in->IDs[i]>>8)&0xff);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	697a      	ldr	r2, [r7, #20]
 80082ee:	0052      	lsls	r2, r2, #1
 80082f0:	5ad3      	ldrh	r3, [r2, r3]
 80082f2:	0a1b      	lsrs	r3, r3, #8
 80082f4:	b299      	uxth	r1, r3
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	005b      	lsls	r3, r3, #1
 80082fa:	3301      	adds	r3, #1
 80082fc:	683a      	ldr	r2, [r7, #0]
 80082fe:	18d3      	adds	r3, r2, r3
 8008300:	b2ca      	uxtb	r2, r1
 8008302:	701a      	strb	r2, [r3, #0]
		encoded[i+6] = in->config[i];
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	3306      	adds	r3, #6
 8008308:	683a      	ldr	r2, [r7, #0]
 800830a:	18d3      	adds	r3, r2, r3
 800830c:	6879      	ldr	r1, [r7, #4]
 800830e:	697a      	ldr	r2, [r7, #20]
 8008310:	188a      	adds	r2, r1, r2
 8008312:	3206      	adds	r2, #6
 8008314:	7812      	ldrb	r2, [r2, #0]
 8008316:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 3; i++){
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	3301      	adds	r3, #1
 800831c:	617b      	str	r3, [r7, #20]
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	2b02      	cmp	r3, #2
 8008322:	ddd7      	ble.n	80082d4 <convertor+0x10>
	}
	for(int i = 0; i < 2; i++){
 8008324:	2300      	movs	r3, #0
 8008326:	613b      	str	r3, [r7, #16]
 8008328:	e020      	b.n	800836c <convertor+0xa8>
		encoded[i+0x0A] = in->port_Disable[i];
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	330a      	adds	r3, #10
 800832e:	683a      	ldr	r2, [r7, #0]
 8008330:	18d3      	adds	r3, r2, r3
 8008332:	6879      	ldr	r1, [r7, #4]
 8008334:	693a      	ldr	r2, [r7, #16]
 8008336:	188a      	adds	r2, r1, r2
 8008338:	320a      	adds	r2, #10
 800833a:	7812      	ldrb	r2, [r2, #0]
 800833c:	701a      	strb	r2, [r3, #0]
		encoded[i+0x0C] = in->max_Power[i];
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	330c      	adds	r3, #12
 8008342:	683a      	ldr	r2, [r7, #0]
 8008344:	18d3      	adds	r3, r2, r3
 8008346:	6879      	ldr	r1, [r7, #4]
 8008348:	693a      	ldr	r2, [r7, #16]
 800834a:	188a      	adds	r2, r1, r2
 800834c:	320c      	adds	r2, #12
 800834e:	7812      	ldrb	r2, [r2, #0]
 8008350:	701a      	strb	r2, [r3, #0]
		encoded[i+0x0E] = in->hub_Current[i];
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	330e      	adds	r3, #14
 8008356:	683a      	ldr	r2, [r7, #0]
 8008358:	18d3      	adds	r3, r2, r3
 800835a:	6879      	ldr	r1, [r7, #4]
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	188a      	adds	r2, r1, r2
 8008360:	320e      	adds	r2, #14
 8008362:	7812      	ldrb	r2, [r2, #0]
 8008364:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 2; i++){
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	3301      	adds	r3, #1
 800836a:	613b      	str	r3, [r7, #16]
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	2b01      	cmp	r3, #1
 8008370:	dddb      	ble.n	800832a <convertor+0x66>
	}
	encoded[0x13] = 255;
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	3313      	adds	r3, #19
 8008376:	22ff      	movs	r2, #255	@ 0xff
 8008378:	701a      	strb	r2, [r3, #0]
	encoded[0x14] = 255;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	3314      	adds	r3, #20
 800837e:	22ff      	movs	r2, #255	@ 0xff
 8008380:	701a      	strb	r2, [r3, #0]
	encoded[0x15] = 255;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	3315      	adds	r3, #21
 8008386:	22ff      	movs	r2, #255	@ 0xff
 8008388:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 31; i++){
 800838a:	2300      	movs	r3, #0
 800838c:	60fb      	str	r3, [r7, #12]
 800838e:	e08f      	b.n	80084b0 <convertor+0x1ec>
		if(encoded[0x13] == 255){
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	3313      	adds	r3, #19
 8008394:	781b      	ldrb	r3, [r3, #0]
 8008396:	2bff      	cmp	r3, #255	@ 0xff
 8008398:	d12b      	bne.n	80083f2 <convertor+0x12e>
			if(in->mfr_String[i] != 0){
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	3304      	adds	r3, #4
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	18d3      	adds	r3, r2, r3
 80083a4:	3304      	adds	r3, #4
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d01d      	beq.n	80083e8 <convertor+0x124>
				encoded[2 * i + 0x16] = (uint8_t)(in->mfr_String[i]&0xff);
 80083ac:	687a      	ldr	r2, [r7, #4]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	3304      	adds	r3, #4
 80083b2:	009b      	lsls	r3, r3, #2
 80083b4:	18d3      	adds	r3, r2, r3
 80083b6:	3304      	adds	r3, #4
 80083b8:	6819      	ldr	r1, [r3, #0]
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	005b      	lsls	r3, r3, #1
 80083be:	3316      	adds	r3, #22
 80083c0:	683a      	ldr	r2, [r7, #0]
 80083c2:	18d3      	adds	r3, r2, r3
 80083c4:	b2ca      	uxtb	r2, r1
 80083c6:	701a      	strb	r2, [r3, #0]
				encoded[2 * i + 0x17] = (uint8_t)((in->mfr_String[i]>>8)&0xff);
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	3304      	adds	r3, #4
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	18d3      	adds	r3, r2, r3
 80083d2:	3304      	adds	r3, #4
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	0a19      	lsrs	r1, r3, #8
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	005b      	lsls	r3, r3, #1
 80083dc:	3317      	adds	r3, #23
 80083de:	683a      	ldr	r2, [r7, #0]
 80083e0:	18d3      	adds	r3, r2, r3
 80083e2:	b2ca      	uxtb	r2, r1
 80083e4:	701a      	strb	r2, [r3, #0]
 80083e6:	e004      	b.n	80083f2 <convertor+0x12e>
			} else {
				encoded[0x13] = i;
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	3313      	adds	r3, #19
 80083ec:	68fa      	ldr	r2, [r7, #12]
 80083ee:	b2d2      	uxtb	r2, r2
 80083f0:	701a      	strb	r2, [r3, #0]
			}
		}

		if(encoded[0x14] == 255){
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	3314      	adds	r3, #20
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	2bff      	cmp	r3, #255	@ 0xff
 80083fa:	d125      	bne.n	8008448 <convertor+0x184>
			if(in->prd_String[i] != 0){
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	68fa      	ldr	r2, [r7, #12]
 8008400:	3224      	adds	r2, #36	@ 0x24
 8008402:	0092      	lsls	r2, r2, #2
 8008404:	58d3      	ldr	r3, [r2, r3]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d019      	beq.n	800843e <convertor+0x17a>
				encoded[2 * i + 0x54] = (uint8_t)(in->prd_String[i]&0xff);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	3224      	adds	r2, #36	@ 0x24
 8008410:	0092      	lsls	r2, r2, #2
 8008412:	58d1      	ldr	r1, [r2, r3]
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	005b      	lsls	r3, r3, #1
 8008418:	3354      	adds	r3, #84	@ 0x54
 800841a:	683a      	ldr	r2, [r7, #0]
 800841c:	18d3      	adds	r3, r2, r3
 800841e:	b2ca      	uxtb	r2, r1
 8008420:	701a      	strb	r2, [r3, #0]
				encoded[2 * i + 0x55] = (uint8_t)((in->prd_String[i]>>8)&0xff);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	68fa      	ldr	r2, [r7, #12]
 8008426:	3224      	adds	r2, #36	@ 0x24
 8008428:	0092      	lsls	r2, r2, #2
 800842a:	58d3      	ldr	r3, [r2, r3]
 800842c:	0a19      	lsrs	r1, r3, #8
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	005b      	lsls	r3, r3, #1
 8008432:	3355      	adds	r3, #85	@ 0x55
 8008434:	683a      	ldr	r2, [r7, #0]
 8008436:	18d3      	adds	r3, r2, r3
 8008438:	b2ca      	uxtb	r2, r1
 800843a:	701a      	strb	r2, [r3, #0]
 800843c:	e004      	b.n	8008448 <convertor+0x184>
			} else {
				encoded[0x14] = i;
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	3314      	adds	r3, #20
 8008442:	68fa      	ldr	r2, [r7, #12]
 8008444:	b2d2      	uxtb	r2, r2
 8008446:	701a      	strb	r2, [r3, #0]
			}
		}

		if(encoded[0x15] == 255){
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	3315      	adds	r3, #21
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	2bff      	cmp	r3, #255	@ 0xff
 8008450:	d12b      	bne.n	80084aa <convertor+0x1e6>
			if(in->ser_String[i] != 0){
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	3342      	adds	r3, #66	@ 0x42
 8008458:	009b      	lsls	r3, r3, #2
 800845a:	18d3      	adds	r3, r2, r3
 800845c:	3304      	adds	r3, #4
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d01d      	beq.n	80084a0 <convertor+0x1dc>
				encoded[2 * i + 0x92] = (uint8_t)(in->ser_String[i]&0xff);
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	3342      	adds	r3, #66	@ 0x42
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	18d3      	adds	r3, r2, r3
 800846e:	3304      	adds	r3, #4
 8008470:	6819      	ldr	r1, [r3, #0]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	005b      	lsls	r3, r3, #1
 8008476:	3392      	adds	r3, #146	@ 0x92
 8008478:	683a      	ldr	r2, [r7, #0]
 800847a:	18d3      	adds	r3, r2, r3
 800847c:	b2ca      	uxtb	r2, r1
 800847e:	701a      	strb	r2, [r3, #0]
				encoded[2 * i + 0x93] = (uint8_t)((in->ser_String[i]>>8)&0xff);
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	3342      	adds	r3, #66	@ 0x42
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	18d3      	adds	r3, r2, r3
 800848a:	3304      	adds	r3, #4
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	0a19      	lsrs	r1, r3, #8
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	005b      	lsls	r3, r3, #1
 8008494:	3393      	adds	r3, #147	@ 0x93
 8008496:	683a      	ldr	r2, [r7, #0]
 8008498:	18d3      	adds	r3, r2, r3
 800849a:	b2ca      	uxtb	r2, r1
 800849c:	701a      	strb	r2, [r3, #0]
 800849e:	e004      	b.n	80084aa <convertor+0x1e6>
			} else {
				encoded[0x15] = i;
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	3315      	adds	r3, #21
 80084a4:	68fa      	ldr	r2, [r7, #12]
 80084a6:	b2d2      	uxtb	r2, r2
 80084a8:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 31; i++){
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	3301      	adds	r3, #1
 80084ae:	60fb      	str	r3, [r7, #12]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2b1e      	cmp	r3, #30
 80084b4:	dc00      	bgt.n	80084b8 <convertor+0x1f4>
 80084b6:	e76b      	b.n	8008390 <convertor+0xcc>
			}
		}
	}
	if(encoded[0x13] > 31) encoded[0x13] = 31;
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	3313      	adds	r3, #19
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	2b1f      	cmp	r3, #31
 80084c0:	d903      	bls.n	80084ca <convertor+0x206>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	3313      	adds	r3, #19
 80084c6:	221f      	movs	r2, #31
 80084c8:	701a      	strb	r2, [r3, #0]
	if(encoded[0x14] > 31) encoded[0x14] = 31;
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	3314      	adds	r3, #20
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	2b1f      	cmp	r3, #31
 80084d2:	d903      	bls.n	80084dc <convertor+0x218>
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	3314      	adds	r3, #20
 80084d8:	221f      	movs	r2, #31
 80084da:	701a      	strb	r2, [r3, #0]
	if(encoded[0x15] > 31) encoded[0x15] = 31;
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	3315      	adds	r3, #21
 80084e0:	781b      	ldrb	r3, [r3, #0]
 80084e2:	2b1f      	cmp	r3, #31
 80084e4:	d903      	bls.n	80084ee <convertor+0x22a>
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	3315      	adds	r3, #21
 80084ea:	221f      	movs	r2, #31
 80084ec:	701a      	strb	r2, [r3, #0]

	encoded[0x11] = (uint8_t)(in->usb_Lang&0xff);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	8a5a      	ldrh	r2, [r3, #18]
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	3311      	adds	r3, #17
 80084f6:	b2d2      	uxtb	r2, r2
 80084f8:	701a      	strb	r2, [r3, #0]
	encoded[0x12] = (uint8_t)((in->usb_Lang>>8)&0xff);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	8a5b      	ldrh	r3, [r3, #18]
 80084fe:	0a1b      	lsrs	r3, r3, #8
 8008500:	b29a      	uxth	r2, r3
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	3312      	adds	r3, #18
 8008506:	b2d2      	uxtb	r2, r2
 8008508:	701a      	strb	r2, [r3, #0]

	encoded[0xFB] = (uint8_t)(in->prt_map&0xff);
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	23c6      	movs	r3, #198	@ 0xc6
 800850e:	005b      	lsls	r3, r3, #1
 8008510:	5ad2      	ldrh	r2, [r2, r3]
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	33fb      	adds	r3, #251	@ 0xfb
 8008516:	b2d2      	uxtb	r2, r2
 8008518:	701a      	strb	r2, [r3, #0]
	encoded[0xFC] = (uint8_t)((in->prt_map>>8)&0xff);
 800851a:	687a      	ldr	r2, [r7, #4]
 800851c:	23c6      	movs	r3, #198	@ 0xc6
 800851e:	005b      	lsls	r3, r3, #1
 8008520:	5ad3      	ldrh	r3, [r2, r3]
 8008522:	0a1b      	lsrs	r3, r3, #8
 8008524:	b29a      	uxth	r2, r3
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	33fc      	adds	r3, #252	@ 0xfc
 800852a:	b2d2      	uxtb	r2, r2
 800852c:	701a      	strb	r2, [r3, #0]

	encoded[0x09] = in->non_Rem_Dev;
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	3309      	adds	r3, #9
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	7a52      	ldrb	r2, [r2, #9]
 8008536:	701a      	strb	r2, [r3, #0]
	encoded[0x10] = in->pwr_On_Time;
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	3310      	adds	r3, #16
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	7c12      	ldrb	r2, [r2, #16]
 8008540:	701a      	strb	r2, [r3, #0]
	encoded[0xD0] = in->BC_EN;
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	33d0      	adds	r3, #208	@ 0xd0
 8008546:	6879      	ldr	r1, [r7, #4]
 8008548:	22c4      	movs	r2, #196	@ 0xc4
 800854a:	0052      	lsls	r2, r2, #1
 800854c:	5c8a      	ldrb	r2, [r1, r2]
 800854e:	701a      	strb	r2, [r3, #0]
	encoded[0xF6] = in->boots_Iin;
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	33f6      	adds	r3, #246	@ 0xf6
 8008554:	6879      	ldr	r1, [r7, #4]
 8008556:	228a      	movs	r2, #138	@ 0x8a
 8008558:	32ff      	adds	r2, #255	@ 0xff
 800855a:	5c8a      	ldrb	r2, [r1, r2]
 800855c:	701a      	strb	r2, [r3, #0]
	encoded[0xF8] = in->boost_Iout;
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	33f8      	adds	r3, #248	@ 0xf8
 8008562:	6879      	ldr	r1, [r7, #4]
 8008564:	22c5      	movs	r2, #197	@ 0xc5
 8008566:	0052      	lsls	r2, r2, #1
 8008568:	5c8a      	ldrb	r2, [r1, r2]
 800856a:	701a      	strb	r2, [r3, #0]
	encoded[0xFA] = in->prt_invert;
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	33fa      	adds	r3, #250	@ 0xfa
 8008570:	6879      	ldr	r1, [r7, #4]
 8008572:	228c      	movs	r2, #140	@ 0x8c
 8008574:	32ff      	adds	r2, #255	@ 0xff
 8008576:	5c8a      	ldrb	r2, [r1, r2]
 8008578:	701a      	strb	r2, [r3, #0]
}
 800857a:	46c0      	nop			@ (mov r8, r8)
 800857c:	46bd      	mov	sp, r7
 800857e:	b006      	add	sp, #24
 8008580:	bd80      	pop	{r7, pc}
	...

08008584 <bulkTransfer>:

void bulkTransfer(uint8_t * encoded, int blockSize, HAL_StatusTypeDef * errors){
 8008584:	b5b0      	push	{r4, r5, r7, lr}
 8008586:	b08e      	sub	sp, #56	@ 0x38
 8008588:	af04      	add	r7, sp, #16
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]
      int numBlocks = 255/blockSize;
 8008590:	68b9      	ldr	r1, [r7, #8]
 8008592:	20ff      	movs	r0, #255	@ 0xff
 8008594:	f7fd fea4 	bl	80062e0 <__divsi3>
 8008598:	0003      	movs	r3, r0
 800859a:	61bb      	str	r3, [r7, #24]
      int rem = 255 % blockSize;
 800859c:	23ff      	movs	r3, #255	@ 0xff
 800859e:	68b9      	ldr	r1, [r7, #8]
 80085a0:	0018      	movs	r0, r3
 80085a2:	f7fd ff83 	bl	80064ac <__aeabi_idivmod>
 80085a6:	000b      	movs	r3, r1
 80085a8:	617b      	str	r3, [r7, #20]
	  uint8_t * tmp = (uint8_t*)malloc((1+numBlocks)*sizeof(uint8_t));
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	3301      	adds	r3, #1
 80085ae:	0018      	movs	r0, r3
 80085b0:	f00c fd46 	bl	8015040 <malloc>
 80085b4:	0003      	movs	r3, r0
 80085b6:	613b      	str	r3, [r7, #16]
	  for(int i = 0; i < numBlocks; i++){
 80085b8:	2300      	movs	r3, #0
 80085ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80085bc:	e038      	b.n	8008630 <bulkTransfer+0xac>
		  for(int j = 0; j < blockSize; j++){
 80085be:	2300      	movs	r3, #0
 80085c0:	623b      	str	r3, [r7, #32]
 80085c2:	e010      	b.n	80085e6 <bulkTransfer+0x62>
			  tmp[j+1] = encoded[blockSize*i + j];
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085c8:	435a      	muls	r2, r3
 80085ca:	6a3b      	ldr	r3, [r7, #32]
 80085cc:	18d3      	adds	r3, r2, r3
 80085ce:	001a      	movs	r2, r3
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	189a      	adds	r2, r3, r2
 80085d4:	6a3b      	ldr	r3, [r7, #32]
 80085d6:	3301      	adds	r3, #1
 80085d8:	6939      	ldr	r1, [r7, #16]
 80085da:	18cb      	adds	r3, r1, r3
 80085dc:	7812      	ldrb	r2, [r2, #0]
 80085de:	701a      	strb	r2, [r3, #0]
		  for(int j = 0; j < blockSize; j++){
 80085e0:	6a3b      	ldr	r3, [r7, #32]
 80085e2:	3301      	adds	r3, #1
 80085e4:	623b      	str	r3, [r7, #32]
 80085e6:	6a3a      	ldr	r2, [r7, #32]
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	429a      	cmp	r2, r3
 80085ec:	dbea      	blt.n	80085c4 <bulkTransfer+0x40>
		  }
		  tmp[0] = blockSize;
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	b2da      	uxtb	r2, r3
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	701a      	strb	r2, [r3, #0]
		  errors[i] = HAL_I2C_Mem_Write(&hi2c2, 0x58, blockSize*i, 1, tmp, blockSize+1, 35);
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085fc:	b292      	uxth	r2, r2
 80085fe:	4353      	muls	r3, r2
 8008600:	b29d      	uxth	r5, r3
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	b29b      	uxth	r3, r3
 8008606:	3301      	adds	r3, #1
 8008608:	b29b      	uxth	r3, r3
 800860a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800860c:	6879      	ldr	r1, [r7, #4]
 800860e:	188c      	adds	r4, r1, r2
 8008610:	4829      	ldr	r0, [pc, #164]	@ (80086b8 <bulkTransfer+0x134>)
 8008612:	2223      	movs	r2, #35	@ 0x23
 8008614:	9202      	str	r2, [sp, #8]
 8008616:	9301      	str	r3, [sp, #4]
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	9300      	str	r3, [sp, #0]
 800861c:	2301      	movs	r3, #1
 800861e:	002a      	movs	r2, r5
 8008620:	2158      	movs	r1, #88	@ 0x58
 8008622:	f002 ff5b 	bl	800b4dc <HAL_I2C_Mem_Write>
 8008626:	0003      	movs	r3, r0
 8008628:	7023      	strb	r3, [r4, #0]
	  for(int i = 0; i < numBlocks; i++){
 800862a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862c:	3301      	adds	r3, #1
 800862e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008630:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	429a      	cmp	r2, r3
 8008636:	dbc2      	blt.n	80085be <bulkTransfer+0x3a>

	  }
	  if(rem){
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d034      	beq.n	80086a8 <bulkTransfer+0x124>
		  for(int j = 0; j < rem; j++){
 800863e:	2300      	movs	r3, #0
 8008640:	61fb      	str	r3, [r7, #28]
 8008642:	e010      	b.n	8008666 <bulkTransfer+0xe2>
			  tmp[j+1] = encoded[255 - rem + j];
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	22ff      	movs	r2, #255	@ 0xff
 8008648:	1ad2      	subs	r2, r2, r3
 800864a:	69fb      	ldr	r3, [r7, #28]
 800864c:	18d3      	adds	r3, r2, r3
 800864e:	001a      	movs	r2, r3
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	189a      	adds	r2, r3, r2
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	3301      	adds	r3, #1
 8008658:	6939      	ldr	r1, [r7, #16]
 800865a:	18cb      	adds	r3, r1, r3
 800865c:	7812      	ldrb	r2, [r2, #0]
 800865e:	701a      	strb	r2, [r3, #0]
		  for(int j = 0; j < rem; j++){
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	3301      	adds	r3, #1
 8008664:	61fb      	str	r3, [r7, #28]
 8008666:	69fa      	ldr	r2, [r7, #28]
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	429a      	cmp	r2, r3
 800866c:	dbea      	blt.n	8008644 <bulkTransfer+0xc0>
		  }
		  tmp[0] = rem;
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	b2da      	uxtb	r2, r3
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	701a      	strb	r2, [r3, #0]
		  errors[numBlocks] = HAL_I2C_Mem_Write(&hi2c2, 0x58, 255 - rem, 1, tmp, rem+1, 35);
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	b29b      	uxth	r3, r3
 800867a:	22ff      	movs	r2, #255	@ 0xff
 800867c:	1ad3      	subs	r3, r2, r3
 800867e:	b29d      	uxth	r5, r3
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	b29b      	uxth	r3, r3
 8008684:	3301      	adds	r3, #1
 8008686:	b29b      	uxth	r3, r3
 8008688:	69ba      	ldr	r2, [r7, #24]
 800868a:	6879      	ldr	r1, [r7, #4]
 800868c:	188c      	adds	r4, r1, r2
 800868e:	480a      	ldr	r0, [pc, #40]	@ (80086b8 <bulkTransfer+0x134>)
 8008690:	2223      	movs	r2, #35	@ 0x23
 8008692:	9202      	str	r2, [sp, #8]
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	9300      	str	r3, [sp, #0]
 800869a:	2301      	movs	r3, #1
 800869c:	002a      	movs	r2, r5
 800869e:	2158      	movs	r1, #88	@ 0x58
 80086a0:	f002 ff1c 	bl	800b4dc <HAL_I2C_Mem_Write>
 80086a4:	0003      	movs	r3, r0
 80086a6:	7023      	strb	r3, [r4, #0]
	  }

	  free(tmp);
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	0018      	movs	r0, r3
 80086ac:	f00c fcd2 	bl	8015054 <free>
}
 80086b0:	46c0      	nop			@ (mov r8, r8)
 80086b2:	46bd      	mov	sp, r7
 80086b4:	b00a      	add	sp, #40	@ 0x28
 80086b6:	bdb0      	pop	{r4, r5, r7, pc}
 80086b8:	200003d4 	.word	0x200003d4

080086bc <config_USB_Hub>:

void config_USB_Hub(){
 80086bc:	b581      	push	{r0, r7, lr}
 80086be:	b0ff      	sub	sp, #508	@ 0x1fc
 80086c0:	af00      	add	r7, sp, #0
	uint8_t encode[256];
	HAL_StatusTypeDef err [256];
	convertor(&(I2C_dat.hub_conf), encode);
 80086c2:	1c7a      	adds	r2, r7, #1
 80086c4:	32ff      	adds	r2, #255	@ 0xff
 80086c6:	4b08      	ldr	r3, [pc, #32]	@ (80086e8 <config_USB_Hub+0x2c>)
 80086c8:	0011      	movs	r1, r2
 80086ca:	0018      	movs	r0, r3
 80086cc:	f7ff fdfa 	bl	80082c4 <convertor>
	bulkTransfer(encode, 32, err);
 80086d0:	003a      	movs	r2, r7
 80086d2:	1c7b      	adds	r3, r7, #1
 80086d4:	33ff      	adds	r3, #255	@ 0xff
 80086d6:	2120      	movs	r1, #32
 80086d8:	0018      	movs	r0, r3
 80086da:	f7ff ff53 	bl	8008584 <bulkTransfer>
}
 80086de:	46c0      	nop			@ (mov r8, r8)
 80086e0:	46bd      	mov	sp, r7
 80086e2:	b07f      	add	sp, #508	@ 0x1fc
 80086e4:	bd81      	pop	{r0, r7, pc}
 80086e6:	46c0      	nop			@ (mov r8, r8)
 80086e8:	2000000c 	.word	0x2000000c

080086ec <I2C_Task>:


void I2C_Task(void * arg){
 80086ec:	b590      	push	{r4, r7, lr}
 80086ee:	b087      	sub	sp, #28
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
	uint32_t conf_time = osKernelGetTickCount();
 80086f4:	f005 ffb6 	bl	800e664 <osKernelGetTickCount>
 80086f8:	0003      	movs	r3, r0
 80086fa:	617b      	str	r3, [r7, #20]
	uint8_t hub_write = 0; //bit 0 is write protect, 1 is config, to is enable
 80086fc:	2313      	movs	r3, #19
 80086fe:	18fb      	adds	r3, r7, r3
 8008700:	2200      	movs	r2, #0
 8008702:	701a      	strb	r2, [r3, #0]
	uint32_t boot_interval = 10 * osKernelGetTickFreq() * 0.01; //figure out the conversion from ticks to m
 8008704:	f005 ffc5 	bl	800e692 <osKernelGetTickFreq>
 8008708:	0002      	movs	r2, r0
 800870a:	0013      	movs	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	189b      	adds	r3, r3, r2
 8008710:	005b      	lsls	r3, r3, #1
 8008712:	0018      	movs	r0, r3
 8008714:	f7fe fe48 	bl	80073a8 <__aeabi_ui2d>
 8008718:	4a55      	ldr	r2, [pc, #340]	@ (8008870 <I2C_Task+0x184>)
 800871a:	4b56      	ldr	r3, [pc, #344]	@ (8008874 <I2C_Task+0x188>)
 800871c:	f7fd feea 	bl	80064f4 <__aeabi_dmul>
 8008720:	0002      	movs	r2, r0
 8008722:	000b      	movs	r3, r1
 8008724:	0010      	movs	r0, r2
 8008726:	0019      	movs	r1, r3
 8008728:	f7fd fec6 	bl	80064b8 <__aeabi_d2uiz>
 800872c:	0003      	movs	r3, r0
 800872e:	60fb      	str	r3, [r7, #12]
	while(1){
		uint32_t input = osThreadFlagsWait(0x7FFFFFFF, osFlagsWaitAny, osKernelGetTickFreq() * 0.01);
 8008730:	f005 ffaf 	bl	800e692 <osKernelGetTickFreq>
 8008734:	0003      	movs	r3, r0
 8008736:	0018      	movs	r0, r3
 8008738:	f7fe fe36 	bl	80073a8 <__aeabi_ui2d>
 800873c:	4a4c      	ldr	r2, [pc, #304]	@ (8008870 <I2C_Task+0x184>)
 800873e:	4b4d      	ldr	r3, [pc, #308]	@ (8008874 <I2C_Task+0x188>)
 8008740:	f7fd fed8 	bl	80064f4 <__aeabi_dmul>
 8008744:	0002      	movs	r2, r0
 8008746:	000b      	movs	r3, r1
 8008748:	0010      	movs	r0, r2
 800874a:	0019      	movs	r1, r3
 800874c:	f7fd feb4 	bl	80064b8 <__aeabi_d2uiz>
 8008750:	0003      	movs	r3, r0
 8008752:	4849      	ldr	r0, [pc, #292]	@ (8008878 <I2C_Task+0x18c>)
 8008754:	001a      	movs	r2, r3
 8008756:	2100      	movs	r1, #0
 8008758:	f006 f8d2 	bl	800e900 <osThreadFlagsWait>
 800875c:	0003      	movs	r3, r0
 800875e:	60bb      	str	r3, [r7, #8]
		if((input&0x8000000) == 0){
 8008760:	68ba      	ldr	r2, [r7, #8]
 8008762:	2380      	movs	r3, #128	@ 0x80
 8008764:	051b      	lsls	r3, r3, #20
 8008766:	4013      	ands	r3, r2
 8008768:	d154      	bne.n	8008814 <I2C_Task+0x128>
			if(input&0x00000008){
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	2208      	movs	r2, #8
 800876e:	4013      	ands	r3, r2
 8008770:	d003      	beq.n	800877a <I2C_Task+0x8e>
				set_Mux(1);
 8008772:	2001      	movs	r0, #1
 8008774:	f7ff fd32 	bl	80081dc <set_Mux>
 8008778:	e01e      	b.n	80087b8 <I2C_Task+0xcc>
			} else if (input&0x00000004){
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	2204      	movs	r2, #4
 800877e:	4013      	ands	r3, r2
 8008780:	d00b      	beq.n	800879a <I2C_Task+0xae>
				set_Mux(6 | (input&0x00000001));
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	b2db      	uxtb	r3, r3
 8008786:	2201      	movs	r2, #1
 8008788:	4013      	ands	r3, r2
 800878a:	b2db      	uxtb	r3, r3
 800878c:	2206      	movs	r2, #6
 800878e:	4313      	orrs	r3, r2
 8008790:	b2db      	uxtb	r3, r3
 8008792:	0018      	movs	r0, r3
 8008794:	f7ff fd22 	bl	80081dc <set_Mux>
 8008798:	e00e      	b.n	80087b8 <I2C_Task+0xcc>
			} else if (input&0x00000002){
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	2202      	movs	r2, #2
 800879e:	4013      	ands	r3, r2
 80087a0:	d00a      	beq.n	80087b8 <I2C_Task+0xcc>
				set_Mux(4 | (input&0x00000001));
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	2201      	movs	r2, #1
 80087a8:	4013      	ands	r3, r2
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	2204      	movs	r2, #4
 80087ae:	4313      	orrs	r3, r2
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	0018      	movs	r0, r3
 80087b4:	f7ff fd12 	bl	80081dc <set_Mux>
			}
			if((input&0x00000010) && (hub_write&0x01) == 0) hub_write |= 2;
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	2210      	movs	r2, #16
 80087bc:	4013      	ands	r3, r2
 80087be:	d00b      	beq.n	80087d8 <I2C_Task+0xec>
 80087c0:	2113      	movs	r1, #19
 80087c2:	187b      	adds	r3, r7, r1
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	2201      	movs	r2, #1
 80087c8:	4013      	ands	r3, r2
 80087ca:	d105      	bne.n	80087d8 <I2C_Task+0xec>
 80087cc:	187b      	adds	r3, r7, r1
 80087ce:	187a      	adds	r2, r7, r1
 80087d0:	7812      	ldrb	r2, [r2, #0]
 80087d2:	2102      	movs	r1, #2
 80087d4:	430a      	orrs	r2, r1
 80087d6:	701a      	strb	r2, [r3, #0]
			if((input&0x00000020) && (hub_write&0x01) == 0) hub_write |= 4;
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	2220      	movs	r2, #32
 80087dc:	4013      	ands	r3, r2
 80087de:	d00b      	beq.n	80087f8 <I2C_Task+0x10c>
 80087e0:	2113      	movs	r1, #19
 80087e2:	187b      	adds	r3, r7, r1
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	2201      	movs	r2, #1
 80087e8:	4013      	ands	r3, r2
 80087ea:	d105      	bne.n	80087f8 <I2C_Task+0x10c>
 80087ec:	187b      	adds	r3, r7, r1
 80087ee:	187a      	adds	r2, r7, r1
 80087f0:	7812      	ldrb	r2, [r2, #0]
 80087f2:	2104      	movs	r1, #4
 80087f4:	430a      	orrs	r2, r1
 80087f6:	701a      	strb	r2, [r3, #0]
			if(input&0x00000040){
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	2240      	movs	r2, #64	@ 0x40
 80087fc:	4013      	ands	r3, r2
 80087fe:	d009      	beq.n	8008814 <I2C_Task+0x128>
				hub_write = 0;
 8008800:	2313      	movs	r3, #19
 8008802:	18fb      	adds	r3, r7, r3
 8008804:	2200      	movs	r2, #0
 8008806:	701a      	strb	r2, [r3, #0]
				conf_time = osKernelGetTickCount();
 8008808:	f005 ff2c 	bl	800e664 <osKernelGetTickCount>
 800880c:	0003      	movs	r3, r0
 800880e:	617b      	str	r3, [r7, #20]
				disable_USB_HUB();
 8008810:	f7ff fd1c 	bl	800824c <disable_USB_HUB>

			}
		}
		if(hub_write && (hub_write&0x01) != 1  && osKernelGetTickCount() >= conf_time + boot_interval){
 8008814:	2413      	movs	r4, #19
 8008816:	193b      	adds	r3, r7, r4
 8008818:	781b      	ldrb	r3, [r3, #0]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d01e      	beq.n	800885c <I2C_Task+0x170>
 800881e:	193b      	adds	r3, r7, r4
 8008820:	781b      	ldrb	r3, [r3, #0]
 8008822:	2201      	movs	r2, #1
 8008824:	4013      	ands	r3, r2
 8008826:	d119      	bne.n	800885c <I2C_Task+0x170>
 8008828:	f005 ff1c 	bl	800e664 <osKernelGetTickCount>
 800882c:	0001      	movs	r1, r0
 800882e:	697a      	ldr	r2, [r7, #20]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	18d3      	adds	r3, r2, r3
 8008834:	4299      	cmp	r1, r3
 8008836:	d311      	bcc.n	800885c <I2C_Task+0x170>
			if(hub_write&0x02)	config_USB_Hub();
 8008838:	193b      	adds	r3, r7, r4
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	2202      	movs	r2, #2
 800883e:	4013      	ands	r3, r2
 8008840:	d001      	beq.n	8008846 <I2C_Task+0x15a>
 8008842:	f7ff ff3b 	bl	80086bc <config_USB_Hub>
			if(hub_write&0x04){
 8008846:	2413      	movs	r4, #19
 8008848:	193b      	adds	r3, r7, r4
 800884a:	781b      	ldrb	r3, [r3, #0]
 800884c:	2204      	movs	r2, #4
 800884e:	4013      	ands	r3, r2
 8008850:	d004      	beq.n	800885c <I2C_Task+0x170>
				enable_USB_HUB();
 8008852:	f7ff fd19 	bl	8008288 <enable_USB_HUB>
				hub_write = 1;
 8008856:	193b      	adds	r3, r7, r4
 8008858:	2201      	movs	r2, #1
 800885a:	701a      	strb	r2, [r3, #0]
			}
		}
		if(Port_Data[0].boardVerion != 0) INA234_READ();
 800885c:	4b07      	ldr	r3, [pc, #28]	@ (800887c <I2C_Task+0x190>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d100      	bne.n	8008868 <I2C_Task+0x17c>
 8008866:	e763      	b.n	8008730 <I2C_Task+0x44>
 8008868:	f7ff fc54 	bl	8008114 <INA234_READ>
	while(1){
 800886c:	e760      	b.n	8008730 <I2C_Task+0x44>
 800886e:	46c0      	nop			@ (mov r8, r8)
 8008870:	47ae147b 	.word	0x47ae147b
 8008874:	3f847ae1 	.word	0x3f847ae1
 8008878:	7fffffff 	.word	0x7fffffff
 800887c:	2000030c 	.word	0x2000030c

08008880 <I2C_init>:
  .priority = (osPriority_t) osPriorityBelowNormal7,
  .stack_size = 128 * 16
};


void I2C_init(){
 8008880:	b580      	push	{r7, lr}
 8008882:	af00      	add	r7, sp, #0
	I2C_dat.thread = osThreadNew(I2C_Task, NULL, &I2C_Task_attr);
 8008884:	4a09      	ldr	r2, [pc, #36]	@ (80088ac <I2C_init+0x2c>)
 8008886:	4b0a      	ldr	r3, [pc, #40]	@ (80088b0 <I2C_init+0x30>)
 8008888:	2100      	movs	r1, #0
 800888a:	0018      	movs	r0, r3
 800888c:	f005 ff08 	bl	800e6a0 <osThreadNew>
 8008890:	0002      	movs	r2, r0
 8008892:	4b08      	ldr	r3, [pc, #32]	@ (80088b4 <I2C_init+0x34>)
 8008894:	601a      	str	r2, [r3, #0]
	if(Port_Data[0].boardVerion != 0){
 8008896:	4b08      	ldr	r3, [pc, #32]	@ (80088b8 <I2C_init+0x38>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d001      	beq.n	80088a4 <I2C_init+0x24>
		INA_CONF();
 80088a0:	f7ff fc08 	bl	80080b4 <INA_CONF>
	}
}
 80088a4:	46c0      	nop			@ (mov r8, r8)
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	46c0      	nop			@ (mov r8, r8)
 80088ac:	080153cc 	.word	0x080153cc
 80088b0:	080086ed 	.word	0x080086ed
 80088b4:	20000004 	.word	0x20000004
 80088b8:	2000030c 	.word	0x2000030c

080088bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b082      	sub	sp, #8
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	0002      	movs	r2, r0
 80088c4:	1dfb      	adds	r3, r7, #7
 80088c6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80088c8:	1dfb      	adds	r3, r7, #7
 80088ca:	781b      	ldrb	r3, [r3, #0]
 80088cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80088ce:	d809      	bhi.n	80088e4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80088d0:	1dfb      	adds	r3, r7, #7
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	001a      	movs	r2, r3
 80088d6:	231f      	movs	r3, #31
 80088d8:	401a      	ands	r2, r3
 80088da:	4b04      	ldr	r3, [pc, #16]	@ (80088ec <__NVIC_EnableIRQ+0x30>)
 80088dc:	2101      	movs	r1, #1
 80088de:	4091      	lsls	r1, r2
 80088e0:	000a      	movs	r2, r1
 80088e2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80088e4:	46c0      	nop			@ (mov r8, r8)
 80088e6:	46bd      	mov	sp, r7
 80088e8:	b002      	add	sp, #8
 80088ea:	bd80      	pop	{r7, pc}
 80088ec:	e000e100 	.word	0xe000e100

080088f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80088f0:	b590      	push	{r4, r7, lr}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	0002      	movs	r2, r0
 80088f8:	6039      	str	r1, [r7, #0]
 80088fa:	1dfb      	adds	r3, r7, #7
 80088fc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80088fe:	1dfb      	adds	r3, r7, #7
 8008900:	781b      	ldrb	r3, [r3, #0]
 8008902:	2b7f      	cmp	r3, #127	@ 0x7f
 8008904:	d828      	bhi.n	8008958 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008906:	4a2f      	ldr	r2, [pc, #188]	@ (80089c4 <__NVIC_SetPriority+0xd4>)
 8008908:	1dfb      	adds	r3, r7, #7
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	b25b      	sxtb	r3, r3
 800890e:	089b      	lsrs	r3, r3, #2
 8008910:	33c0      	adds	r3, #192	@ 0xc0
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	589b      	ldr	r3, [r3, r2]
 8008916:	1dfa      	adds	r2, r7, #7
 8008918:	7812      	ldrb	r2, [r2, #0]
 800891a:	0011      	movs	r1, r2
 800891c:	2203      	movs	r2, #3
 800891e:	400a      	ands	r2, r1
 8008920:	00d2      	lsls	r2, r2, #3
 8008922:	21ff      	movs	r1, #255	@ 0xff
 8008924:	4091      	lsls	r1, r2
 8008926:	000a      	movs	r2, r1
 8008928:	43d2      	mvns	r2, r2
 800892a:	401a      	ands	r2, r3
 800892c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	019b      	lsls	r3, r3, #6
 8008932:	22ff      	movs	r2, #255	@ 0xff
 8008934:	401a      	ands	r2, r3
 8008936:	1dfb      	adds	r3, r7, #7
 8008938:	781b      	ldrb	r3, [r3, #0]
 800893a:	0018      	movs	r0, r3
 800893c:	2303      	movs	r3, #3
 800893e:	4003      	ands	r3, r0
 8008940:	00db      	lsls	r3, r3, #3
 8008942:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008944:	481f      	ldr	r0, [pc, #124]	@ (80089c4 <__NVIC_SetPriority+0xd4>)
 8008946:	1dfb      	adds	r3, r7, #7
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	b25b      	sxtb	r3, r3
 800894c:	089b      	lsrs	r3, r3, #2
 800894e:	430a      	orrs	r2, r1
 8008950:	33c0      	adds	r3, #192	@ 0xc0
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8008956:	e031      	b.n	80089bc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008958:	4a1b      	ldr	r2, [pc, #108]	@ (80089c8 <__NVIC_SetPriority+0xd8>)
 800895a:	1dfb      	adds	r3, r7, #7
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	0019      	movs	r1, r3
 8008960:	230f      	movs	r3, #15
 8008962:	400b      	ands	r3, r1
 8008964:	3b08      	subs	r3, #8
 8008966:	089b      	lsrs	r3, r3, #2
 8008968:	3306      	adds	r3, #6
 800896a:	009b      	lsls	r3, r3, #2
 800896c:	18d3      	adds	r3, r2, r3
 800896e:	3304      	adds	r3, #4
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	1dfa      	adds	r2, r7, #7
 8008974:	7812      	ldrb	r2, [r2, #0]
 8008976:	0011      	movs	r1, r2
 8008978:	2203      	movs	r2, #3
 800897a:	400a      	ands	r2, r1
 800897c:	00d2      	lsls	r2, r2, #3
 800897e:	21ff      	movs	r1, #255	@ 0xff
 8008980:	4091      	lsls	r1, r2
 8008982:	000a      	movs	r2, r1
 8008984:	43d2      	mvns	r2, r2
 8008986:	401a      	ands	r2, r3
 8008988:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	019b      	lsls	r3, r3, #6
 800898e:	22ff      	movs	r2, #255	@ 0xff
 8008990:	401a      	ands	r2, r3
 8008992:	1dfb      	adds	r3, r7, #7
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	0018      	movs	r0, r3
 8008998:	2303      	movs	r3, #3
 800899a:	4003      	ands	r3, r0
 800899c:	00db      	lsls	r3, r3, #3
 800899e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80089a0:	4809      	ldr	r0, [pc, #36]	@ (80089c8 <__NVIC_SetPriority+0xd8>)
 80089a2:	1dfb      	adds	r3, r7, #7
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	001c      	movs	r4, r3
 80089a8:	230f      	movs	r3, #15
 80089aa:	4023      	ands	r3, r4
 80089ac:	3b08      	subs	r3, #8
 80089ae:	089b      	lsrs	r3, r3, #2
 80089b0:	430a      	orrs	r2, r1
 80089b2:	3306      	adds	r3, #6
 80089b4:	009b      	lsls	r3, r3, #2
 80089b6:	18c3      	adds	r3, r0, r3
 80089b8:	3304      	adds	r3, #4
 80089ba:	601a      	str	r2, [r3, #0]
}
 80089bc:	46c0      	nop			@ (mov r8, r8)
 80089be:	46bd      	mov	sp, r7
 80089c0:	b003      	add	sp, #12
 80089c2:	bd90      	pop	{r4, r7, pc}
 80089c4:	e000e100 	.word	0xe000e100
 80089c8:	e000ed00 	.word	0xe000ed00

080089cc <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b086      	sub	sp, #24
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 80089dc:	4a0c      	ldr	r2, [pc, #48]	@ (8008a10 <LL_DMA_SetDataTransferDirection+0x44>)
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	18d3      	adds	r3, r2, r3
 80089e2:	781b      	ldrb	r3, [r3, #0]
 80089e4:	001a      	movs	r2, r3
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	18d3      	adds	r3, r2, r3
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a09      	ldr	r2, [pc, #36]	@ (8008a14 <LL_DMA_SetDataTransferDirection+0x48>)
 80089ee:	4013      	ands	r3, r2
 80089f0:	0019      	movs	r1, r3
 80089f2:	4a07      	ldr	r2, [pc, #28]	@ (8008a10 <LL_DMA_SetDataTransferDirection+0x44>)
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	18d3      	adds	r3, r2, r3
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	001a      	movs	r2, r3
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	18d3      	adds	r3, r2, r3
 8008a00:	687a      	ldr	r2, [r7, #4]
 8008a02:	430a      	orrs	r2, r1
 8008a04:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8008a06:	46c0      	nop			@ (mov r8, r8)
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	b006      	add	sp, #24
 8008a0c:	bd80      	pop	{r7, pc}
 8008a0e:	46c0      	nop			@ (mov r8, r8)
 8008a10:	080153f0 	.word	0x080153f0
 8008a14:	ffffbfef 	.word	0xffffbfef

08008a18 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b086      	sub	sp, #24
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8008a28:	4a0c      	ldr	r2, [pc, #48]	@ (8008a5c <LL_DMA_SetMode+0x44>)
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	18d3      	adds	r3, r2, r3
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	001a      	movs	r2, r3
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	18d3      	adds	r3, r2, r3
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	2220      	movs	r2, #32
 8008a3a:	4393      	bics	r3, r2
 8008a3c:	0019      	movs	r1, r3
 8008a3e:	4a07      	ldr	r2, [pc, #28]	@ (8008a5c <LL_DMA_SetMode+0x44>)
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	18d3      	adds	r3, r2, r3
 8008a44:	781b      	ldrb	r3, [r3, #0]
 8008a46:	001a      	movs	r2, r3
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	18d3      	adds	r3, r2, r3
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	430a      	orrs	r2, r1
 8008a50:	601a      	str	r2, [r3, #0]
             Mode);
}
 8008a52:	46c0      	nop			@ (mov r8, r8)
 8008a54:	46bd      	mov	sp, r7
 8008a56:	b006      	add	sp, #24
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	46c0      	nop			@ (mov r8, r8)
 8008a5c:	080153f0 	.word	0x080153f0

08008a60 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b086      	sub	sp, #24
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8008a70:	4a0c      	ldr	r2, [pc, #48]	@ (8008aa4 <LL_DMA_SetPeriphIncMode+0x44>)
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	18d3      	adds	r3, r2, r3
 8008a76:	781b      	ldrb	r3, [r3, #0]
 8008a78:	001a      	movs	r2, r3
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	18d3      	adds	r3, r2, r3
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2240      	movs	r2, #64	@ 0x40
 8008a82:	4393      	bics	r3, r2
 8008a84:	0019      	movs	r1, r3
 8008a86:	4a07      	ldr	r2, [pc, #28]	@ (8008aa4 <LL_DMA_SetPeriphIncMode+0x44>)
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	18d3      	adds	r3, r2, r3
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	001a      	movs	r2, r3
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	18d3      	adds	r3, r2, r3
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	430a      	orrs	r2, r1
 8008a98:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 8008a9a:	46c0      	nop			@ (mov r8, r8)
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	b006      	add	sp, #24
 8008aa0:	bd80      	pop	{r7, pc}
 8008aa2:	46c0      	nop			@ (mov r8, r8)
 8008aa4:	080153f0 	.word	0x080153f0

08008aa8 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8008ab8:	4a0c      	ldr	r2, [pc, #48]	@ (8008aec <LL_DMA_SetMemoryIncMode+0x44>)
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	18d3      	adds	r3, r2, r3
 8008abe:	781b      	ldrb	r3, [r3, #0]
 8008ac0:	001a      	movs	r2, r3
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	18d3      	adds	r3, r2, r3
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	2280      	movs	r2, #128	@ 0x80
 8008aca:	4393      	bics	r3, r2
 8008acc:	0019      	movs	r1, r3
 8008ace:	4a07      	ldr	r2, [pc, #28]	@ (8008aec <LL_DMA_SetMemoryIncMode+0x44>)
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	18d3      	adds	r3, r2, r3
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	001a      	movs	r2, r3
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	18d3      	adds	r3, r2, r3
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	430a      	orrs	r2, r1
 8008ae0:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 8008ae2:	46c0      	nop			@ (mov r8, r8)
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	b006      	add	sp, #24
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	46c0      	nop			@ (mov r8, r8)
 8008aec:	080153f0 	.word	0x080153f0

08008af0 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b086      	sub	sp, #24
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	60f8      	str	r0, [r7, #12]
 8008af8:	60b9      	str	r1, [r7, #8]
 8008afa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8008b00:	4a0c      	ldr	r2, [pc, #48]	@ (8008b34 <LL_DMA_SetPeriphSize+0x44>)
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	18d3      	adds	r3, r2, r3
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	001a      	movs	r2, r3
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	18d3      	adds	r3, r2, r3
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a09      	ldr	r2, [pc, #36]	@ (8008b38 <LL_DMA_SetPeriphSize+0x48>)
 8008b12:	4013      	ands	r3, r2
 8008b14:	0019      	movs	r1, r3
 8008b16:	4a07      	ldr	r2, [pc, #28]	@ (8008b34 <LL_DMA_SetPeriphSize+0x44>)
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	18d3      	adds	r3, r2, r3
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	001a      	movs	r2, r3
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	18d3      	adds	r3, r2, r3
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	430a      	orrs	r2, r1
 8008b28:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 8008b2a:	46c0      	nop			@ (mov r8, r8)
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	b006      	add	sp, #24
 8008b30:	bd80      	pop	{r7, pc}
 8008b32:	46c0      	nop			@ (mov r8, r8)
 8008b34:	080153f0 	.word	0x080153f0
 8008b38:	fffffcff 	.word	0xfffffcff

08008b3c <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b086      	sub	sp, #24
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	60f8      	str	r0, [r7, #12]
 8008b44:	60b9      	str	r1, [r7, #8]
 8008b46:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8008b4c:	4a0c      	ldr	r2, [pc, #48]	@ (8008b80 <LL_DMA_SetMemorySize+0x44>)
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	18d3      	adds	r3, r2, r3
 8008b52:	781b      	ldrb	r3, [r3, #0]
 8008b54:	001a      	movs	r2, r3
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	18d3      	adds	r3, r2, r3
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a09      	ldr	r2, [pc, #36]	@ (8008b84 <LL_DMA_SetMemorySize+0x48>)
 8008b5e:	4013      	ands	r3, r2
 8008b60:	0019      	movs	r1, r3
 8008b62:	4a07      	ldr	r2, [pc, #28]	@ (8008b80 <LL_DMA_SetMemorySize+0x44>)
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	18d3      	adds	r3, r2, r3
 8008b68:	781b      	ldrb	r3, [r3, #0]
 8008b6a:	001a      	movs	r2, r3
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	18d3      	adds	r3, r2, r3
 8008b70:	687a      	ldr	r2, [r7, #4]
 8008b72:	430a      	orrs	r2, r1
 8008b74:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 8008b76:	46c0      	nop			@ (mov r8, r8)
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	b006      	add	sp, #24
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	46c0      	nop			@ (mov r8, r8)
 8008b80:	080153f0 	.word	0x080153f0
 8008b84:	fffff3ff 	.word	0xfffff3ff

08008b88 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b086      	sub	sp, #24
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8008b98:	4a0c      	ldr	r2, [pc, #48]	@ (8008bcc <LL_DMA_SetChannelPriorityLevel+0x44>)
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	18d3      	adds	r3, r2, r3
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	001a      	movs	r2, r3
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	18d3      	adds	r3, r2, r3
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a09      	ldr	r2, [pc, #36]	@ (8008bd0 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8008baa:	4013      	ands	r3, r2
 8008bac:	0019      	movs	r1, r3
 8008bae:	4a07      	ldr	r2, [pc, #28]	@ (8008bcc <LL_DMA_SetChannelPriorityLevel+0x44>)
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	18d3      	adds	r3, r2, r3
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	001a      	movs	r2, r3
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	18d3      	adds	r3, r2, r3
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	430a      	orrs	r2, r1
 8008bc0:	601a      	str	r2, [r3, #0]
             Priority);
}
 8008bc2:	46c0      	nop			@ (mov r8, r8)
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	b006      	add	sp, #24
 8008bc8:	bd80      	pop	{r7, pc}
 8008bca:	46c0      	nop			@ (mov r8, r8)
 8008bcc:	080153f0 	.word	0x080153f0
 8008bd0:	ffffcfff 	.word	0xffffcfff

08008bd4 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b086      	sub	sp, #24
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	0a9b      	lsrs	r3, r3, #10
 8008be4:	4a0f      	ldr	r2, [pc, #60]	@ (8008c24 <LL_DMA_SetPeriphRequest+0x50>)
 8008be6:	405a      	eors	r2, r3
 8008be8:	0013      	movs	r3, r2
 8008bea:	00db      	lsls	r3, r3, #3
 8008bec:	1a9b      	subs	r3, r3, r2
 8008bee:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8008bf0:	68ba      	ldr	r2, [r7, #8]
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	18d3      	adds	r3, r2, r3
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	4a0b      	ldr	r2, [pc, #44]	@ (8008c28 <LL_DMA_SetPeriphRequest+0x54>)
 8008bfa:	4694      	mov	ip, r2
 8008bfc:	4463      	add	r3, ip
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	227f      	movs	r2, #127	@ 0x7f
 8008c02:	4393      	bics	r3, r2
 8008c04:	0019      	movs	r1, r3
 8008c06:	68ba      	ldr	r2, [r7, #8]
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	18d3      	adds	r3, r2, r3
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	4a06      	ldr	r2, [pc, #24]	@ (8008c28 <LL_DMA_SetPeriphRequest+0x54>)
 8008c10:	4694      	mov	ip, r2
 8008c12:	4463      	add	r3, ip
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	430a      	orrs	r2, r1
 8008c18:	601a      	str	r2, [r3, #0]
}
 8008c1a:	46c0      	nop			@ (mov r8, r8)
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	b006      	add	sp, #24
 8008c20:	bd80      	pop	{r7, pc}
 8008c22:	46c0      	nop			@ (mov r8, r8)
 8008c24:	00100080 	.word	0x00100080
 8008c28:	40020800 	.word	0x40020800

08008c2c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8008c34:	4b07      	ldr	r3, [pc, #28]	@ (8008c54 <LL_APB1_GRP1_EnableClock+0x28>)
 8008c36:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8008c38:	4b06      	ldr	r3, [pc, #24]	@ (8008c54 <LL_APB1_GRP1_EnableClock+0x28>)
 8008c3a:	687a      	ldr	r2, [r7, #4]
 8008c3c:	430a      	orrs	r2, r1
 8008c3e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8008c40:	4b04      	ldr	r3, [pc, #16]	@ (8008c54 <LL_APB1_GRP1_EnableClock+0x28>)
 8008c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	4013      	ands	r3, r2
 8008c48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
}
 8008c4c:	46c0      	nop			@ (mov r8, r8)
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	b004      	add	sp, #16
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	40021000 	.word	0x40021000

08008c58 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b084      	sub	sp, #16
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8008c60:	4b07      	ldr	r3, [pc, #28]	@ (8008c80 <LL_IOP_GRP1_EnableClock+0x28>)
 8008c62:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008c64:	4b06      	ldr	r3, [pc, #24]	@ (8008c80 <LL_IOP_GRP1_EnableClock+0x28>)
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	430a      	orrs	r2, r1
 8008c6a:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8008c6c:	4b04      	ldr	r3, [pc, #16]	@ (8008c80 <LL_IOP_GRP1_EnableClock+0x28>)
 8008c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	4013      	ands	r3, r2
 8008c74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008c76:	68fb      	ldr	r3, [r7, #12]
}
 8008c78:	46c0      	nop			@ (mov r8, r8)
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	b004      	add	sp, #16
 8008c7e:	bd80      	pop	{r7, pc}
 8008c80:	40021000 	.word	0x40021000

08008c84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008c88:	f000 fd1a 	bl	80096c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008c8c:	f000 f824 	bl	8008cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008c90:	f000 fa94 	bl	80091bc <MX_GPIO_Init>
  MX_DMA_Init();
 8008c94:	f000 fa6e 	bl	8009174 <MX_DMA_Init>
  MX_ADC1_Init();
 8008c98:	f000 f87c 	bl	8008d94 <MX_ADC1_Init>
  MX_UCPD1_Init();
 8008c9c:	f000 f9c2 	bl	8009024 <MX_UCPD1_Init>
  MX_TIM2_Init();
 8008ca0:	f000 f940 	bl	8008f24 <MX_TIM2_Init>
  MX_I2C2_Init();
 8008ca4:	f000 f8fe 	bl	8008ea4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8008ca8:	f005 fc94 	bl	800e5d4 <osKernelInitialize>
  /* USBPD initialisation ---------------------------------*/
  MX_USBPD_Init();
 8008cac:	f00b fb38 	bl	8014320 <MX_USBPD_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8008cb0:	4a06      	ldr	r2, [pc, #24]	@ (8008ccc <main+0x48>)
 8008cb2:	4b07      	ldr	r3, [pc, #28]	@ (8008cd0 <main+0x4c>)
 8008cb4:	2100      	movs	r1, #0
 8008cb6:	0018      	movs	r0, r3
 8008cb8:	f005 fcf2 	bl	800e6a0 <osThreadNew>
 8008cbc:	0002      	movs	r2, r0
 8008cbe:	4b05      	ldr	r3, [pc, #20]	@ (8008cd4 <main+0x50>)
 8008cc0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8008cc2:	f005 fca9 	bl	800e618 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008cc6:	46c0      	nop			@ (mov r8, r8)
 8008cc8:	e7fd      	b.n	8008cc6 <main+0x42>
 8008cca:	46c0      	nop			@ (mov r8, r8)
 8008ccc:	080153f8 	.word	0x080153f8
 8008cd0:	08009281 	.word	0x08009281
 8008cd4:	20000474 	.word	0x20000474

08008cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008cd8:	b590      	push	{r4, r7, lr}
 8008cda:	b095      	sub	sp, #84	@ 0x54
 8008cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008cde:	2414      	movs	r4, #20
 8008ce0:	193b      	adds	r3, r7, r4
 8008ce2:	0018      	movs	r0, r3
 8008ce4:	233c      	movs	r3, #60	@ 0x3c
 8008ce6:	001a      	movs	r2, r3
 8008ce8:	2100      	movs	r1, #0
 8008cea:	f00c fa6f 	bl	80151cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008cee:	1d3b      	adds	r3, r7, #4
 8008cf0:	0018      	movs	r0, r3
 8008cf2:	2310      	movs	r3, #16
 8008cf4:	001a      	movs	r2, r3
 8008cf6:	2100      	movs	r1, #0
 8008cf8:	f00c fa68 	bl	80151cc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008cfc:	2380      	movs	r3, #128	@ 0x80
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	0018      	movs	r0, r3
 8008d02:	f003 f9e1 	bl	800c0c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008d06:	193b      	adds	r3, r7, r4
 8008d08:	2202      	movs	r2, #2
 8008d0a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008d0c:	193b      	adds	r3, r7, r4
 8008d0e:	2280      	movs	r2, #128	@ 0x80
 8008d10:	0052      	lsls	r2, r2, #1
 8008d12:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8008d14:	0021      	movs	r1, r4
 8008d16:	187b      	adds	r3, r7, r1
 8008d18:	2200      	movs	r2, #0
 8008d1a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008d1c:	187b      	adds	r3, r7, r1
 8008d1e:	2240      	movs	r2, #64	@ 0x40
 8008d20:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008d22:	187b      	adds	r3, r7, r1
 8008d24:	2202      	movs	r2, #2
 8008d26:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8008d28:	187b      	adds	r3, r7, r1
 8008d2a:	2202      	movs	r2, #2
 8008d2c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8008d2e:	187b      	adds	r3, r7, r1
 8008d30:	2200      	movs	r2, #0
 8008d32:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 9;
 8008d34:	187b      	adds	r3, r7, r1
 8008d36:	2209      	movs	r2, #9
 8008d38:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008d3a:	187b      	adds	r3, r7, r1
 8008d3c:	2280      	movs	r2, #128	@ 0x80
 8008d3e:	0292      	lsls	r2, r2, #10
 8008d40:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8008d42:	187b      	adds	r3, r7, r1
 8008d44:	2280      	movs	r2, #128	@ 0x80
 8008d46:	0492      	lsls	r2, r2, #18
 8008d48:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 8008d4a:	187b      	adds	r3, r7, r1
 8008d4c:	2280      	movs	r2, #128	@ 0x80
 8008d4e:	05d2      	lsls	r2, r2, #23
 8008d50:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008d52:	187b      	adds	r3, r7, r1
 8008d54:	0018      	movs	r0, r3
 8008d56:	f003 f9f7 	bl	800c148 <HAL_RCC_OscConfig>
 8008d5a:	1e03      	subs	r3, r0, #0
 8008d5c:	d001      	beq.n	8008d62 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8008d5e:	f000 fa98 	bl	8009292 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008d62:	1d3b      	adds	r3, r7, #4
 8008d64:	2207      	movs	r2, #7
 8008d66:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008d68:	1d3b      	adds	r3, r7, #4
 8008d6a:	2202      	movs	r2, #2
 8008d6c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008d6e:	1d3b      	adds	r3, r7, #4
 8008d70:	2200      	movs	r2, #0
 8008d72:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008d74:	1d3b      	adds	r3, r7, #4
 8008d76:	2200      	movs	r2, #0
 8008d78:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8008d7a:	1d3b      	adds	r3, r7, #4
 8008d7c:	2101      	movs	r1, #1
 8008d7e:	0018      	movs	r0, r3
 8008d80:	f003 fd42 	bl	800c808 <HAL_RCC_ClockConfig>
 8008d84:	1e03      	subs	r3, r0, #0
 8008d86:	d001      	beq.n	8008d8c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8008d88:	f000 fa83 	bl	8009292 <Error_Handler>
  }
}
 8008d8c:	46c0      	nop			@ (mov r8, r8)
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	b015      	add	sp, #84	@ 0x54
 8008d92:	bd90      	pop	{r4, r7, pc}

08008d94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8008d9a:	1d3b      	adds	r3, r7, #4
 8008d9c:	0018      	movs	r0, r3
 8008d9e:	230c      	movs	r3, #12
 8008da0:	001a      	movs	r2, r3
 8008da2:	2100      	movs	r1, #0
 8008da4:	f00c fa12 	bl	80151cc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8008da8:	4b39      	ldr	r3, [pc, #228]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008daa:	4a3a      	ldr	r2, [pc, #232]	@ (8008e94 <MX_ADC1_Init+0x100>)
 8008dac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8008dae:	4b38      	ldr	r3, [pc, #224]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008db0:	2280      	movs	r2, #128	@ 0x80
 8008db2:	05d2      	lsls	r2, r2, #23
 8008db4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8008db6:	4b36      	ldr	r3, [pc, #216]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008db8:	2200      	movs	r2, #0
 8008dba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008dbc:	4b34      	ldr	r3, [pc, #208]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8008dc2:	4b33      	ldr	r3, [pc, #204]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008dc4:	2280      	movs	r2, #128	@ 0x80
 8008dc6:	0392      	lsls	r2, r2, #14
 8008dc8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008dca:	4b31      	ldr	r3, [pc, #196]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008dcc:	2204      	movs	r2, #4
 8008dce:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8008dd0:	4b2f      	ldr	r3, [pc, #188]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8008dd6:	4b2e      	ldr	r3, [pc, #184]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008dd8:	2200      	movs	r2, #0
 8008dda:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8008ddc:	4b2c      	ldr	r3, [pc, #176]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008dde:	2201      	movs	r2, #1
 8008de0:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 8008de2:	4b2b      	ldr	r3, [pc, #172]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008de4:	2202      	movs	r2, #2
 8008de6:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008de8:	4b29      	ldr	r3, [pc, #164]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008dea:	2200      	movs	r2, #0
 8008dec:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008dee:	4b28      	ldr	r3, [pc, #160]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008df0:	2200      	movs	r2, #0
 8008df2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8008df4:	4b26      	ldr	r3, [pc, #152]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008df6:	222c      	movs	r2, #44	@ 0x2c
 8008df8:	2101      	movs	r1, #1
 8008dfa:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8008dfc:	4b24      	ldr	r3, [pc, #144]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008dfe:	2280      	movs	r2, #128	@ 0x80
 8008e00:	0152      	lsls	r2, r2, #5
 8008e02:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8008e04:	4b22      	ldr	r3, [pc, #136]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008e06:	2207      	movs	r2, #7
 8008e08:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8008e0a:	4b21      	ldr	r3, [pc, #132]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008e0c:	2207      	movs	r2, #7
 8008e0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8008e10:	4b1f      	ldr	r3, [pc, #124]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008e12:	223c      	movs	r2, #60	@ 0x3c
 8008e14:	2100      	movs	r1, #0
 8008e16:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8008e18:	4b1d      	ldr	r3, [pc, #116]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8008e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008e20:	0018      	movs	r0, r3
 8008e22:	f000 fe65 	bl	8009af0 <HAL_ADC_Init>
 8008e26:	1e03      	subs	r3, r0, #0
 8008e28:	d001      	beq.n	8008e2e <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8008e2a:	f000 fa32 	bl	8009292 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8008e2e:	1d3b      	adds	r3, r7, #4
 8008e30:	4a19      	ldr	r2, [pc, #100]	@ (8008e98 <MX_ADC1_Init+0x104>)
 8008e32:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8008e34:	1d3b      	adds	r3, r7, #4
 8008e36:	2200      	movs	r2, #0
 8008e38:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8008e3a:	1d3b      	adds	r3, r7, #4
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008e40:	1d3a      	adds	r2, r7, #4
 8008e42:	4b13      	ldr	r3, [pc, #76]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008e44:	0011      	movs	r1, r2
 8008e46:	0018      	movs	r0, r3
 8008e48:	f001 f8a0 	bl	8009f8c <HAL_ADC_ConfigChannel>
 8008e4c:	1e03      	subs	r3, r0, #0
 8008e4e:	d001      	beq.n	8008e54 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8008e50:	f000 fa1f 	bl	8009292 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8008e54:	1d3b      	adds	r3, r7, #4
 8008e56:	4a11      	ldr	r2, [pc, #68]	@ (8008e9c <MX_ADC1_Init+0x108>)
 8008e58:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8008e5a:	1d3b      	adds	r3, r7, #4
 8008e5c:	2204      	movs	r2, #4
 8008e5e:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008e60:	1d3a      	adds	r2, r7, #4
 8008e62:	4b0b      	ldr	r3, [pc, #44]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008e64:	0011      	movs	r1, r2
 8008e66:	0018      	movs	r0, r3
 8008e68:	f001 f890 	bl	8009f8c <HAL_ADC_ConfigChannel>
 8008e6c:	1e03      	subs	r3, r0, #0
 8008e6e:	d001      	beq.n	8008e74 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8008e70:	f000 fa0f 	bl	8009292 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8008e74:	4b06      	ldr	r3, [pc, #24]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008e76:	0018      	movs	r0, r3
 8008e78:	f001 fc6a 	bl	800a750 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, ADC_Vals, 2);
 8008e7c:	4908      	ldr	r1, [pc, #32]	@ (8008ea0 <MX_ADC1_Init+0x10c>)
 8008e7e:	4b04      	ldr	r3, [pc, #16]	@ (8008e90 <MX_ADC1_Init+0xfc>)
 8008e80:	2202      	movs	r2, #2
 8008e82:	0018      	movs	r0, r3
 8008e84:	f000 ffdc 	bl	8009e40 <HAL_ADC_Start_DMA>
  /* USER CODE END ADC1_Init 2 */

}
 8008e88:	46c0      	nop			@ (mov r8, r8)
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	b004      	add	sp, #16
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	20000310 	.word	0x20000310
 8008e94:	40012400 	.word	0x40012400
 8008e98:	24000200 	.word	0x24000200
 8008e9c:	08000004 	.word	0x08000004
 8008ea0:	200002fc 	.word	0x200002fc

08008ea4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8008ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008eaa:	4a1c      	ldr	r2, [pc, #112]	@ (8008f1c <MX_I2C2_Init+0x78>)
 8008eac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10805D88;
 8008eae:	4b1a      	ldr	r3, [pc, #104]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008eb0:	4a1b      	ldr	r2, [pc, #108]	@ (8008f20 <MX_I2C2_Init+0x7c>)
 8008eb2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8008eb4:	4b18      	ldr	r3, [pc, #96]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008eba:	4b17      	ldr	r3, [pc, #92]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008ec0:	4b15      	ldr	r3, [pc, #84]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8008ec6:	4b14      	ldr	r3, [pc, #80]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008ec8:	2200      	movs	r2, #0
 8008eca:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008ecc:	4b12      	ldr	r3, [pc, #72]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008ece:	2200      	movs	r2, #0
 8008ed0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008ed2:	4b11      	ldr	r3, [pc, #68]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008eda:	2200      	movs	r2, #0
 8008edc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8008ede:	4b0e      	ldr	r3, [pc, #56]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008ee0:	0018      	movs	r0, r3
 8008ee2:	f002 fa55 	bl	800b390 <HAL_I2C_Init>
 8008ee6:	1e03      	subs	r3, r0, #0
 8008ee8:	d001      	beq.n	8008eee <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8008eea:	f000 f9d2 	bl	8009292 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8008eee:	4b0a      	ldr	r3, [pc, #40]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008ef0:	2100      	movs	r1, #0
 8008ef2:	0018      	movs	r0, r3
 8008ef4:	f003 f850 	bl	800bf98 <HAL_I2CEx_ConfigAnalogFilter>
 8008ef8:	1e03      	subs	r3, r0, #0
 8008efa:	d001      	beq.n	8008f00 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8008efc:	f000 f9c9 	bl	8009292 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8008f00:	4b05      	ldr	r3, [pc, #20]	@ (8008f18 <MX_I2C2_Init+0x74>)
 8008f02:	2100      	movs	r1, #0
 8008f04:	0018      	movs	r0, r3
 8008f06:	f003 f893 	bl	800c030 <HAL_I2CEx_ConfigDigitalFilter>
 8008f0a:	1e03      	subs	r3, r0, #0
 8008f0c:	d001      	beq.n	8008f12 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8008f0e:	f000 f9c0 	bl	8009292 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8008f12:	46c0      	nop			@ (mov r8, r8)
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	200003d4 	.word	0x200003d4
 8008f1c:	40005800 	.word	0x40005800
 8008f20:	10805d88 	.word	0x10805d88

08008f24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b08e      	sub	sp, #56	@ 0x38
 8008f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008f2a:	2328      	movs	r3, #40	@ 0x28
 8008f2c:	18fb      	adds	r3, r7, r3
 8008f2e:	0018      	movs	r0, r3
 8008f30:	2310      	movs	r3, #16
 8008f32:	001a      	movs	r2, r3
 8008f34:	2100      	movs	r1, #0
 8008f36:	f00c f949 	bl	80151cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008f3a:	231c      	movs	r3, #28
 8008f3c:	18fb      	adds	r3, r7, r3
 8008f3e:	0018      	movs	r0, r3
 8008f40:	230c      	movs	r3, #12
 8008f42:	001a      	movs	r2, r3
 8008f44:	2100      	movs	r1, #0
 8008f46:	f00c f941 	bl	80151cc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008f4a:	003b      	movs	r3, r7
 8008f4c:	0018      	movs	r0, r3
 8008f4e:	231c      	movs	r3, #28
 8008f50:	001a      	movs	r2, r3
 8008f52:	2100      	movs	r1, #0
 8008f54:	f00c f93a 	bl	80151cc <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8008f58:	4b30      	ldr	r3, [pc, #192]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008f5a:	2280      	movs	r2, #128	@ 0x80
 8008f5c:	05d2      	lsls	r2, r2, #23
 8008f5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8008f60:	4b2e      	ldr	r3, [pc, #184]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008f62:	2200      	movs	r2, #0
 8008f64:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8008f66:	4b2d      	ldr	r3, [pc, #180]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008f68:	2210      	movs	r2, #16
 8008f6a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0x00003FFF;
 8008f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8009020 <MX_TIM2_Init+0xfc>)
 8008f70:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008f72:	4b2a      	ldr	r3, [pc, #168]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008f74:	2200      	movs	r2, #0
 8008f76:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008f78:	4b28      	ldr	r3, [pc, #160]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008f7a:	2280      	movs	r2, #128	@ 0x80
 8008f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8008f7e:	4b27      	ldr	r3, [pc, #156]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008f80:	0018      	movs	r0, r3
 8008f82:	f004 f807 	bl	800cf94 <HAL_TIM_Base_Init>
 8008f86:	1e03      	subs	r3, r0, #0
 8008f88:	d001      	beq.n	8008f8e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8008f8a:	f000 f982 	bl	8009292 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008f8e:	2128      	movs	r1, #40	@ 0x28
 8008f90:	187b      	adds	r3, r7, r1
 8008f92:	2280      	movs	r2, #128	@ 0x80
 8008f94:	0152      	lsls	r2, r2, #5
 8008f96:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008f98:	187a      	adds	r2, r7, r1
 8008f9a:	4b20      	ldr	r3, [pc, #128]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008f9c:	0011      	movs	r1, r2
 8008f9e:	0018      	movs	r0, r3
 8008fa0:	f004 faa0 	bl	800d4e4 <HAL_TIM_ConfigClockSource>
 8008fa4:	1e03      	subs	r3, r0, #0
 8008fa6:	d001      	beq.n	8008fac <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8008fa8:	f000 f973 	bl	8009292 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8008fac:	4b1b      	ldr	r3, [pc, #108]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008fae:	0018      	movs	r0, r3
 8008fb0:	f004 f848 	bl	800d044 <HAL_TIM_PWM_Init>
 8008fb4:	1e03      	subs	r3, r0, #0
 8008fb6:	d001      	beq.n	8008fbc <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8008fb8:	f000 f96b 	bl	8009292 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008fbc:	211c      	movs	r1, #28
 8008fbe:	187b      	adds	r3, r7, r1
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008fc4:	187b      	adds	r3, r7, r1
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008fca:	187a      	adds	r2, r7, r1
 8008fcc:	4b13      	ldr	r3, [pc, #76]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008fce:	0011      	movs	r1, r2
 8008fd0:	0018      	movs	r0, r3
 8008fd2:	f004 ff79 	bl	800dec8 <HAL_TIMEx_MasterConfigSynchronization>
 8008fd6:	1e03      	subs	r3, r0, #0
 8008fd8:	d001      	beq.n	8008fde <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8008fda:	f000 f95a 	bl	8009292 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008fde:	003b      	movs	r3, r7
 8008fe0:	2260      	movs	r2, #96	@ 0x60
 8008fe2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8008fe4:	003b      	movs	r3, r7
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008fea:	003b      	movs	r3, r7
 8008fec:	2200      	movs	r2, #0
 8008fee:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008ff0:	003b      	movs	r3, r7
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008ff6:	0039      	movs	r1, r7
 8008ff8:	4b08      	ldr	r3, [pc, #32]	@ (800901c <MX_TIM2_Init+0xf8>)
 8008ffa:	2204      	movs	r2, #4
 8008ffc:	0018      	movs	r0, r3
 8008ffe:	f004 f971 	bl	800d2e4 <HAL_TIM_PWM_ConfigChannel>
 8009002:	1e03      	subs	r3, r0, #0
 8009004:	d001      	beq.n	800900a <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8009006:	f000 f944 	bl	8009292 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800900a:	4b04      	ldr	r3, [pc, #16]	@ (800901c <MX_TIM2_Init+0xf8>)
 800900c:	0018      	movs	r0, r3
 800900e:	f000 fa85 	bl	800951c <HAL_TIM_MspPostInit>

}
 8009012:	46c0      	nop			@ (mov r8, r8)
 8009014:	46bd      	mov	sp, r7
 8009016:	b00e      	add	sp, #56	@ 0x38
 8009018:	bd80      	pop	{r7, pc}
 800901a:	46c0      	nop			@ (mov r8, r8)
 800901c:	20000428 	.word	0x20000428
 8009020:	00003fff 	.word	0x00003fff

08009024 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b086      	sub	sp, #24
 8009028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800902a:	003b      	movs	r3, r7
 800902c:	0018      	movs	r0, r3
 800902e:	2318      	movs	r3, #24
 8009030:	001a      	movs	r2, r3
 8009032:	2100      	movs	r1, #0
 8009034:	f00c f8ca 	bl	80151cc <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 8009038:	2380      	movs	r3, #128	@ 0x80
 800903a:	049b      	lsls	r3, r3, #18
 800903c:	0018      	movs	r0, r3
 800903e:	f7ff fdf5 	bl	8008c2c <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8009042:	2002      	movs	r0, #2
 8009044:	f7ff fe08 	bl	8008c58 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8009048:	2001      	movs	r0, #1
 800904a:	f7ff fe05 	bl	8008c58 <LL_IOP_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA8   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800904e:	003b      	movs	r3, r7
 8009050:	2280      	movs	r2, #128	@ 0x80
 8009052:	0212      	lsls	r2, r2, #8
 8009054:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8009056:	003b      	movs	r3, r7
 8009058:	2203      	movs	r2, #3
 800905a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800905c:	003b      	movs	r3, r7
 800905e:	2200      	movs	r2, #0
 8009060:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009062:	003b      	movs	r3, r7
 8009064:	4a41      	ldr	r2, [pc, #260]	@ (800916c <MX_UCPD1_Init+0x148>)
 8009066:	0019      	movs	r1, r3
 8009068:	0010      	movs	r0, r2
 800906a:	f005 f969 	bl	800e340 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800906e:	003b      	movs	r3, r7
 8009070:	2280      	movs	r2, #128	@ 0x80
 8009072:	0052      	lsls	r2, r2, #1
 8009074:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8009076:	003b      	movs	r3, r7
 8009078:	2203      	movs	r2, #3
 800907a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800907c:	003b      	movs	r3, r7
 800907e:	2200      	movs	r2, #0
 8009080:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009082:	003a      	movs	r2, r7
 8009084:	23a0      	movs	r3, #160	@ 0xa0
 8009086:	05db      	lsls	r3, r3, #23
 8009088:	0011      	movs	r1, r2
 800908a:	0018      	movs	r0, r3
 800908c:	f005 f958 	bl	800e340 <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 8009090:	4b37      	ldr	r3, [pc, #220]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 8009092:	223a      	movs	r2, #58	@ 0x3a
 8009094:	2100      	movs	r1, #0
 8009096:	0018      	movs	r0, r3
 8009098:	f7ff fd9c 	bl	8008bd4 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800909c:	4b34      	ldr	r3, [pc, #208]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 800909e:	2200      	movs	r2, #0
 80090a0:	2100      	movs	r1, #0
 80090a2:	0018      	movs	r0, r3
 80090a4:	f7ff fc92 	bl	80089cc <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_MEDIUM);
 80090a8:	2380      	movs	r3, #128	@ 0x80
 80090aa:	015b      	lsls	r3, r3, #5
 80090ac:	4830      	ldr	r0, [pc, #192]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 80090ae:	001a      	movs	r2, r3
 80090b0:	2100      	movs	r1, #0
 80090b2:	f7ff fd69 	bl	8008b88 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80090b6:	4b2e      	ldr	r3, [pc, #184]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 80090b8:	2200      	movs	r2, #0
 80090ba:	2100      	movs	r1, #0
 80090bc:	0018      	movs	r0, r3
 80090be:	f7ff fcab 	bl	8008a18 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80090c2:	4b2b      	ldr	r3, [pc, #172]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 80090c4:	2200      	movs	r2, #0
 80090c6:	2100      	movs	r1, #0
 80090c8:	0018      	movs	r0, r3
 80090ca:	f7ff fcc9 	bl	8008a60 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80090ce:	4b28      	ldr	r3, [pc, #160]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 80090d0:	2280      	movs	r2, #128	@ 0x80
 80090d2:	2100      	movs	r1, #0
 80090d4:	0018      	movs	r0, r3
 80090d6:	f7ff fce7 	bl	8008aa8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 80090da:	4b25      	ldr	r3, [pc, #148]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 80090dc:	2200      	movs	r2, #0
 80090de:	2100      	movs	r1, #0
 80090e0:	0018      	movs	r0, r3
 80090e2:	f7ff fd05 	bl	8008af0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 80090e6:	4b22      	ldr	r3, [pc, #136]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 80090e8:	2200      	movs	r2, #0
 80090ea:	2100      	movs	r1, #0
 80090ec:	0018      	movs	r0, r3
 80090ee:	f7ff fd25 	bl	8008b3c <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 80090f2:	4b1f      	ldr	r3, [pc, #124]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 80090f4:	223b      	movs	r2, #59	@ 0x3b
 80090f6:	2101      	movs	r1, #1
 80090f8:	0018      	movs	r0, r3
 80090fa:	f7ff fd6b 	bl	8008bd4 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80090fe:	4b1c      	ldr	r3, [pc, #112]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 8009100:	2210      	movs	r2, #16
 8009102:	2101      	movs	r1, #1
 8009104:	0018      	movs	r0, r3
 8009106:	f7ff fc61 	bl	80089cc <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_MEDIUM);
 800910a:	2380      	movs	r3, #128	@ 0x80
 800910c:	015b      	lsls	r3, r3, #5
 800910e:	4818      	ldr	r0, [pc, #96]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 8009110:	001a      	movs	r2, r3
 8009112:	2101      	movs	r1, #1
 8009114:	f7ff fd38 	bl	8008b88 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8009118:	4b15      	ldr	r3, [pc, #84]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 800911a:	2200      	movs	r2, #0
 800911c:	2101      	movs	r1, #1
 800911e:	0018      	movs	r0, r3
 8009120:	f7ff fc7a 	bl	8008a18 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8009124:	4b12      	ldr	r3, [pc, #72]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 8009126:	2200      	movs	r2, #0
 8009128:	2101      	movs	r1, #1
 800912a:	0018      	movs	r0, r3
 800912c:	f7ff fc98 	bl	8008a60 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8009130:	4b0f      	ldr	r3, [pc, #60]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 8009132:	2280      	movs	r2, #128	@ 0x80
 8009134:	2101      	movs	r1, #1
 8009136:	0018      	movs	r0, r3
 8009138:	f7ff fcb6 	bl	8008aa8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800913c:	4b0c      	ldr	r3, [pc, #48]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 800913e:	2200      	movs	r2, #0
 8009140:	2101      	movs	r1, #1
 8009142:	0018      	movs	r0, r3
 8009144:	f7ff fcd4 	bl	8008af0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8009148:	4b09      	ldr	r3, [pc, #36]	@ (8009170 <MX_UCPD1_Init+0x14c>)
 800914a:	2200      	movs	r2, #0
 800914c:	2101      	movs	r1, #1
 800914e:	0018      	movs	r0, r3
 8009150:	f7ff fcf4 	bl	8008b3c <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 3);
 8009154:	2103      	movs	r1, #3
 8009156:	2008      	movs	r0, #8
 8009158:	f7ff fbca 	bl	80088f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800915c:	2008      	movs	r0, #8
 800915e:	f7ff fbad 	bl	80088bc <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8009162:	46c0      	nop			@ (mov r8, r8)
 8009164:	46bd      	mov	sp, r7
 8009166:	b006      	add	sp, #24
 8009168:	bd80      	pop	{r7, pc}
 800916a:	46c0      	nop			@ (mov r8, r8)
 800916c:	50000400 	.word	0x50000400
 8009170:	40020000 	.word	0x40020000

08009174 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b082      	sub	sp, #8
 8009178:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800917a:	4b0f      	ldr	r3, [pc, #60]	@ (80091b8 <MX_DMA_Init+0x44>)
 800917c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800917e:	4b0e      	ldr	r3, [pc, #56]	@ (80091b8 <MX_DMA_Init+0x44>)
 8009180:	2101      	movs	r1, #1
 8009182:	430a      	orrs	r2, r1
 8009184:	639a      	str	r2, [r3, #56]	@ 0x38
 8009186:	4b0c      	ldr	r3, [pc, #48]	@ (80091b8 <MX_DMA_Init+0x44>)
 8009188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800918a:	2201      	movs	r2, #1
 800918c:	4013      	ands	r3, r2
 800918e:	607b      	str	r3, [r7, #4]
 8009190:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 3);
 8009192:	2103      	movs	r1, #3
 8009194:	2009      	movs	r0, #9
 8009196:	f7ff fbab 	bl	80088f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800919a:	2009      	movs	r0, #9
 800919c:	f7ff fb8e 	bl	80088bc <__NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 80091a0:	2200      	movs	r2, #0
 80091a2:	2103      	movs	r1, #3
 80091a4:	200a      	movs	r0, #10
 80091a6:	f001 fc7b 	bl	800aaa0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80091aa:	200a      	movs	r0, #10
 80091ac:	f001 fc8d 	bl	800aaca <HAL_NVIC_EnableIRQ>

}
 80091b0:	46c0      	nop			@ (mov r8, r8)
 80091b2:	46bd      	mov	sp, r7
 80091b4:	b002      	add	sp, #8
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	40021000 	.word	0x40021000

080091bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80091bc:	b590      	push	{r4, r7, lr}
 80091be:	b089      	sub	sp, #36	@ 0x24
 80091c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091c2:	240c      	movs	r4, #12
 80091c4:	193b      	adds	r3, r7, r4
 80091c6:	0018      	movs	r0, r3
 80091c8:	2314      	movs	r3, #20
 80091ca:	001a      	movs	r2, r3
 80091cc:	2100      	movs	r1, #0
 80091ce:	f00b fffd 	bl	80151cc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80091d2:	4b28      	ldr	r3, [pc, #160]	@ (8009274 <MX_GPIO_Init+0xb8>)
 80091d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091d6:	4b27      	ldr	r3, [pc, #156]	@ (8009274 <MX_GPIO_Init+0xb8>)
 80091d8:	2101      	movs	r1, #1
 80091da:	430a      	orrs	r2, r1
 80091dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80091de:	4b25      	ldr	r3, [pc, #148]	@ (8009274 <MX_GPIO_Init+0xb8>)
 80091e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091e2:	2201      	movs	r2, #1
 80091e4:	4013      	ands	r3, r2
 80091e6:	60bb      	str	r3, [r7, #8]
 80091e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80091ea:	4b22      	ldr	r3, [pc, #136]	@ (8009274 <MX_GPIO_Init+0xb8>)
 80091ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091ee:	4b21      	ldr	r3, [pc, #132]	@ (8009274 <MX_GPIO_Init+0xb8>)
 80091f0:	2102      	movs	r1, #2
 80091f2:	430a      	orrs	r2, r1
 80091f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80091f6:	4b1f      	ldr	r3, [pc, #124]	@ (8009274 <MX_GPIO_Init+0xb8>)
 80091f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091fa:	2202      	movs	r2, #2
 80091fc:	4013      	ands	r3, r2
 80091fe:	607b      	str	r3, [r7, #4]
 8009200:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009202:	4b1c      	ldr	r3, [pc, #112]	@ (8009274 <MX_GPIO_Init+0xb8>)
 8009204:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009206:	4b1b      	ldr	r3, [pc, #108]	@ (8009274 <MX_GPIO_Init+0xb8>)
 8009208:	2108      	movs	r1, #8
 800920a:	430a      	orrs	r2, r1
 800920c:	635a      	str	r2, [r3, #52]	@ 0x34
 800920e:	4b19      	ldr	r3, [pc, #100]	@ (8009274 <MX_GPIO_Init+0xb8>)
 8009210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009212:	2208      	movs	r2, #8
 8009214:	4013      	ands	r3, r2
 8009216:	603b      	str	r3, [r7, #0]
 8009218:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BL_Enable_Pin|DEBUG_Pin, GPIO_PIN_RESET);
 800921a:	4917      	ldr	r1, [pc, #92]	@ (8009278 <MX_GPIO_Init+0xbc>)
 800921c:	23a0      	movs	r3, #160	@ 0xa0
 800921e:	05db      	lsls	r3, r3, #23
 8009220:	2200      	movs	r2, #0
 8009222:	0018      	movs	r0, r3
 8009224:	f002 f897 	bl	800b356 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BL_Enable_Pin DEBUG_Pin */
  GPIO_InitStruct.Pin = BL_Enable_Pin|DEBUG_Pin;
 8009228:	193b      	adds	r3, r7, r4
 800922a:	4a13      	ldr	r2, [pc, #76]	@ (8009278 <MX_GPIO_Init+0xbc>)
 800922c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800922e:	193b      	adds	r3, r7, r4
 8009230:	2201      	movs	r2, #1
 8009232:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009234:	193b      	adds	r3, r7, r4
 8009236:	2200      	movs	r2, #0
 8009238:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800923a:	193b      	adds	r3, r7, r4
 800923c:	2200      	movs	r2, #0
 800923e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009240:	193a      	adds	r2, r7, r4
 8009242:	23a0      	movs	r3, #160	@ 0xa0
 8009244:	05db      	lsls	r3, r3, #23
 8009246:	0011      	movs	r1, r2
 8009248:	0018      	movs	r0, r3
 800924a:	f001 fefb 	bl	800b044 <HAL_GPIO_Init>

  /*Configure GPIO pins : VER0_Pin VER1_Pin */
  GPIO_InitStruct.Pin = VER0_Pin|VER1_Pin;
 800924e:	193b      	adds	r3, r7, r4
 8009250:	2203      	movs	r2, #3
 8009252:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009254:	193b      	adds	r3, r7, r4
 8009256:	2200      	movs	r2, #0
 8009258:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800925a:	193b      	adds	r3, r7, r4
 800925c:	2201      	movs	r2, #1
 800925e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009260:	193b      	adds	r3, r7, r4
 8009262:	4a06      	ldr	r2, [pc, #24]	@ (800927c <MX_GPIO_Init+0xc0>)
 8009264:	0019      	movs	r1, r3
 8009266:	0010      	movs	r0, r2
 8009268:	f001 feec 	bl	800b044 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800926c:	46c0      	nop			@ (mov r8, r8)
 800926e:	46bd      	mov	sp, r7
 8009270:	b009      	add	sp, #36	@ 0x24
 8009272:	bd90      	pop	{r4, r7, pc}
 8009274:	40021000 	.word	0x40021000
 8009278:	00008001 	.word	0x00008001
 800927c:	50000c00 	.word	0x50000c00

08009280 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b082      	sub	sp, #8
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	initTask();
 8009288:	f7fe fef2 	bl	8008070 <initTask>
  /* Infinite loop */

  for(;;)
  {
	mainLoop();
 800928c:	f7fe ff02 	bl	8008094 <mainLoop>
 8009290:	e7fc      	b.n	800928c <StartDefaultTask+0xc>

08009292 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009292:	b580      	push	{r7, lr}
 8009294:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8009296:	b672      	cpsid	i
}
 8009298:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800929a:	46c0      	nop			@ (mov r8, r8)
 800929c:	e7fd      	b.n	800929a <Error_Handler+0x8>
	...

080092a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b082      	sub	sp, #8
 80092a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80092a6:	4b15      	ldr	r3, [pc, #84]	@ (80092fc <HAL_MspInit+0x5c>)
 80092a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80092aa:	4b14      	ldr	r3, [pc, #80]	@ (80092fc <HAL_MspInit+0x5c>)
 80092ac:	2101      	movs	r1, #1
 80092ae:	430a      	orrs	r2, r1
 80092b0:	641a      	str	r2, [r3, #64]	@ 0x40
 80092b2:	4b12      	ldr	r3, [pc, #72]	@ (80092fc <HAL_MspInit+0x5c>)
 80092b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b6:	2201      	movs	r2, #1
 80092b8:	4013      	ands	r3, r2
 80092ba:	607b      	str	r3, [r7, #4]
 80092bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80092be:	4b0f      	ldr	r3, [pc, #60]	@ (80092fc <HAL_MspInit+0x5c>)
 80092c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80092c2:	4b0e      	ldr	r3, [pc, #56]	@ (80092fc <HAL_MspInit+0x5c>)
 80092c4:	2180      	movs	r1, #128	@ 0x80
 80092c6:	0549      	lsls	r1, r1, #21
 80092c8:	430a      	orrs	r2, r1
 80092ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80092cc:	4b0b      	ldr	r3, [pc, #44]	@ (80092fc <HAL_MspInit+0x5c>)
 80092ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80092d0:	2380      	movs	r3, #128	@ 0x80
 80092d2:	055b      	lsls	r3, r3, #21
 80092d4:	4013      	ands	r3, r2
 80092d6:	603b      	str	r3, [r7, #0]
 80092d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80092da:	2302      	movs	r3, #2
 80092dc:	425b      	negs	r3, r3
 80092de:	2200      	movs	r2, #0
 80092e0:	2103      	movs	r1, #3
 80092e2:	0018      	movs	r0, r3
 80092e4:	f001 fbdc 	bl	800aaa0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD2_STROBE);
 80092e8:	2380      	movs	r3, #128	@ 0x80
 80092ea:	00db      	lsls	r3, r3, #3
 80092ec:	0018      	movs	r0, r3
 80092ee:	f000 fa91 	bl	8009814 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80092f2:	46c0      	nop			@ (mov r8, r8)
 80092f4:	46bd      	mov	sp, r7
 80092f6:	b002      	add	sp, #8
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	46c0      	nop			@ (mov r8, r8)
 80092fc:	40021000 	.word	0x40021000

08009300 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8009300:	b590      	push	{r4, r7, lr}
 8009302:	b08b      	sub	sp, #44	@ 0x2c
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009308:	2414      	movs	r4, #20
 800930a:	193b      	adds	r3, r7, r4
 800930c:	0018      	movs	r0, r3
 800930e:	2314      	movs	r3, #20
 8009310:	001a      	movs	r2, r3
 8009312:	2100      	movs	r1, #0
 8009314:	f00b ff5a 	bl	80151cc <memset>
  if(hadc->Instance==ADC1)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a3b      	ldr	r2, [pc, #236]	@ (800940c <HAL_ADC_MspInit+0x10c>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d16f      	bne.n	8009402 <HAL_ADC_MspInit+0x102>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8009322:	4b3b      	ldr	r3, [pc, #236]	@ (8009410 <HAL_ADC_MspInit+0x110>)
 8009324:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009326:	4b3a      	ldr	r3, [pc, #232]	@ (8009410 <HAL_ADC_MspInit+0x110>)
 8009328:	2180      	movs	r1, #128	@ 0x80
 800932a:	0349      	lsls	r1, r1, #13
 800932c:	430a      	orrs	r2, r1
 800932e:	641a      	str	r2, [r3, #64]	@ 0x40
 8009330:	4b37      	ldr	r3, [pc, #220]	@ (8009410 <HAL_ADC_MspInit+0x110>)
 8009332:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009334:	2380      	movs	r3, #128	@ 0x80
 8009336:	035b      	lsls	r3, r3, #13
 8009338:	4013      	ands	r3, r2
 800933a:	613b      	str	r3, [r7, #16]
 800933c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800933e:	4b34      	ldr	r3, [pc, #208]	@ (8009410 <HAL_ADC_MspInit+0x110>)
 8009340:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009342:	4b33      	ldr	r3, [pc, #204]	@ (8009410 <HAL_ADC_MspInit+0x110>)
 8009344:	2101      	movs	r1, #1
 8009346:	430a      	orrs	r2, r1
 8009348:	635a      	str	r2, [r3, #52]	@ 0x34
 800934a:	4b31      	ldr	r3, [pc, #196]	@ (8009410 <HAL_ADC_MspInit+0x110>)
 800934c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800934e:	2201      	movs	r2, #1
 8009350:	4013      	ands	r3, r2
 8009352:	60fb      	str	r3, [r7, #12]
 8009354:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009356:	4b2e      	ldr	r3, [pc, #184]	@ (8009410 <HAL_ADC_MspInit+0x110>)
 8009358:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800935a:	4b2d      	ldr	r3, [pc, #180]	@ (8009410 <HAL_ADC_MspInit+0x110>)
 800935c:	2102      	movs	r1, #2
 800935e:	430a      	orrs	r2, r1
 8009360:	635a      	str	r2, [r3, #52]	@ 0x34
 8009362:	4b2b      	ldr	r3, [pc, #172]	@ (8009410 <HAL_ADC_MspInit+0x110>)
 8009364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009366:	2202      	movs	r2, #2
 8009368:	4013      	ands	r3, r2
 800936a:	60bb      	str	r3, [r7, #8]
 800936c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = BL_Sense_Pin;
 800936e:	193b      	adds	r3, r7, r4
 8009370:	2204      	movs	r2, #4
 8009372:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009374:	193b      	adds	r3, r7, r4
 8009376:	2203      	movs	r2, #3
 8009378:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800937a:	193b      	adds	r3, r7, r4
 800937c:	2200      	movs	r2, #0
 800937e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(BL_Sense_GPIO_Port, &GPIO_InitStruct);
 8009380:	193a      	adds	r2, r7, r4
 8009382:	23a0      	movs	r3, #160	@ 0xa0
 8009384:	05db      	lsls	r3, r3, #23
 8009386:	0011      	movs	r1, r2
 8009388:	0018      	movs	r0, r3
 800938a:	f001 fe5b 	bl	800b044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_Sense_Pin;
 800938e:	193b      	adds	r3, r7, r4
 8009390:	2202      	movs	r2, #2
 8009392:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009394:	193b      	adds	r3, r7, r4
 8009396:	2203      	movs	r2, #3
 8009398:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800939a:	193b      	adds	r3, r7, r4
 800939c:	2200      	movs	r2, #0
 800939e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(V_Sense_GPIO_Port, &GPIO_InitStruct);
 80093a0:	193b      	adds	r3, r7, r4
 80093a2:	4a1c      	ldr	r2, [pc, #112]	@ (8009414 <HAL_ADC_MspInit+0x114>)
 80093a4:	0019      	movs	r1, r3
 80093a6:	0010      	movs	r0, r2
 80093a8:	f001 fe4c 	bl	800b044 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 80093ac:	4b1a      	ldr	r3, [pc, #104]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093ae:	4a1b      	ldr	r2, [pc, #108]	@ (800941c <HAL_ADC_MspInit+0x11c>)
 80093b0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80093b2:	4b19      	ldr	r3, [pc, #100]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093b4:	2205      	movs	r2, #5
 80093b6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80093b8:	4b17      	ldr	r3, [pc, #92]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093ba:	2200      	movs	r2, #0
 80093bc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80093be:	4b16      	ldr	r3, [pc, #88]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093c0:	2200      	movs	r2, #0
 80093c2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80093c4:	4b14      	ldr	r3, [pc, #80]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093c6:	2280      	movs	r2, #128	@ 0x80
 80093c8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80093ca:	4b13      	ldr	r3, [pc, #76]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093cc:	2280      	movs	r2, #128	@ 0x80
 80093ce:	0092      	lsls	r2, r2, #2
 80093d0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80093d2:	4b11      	ldr	r3, [pc, #68]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093d4:	2280      	movs	r2, #128	@ 0x80
 80093d6:	0112      	lsls	r2, r2, #4
 80093d8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80093da:	4b0f      	ldr	r3, [pc, #60]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093dc:	2220      	movs	r2, #32
 80093de:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80093e0:	4b0d      	ldr	r3, [pc, #52]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093e2:	2200      	movs	r2, #0
 80093e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80093e6:	4b0c      	ldr	r3, [pc, #48]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093e8:	0018      	movs	r0, r3
 80093ea:	f001 fb8b 	bl	800ab04 <HAL_DMA_Init>
 80093ee:	1e03      	subs	r3, r0, #0
 80093f0:	d001      	beq.n	80093f6 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 80093f2:	f7ff ff4e 	bl	8009292 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4a07      	ldr	r2, [pc, #28]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80093fc:	4b06      	ldr	r3, [pc, #24]	@ (8009418 <HAL_ADC_MspInit+0x118>)
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8009402:	46c0      	nop			@ (mov r8, r8)
 8009404:	46bd      	mov	sp, r7
 8009406:	b00b      	add	sp, #44	@ 0x2c
 8009408:	bd90      	pop	{r4, r7, pc}
 800940a:	46c0      	nop			@ (mov r8, r8)
 800940c:	40012400 	.word	0x40012400
 8009410:	40021000 	.word	0x40021000
 8009414:	50000400 	.word	0x50000400
 8009418:	20000374 	.word	0x20000374
 800941c:	40020030 	.word	0x40020030

08009420 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8009420:	b590      	push	{r4, r7, lr}
 8009422:	b09d      	sub	sp, #116	@ 0x74
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009428:	235c      	movs	r3, #92	@ 0x5c
 800942a:	18fb      	adds	r3, r7, r3
 800942c:	0018      	movs	r0, r3
 800942e:	2314      	movs	r3, #20
 8009430:	001a      	movs	r2, r3
 8009432:	2100      	movs	r1, #0
 8009434:	f00b feca 	bl	80151cc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009438:	2410      	movs	r4, #16
 800943a:	193b      	adds	r3, r7, r4
 800943c:	0018      	movs	r0, r3
 800943e:	234c      	movs	r3, #76	@ 0x4c
 8009440:	001a      	movs	r2, r3
 8009442:	2100      	movs	r1, #0
 8009444:	f00b fec2 	bl	80151cc <memset>
  if(hi2c->Instance==I2C2)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a22      	ldr	r2, [pc, #136]	@ (80094d8 <HAL_I2C_MspInit+0xb8>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d13e      	bne.n	80094d0 <HAL_I2C_MspInit+0xb0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8009452:	193b      	adds	r3, r7, r4
 8009454:	2240      	movs	r2, #64	@ 0x40
 8009456:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8009458:	193b      	adds	r3, r7, r4
 800945a:	2200      	movs	r2, #0
 800945c:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800945e:	193b      	adds	r3, r7, r4
 8009460:	0018      	movs	r0, r3
 8009462:	f003 fb5b 	bl	800cb1c <HAL_RCCEx_PeriphCLKConfig>
 8009466:	1e03      	subs	r3, r0, #0
 8009468:	d001      	beq.n	800946e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800946a:	f7ff ff12 	bl	8009292 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800946e:	4b1b      	ldr	r3, [pc, #108]	@ (80094dc <HAL_I2C_MspInit+0xbc>)
 8009470:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009472:	4b1a      	ldr	r3, [pc, #104]	@ (80094dc <HAL_I2C_MspInit+0xbc>)
 8009474:	2102      	movs	r1, #2
 8009476:	430a      	orrs	r2, r1
 8009478:	635a      	str	r2, [r3, #52]	@ 0x34
 800947a:	4b18      	ldr	r3, [pc, #96]	@ (80094dc <HAL_I2C_MspInit+0xbc>)
 800947c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800947e:	2202      	movs	r2, #2
 8009480:	4013      	ands	r3, r2
 8009482:	60fb      	str	r3, [r7, #12]
 8009484:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8009486:	215c      	movs	r1, #92	@ 0x5c
 8009488:	187b      	adds	r3, r7, r1
 800948a:	22c0      	movs	r2, #192	@ 0xc0
 800948c:	01d2      	lsls	r2, r2, #7
 800948e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009490:	187b      	adds	r3, r7, r1
 8009492:	2212      	movs	r2, #18
 8009494:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009496:	187b      	adds	r3, r7, r1
 8009498:	2200      	movs	r2, #0
 800949a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800949c:	187b      	adds	r3, r7, r1
 800949e:	2200      	movs	r2, #0
 80094a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80094a2:	187b      	adds	r3, r7, r1
 80094a4:	2206      	movs	r2, #6
 80094a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80094a8:	187b      	adds	r3, r7, r1
 80094aa:	4a0d      	ldr	r2, [pc, #52]	@ (80094e0 <HAL_I2C_MspInit+0xc0>)
 80094ac:	0019      	movs	r1, r3
 80094ae:	0010      	movs	r0, r2
 80094b0:	f001 fdc8 	bl	800b044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80094b4:	4b09      	ldr	r3, [pc, #36]	@ (80094dc <HAL_I2C_MspInit+0xbc>)
 80094b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094b8:	4b08      	ldr	r3, [pc, #32]	@ (80094dc <HAL_I2C_MspInit+0xbc>)
 80094ba:	2180      	movs	r1, #128	@ 0x80
 80094bc:	03c9      	lsls	r1, r1, #15
 80094be:	430a      	orrs	r2, r1
 80094c0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80094c2:	4b06      	ldr	r3, [pc, #24]	@ (80094dc <HAL_I2C_MspInit+0xbc>)
 80094c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094c6:	2380      	movs	r3, #128	@ 0x80
 80094c8:	03db      	lsls	r3, r3, #15
 80094ca:	4013      	ands	r3, r2
 80094cc:	60bb      	str	r3, [r7, #8]
 80094ce:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80094d0:	46c0      	nop			@ (mov r8, r8)
 80094d2:	46bd      	mov	sp, r7
 80094d4:	b01d      	add	sp, #116	@ 0x74
 80094d6:	bd90      	pop	{r4, r7, pc}
 80094d8:	40005800 	.word	0x40005800
 80094dc:	40021000 	.word	0x40021000
 80094e0:	50000400 	.word	0x50000400

080094e4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b084      	sub	sp, #16
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681a      	ldr	r2, [r3, #0]
 80094f0:	2380      	movs	r3, #128	@ 0x80
 80094f2:	05db      	lsls	r3, r3, #23
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d10b      	bne.n	8009510 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80094f8:	4b07      	ldr	r3, [pc, #28]	@ (8009518 <HAL_TIM_Base_MspInit+0x34>)
 80094fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094fc:	4b06      	ldr	r3, [pc, #24]	@ (8009518 <HAL_TIM_Base_MspInit+0x34>)
 80094fe:	2101      	movs	r1, #1
 8009500:	430a      	orrs	r2, r1
 8009502:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009504:	4b04      	ldr	r3, [pc, #16]	@ (8009518 <HAL_TIM_Base_MspInit+0x34>)
 8009506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009508:	2201      	movs	r2, #1
 800950a:	4013      	ands	r3, r2
 800950c:	60fb      	str	r3, [r7, #12]
 800950e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8009510:	46c0      	nop			@ (mov r8, r8)
 8009512:	46bd      	mov	sp, r7
 8009514:	b004      	add	sp, #16
 8009516:	bd80      	pop	{r7, pc}
 8009518:	40021000 	.word	0x40021000

0800951c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800951c:	b590      	push	{r4, r7, lr}
 800951e:	b089      	sub	sp, #36	@ 0x24
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009524:	240c      	movs	r4, #12
 8009526:	193b      	adds	r3, r7, r4
 8009528:	0018      	movs	r0, r3
 800952a:	2314      	movs	r3, #20
 800952c:	001a      	movs	r2, r3
 800952e:	2100      	movs	r1, #0
 8009530:	f00b fe4c 	bl	80151cc <memset>
  if(htim->Instance==TIM2)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	2380      	movs	r3, #128	@ 0x80
 800953a:	05db      	lsls	r3, r3, #23
 800953c:	429a      	cmp	r2, r3
 800953e:	d122      	bne.n	8009586 <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009540:	4b13      	ldr	r3, [pc, #76]	@ (8009590 <HAL_TIM_MspPostInit+0x74>)
 8009542:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009544:	4b12      	ldr	r3, [pc, #72]	@ (8009590 <HAL_TIM_MspPostInit+0x74>)
 8009546:	2101      	movs	r1, #1
 8009548:	430a      	orrs	r2, r1
 800954a:	635a      	str	r2, [r3, #52]	@ 0x34
 800954c:	4b10      	ldr	r3, [pc, #64]	@ (8009590 <HAL_TIM_MspPostInit+0x74>)
 800954e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009550:	2201      	movs	r2, #1
 8009552:	4013      	ands	r3, r2
 8009554:	60bb      	str	r3, [r7, #8]
 8009556:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = BL_PWM_Pin;
 8009558:	0021      	movs	r1, r4
 800955a:	187b      	adds	r3, r7, r1
 800955c:	2202      	movs	r2, #2
 800955e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009560:	187b      	adds	r3, r7, r1
 8009562:	2202      	movs	r2, #2
 8009564:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009566:	187b      	adds	r3, r7, r1
 8009568:	2200      	movs	r2, #0
 800956a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800956c:	187b      	adds	r3, r7, r1
 800956e:	2200      	movs	r2, #0
 8009570:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8009572:	187b      	adds	r3, r7, r1
 8009574:	2202      	movs	r2, #2
 8009576:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BL_PWM_GPIO_Port, &GPIO_InitStruct);
 8009578:	187a      	adds	r2, r7, r1
 800957a:	23a0      	movs	r3, #160	@ 0xa0
 800957c:	05db      	lsls	r3, r3, #23
 800957e:	0011      	movs	r1, r2
 8009580:	0018      	movs	r0, r3
 8009582:	f001 fd5f 	bl	800b044 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8009586:	46c0      	nop			@ (mov r8, r8)
 8009588:	46bd      	mov	sp, r7
 800958a:	b009      	add	sp, #36	@ 0x24
 800958c:	bd90      	pop	{r4, r7, pc}
 800958e:	46c0      	nop			@ (mov r8, r8)
 8009590:	40021000 	.word	0x40021000

08009594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8009598:	46c0      	nop			@ (mov r8, r8)
 800959a:	e7fd      	b.n	8009598 <NMI_Handler+0x4>

0800959c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80095a0:	46c0      	nop			@ (mov r8, r8)
 80095a2:	e7fd      	b.n	80095a0 <HardFault_Handler+0x4>

080095a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80095a8:	f000 f8f4 	bl	8009794 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80095ac:	f007 fafe 	bl	8010bac <xTaskGetSchedulerState>
 80095b0:	0003      	movs	r3, r0
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d001      	beq.n	80095ba <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80095b6:	f005 fef7 	bl	800f3a8 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  USBPD_DPM_TimerCounter();
 80095ba:	f00b f825 	bl	8014608 <USBPD_DPM_TimerCounter>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80095be:	46c0      	nop			@ (mov r8, r8)
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}

080095c4 <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  USBPD_PORT0_IRQHandler();
 80095c8:	f008 ff3c 	bl	8012444 <USBPD_PORT0_IRQHandler>

  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 80095cc:	46c0      	nop			@ (mov r8, r8)
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}

080095d2 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80095d2:	b580      	push	{r7, lr}
 80095d4:	af00      	add	r7, sp, #0

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80095d6:	46c0      	nop			@ (mov r8, r8)
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80095e0:	4b03      	ldr	r3, [pc, #12]	@ (80095f0 <DMA1_Channel2_3_IRQHandler+0x14>)
 80095e2:	0018      	movs	r0, r3
 80095e4:	f001 fbc0 	bl	800ad68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80095e8:	46c0      	nop			@ (mov r8, r8)
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd80      	pop	{r7, pc}
 80095ee:	46c0      	nop			@ (mov r8, r8)
 80095f0:	20000374 	.word	0x20000374

080095f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b086      	sub	sp, #24
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80095fc:	4a14      	ldr	r2, [pc, #80]	@ (8009650 <_sbrk+0x5c>)
 80095fe:	4b15      	ldr	r3, [pc, #84]	@ (8009654 <_sbrk+0x60>)
 8009600:	1ad3      	subs	r3, r2, r3
 8009602:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009608:	4b13      	ldr	r3, [pc, #76]	@ (8009658 <_sbrk+0x64>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d102      	bne.n	8009616 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009610:	4b11      	ldr	r3, [pc, #68]	@ (8009658 <_sbrk+0x64>)
 8009612:	4a12      	ldr	r2, [pc, #72]	@ (800965c <_sbrk+0x68>)
 8009614:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009616:	4b10      	ldr	r3, [pc, #64]	@ (8009658 <_sbrk+0x64>)
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	18d3      	adds	r3, r2, r3
 800961e:	693a      	ldr	r2, [r7, #16]
 8009620:	429a      	cmp	r2, r3
 8009622:	d207      	bcs.n	8009634 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009624:	f00b fdec 	bl	8015200 <__errno>
 8009628:	0003      	movs	r3, r0
 800962a:	220c      	movs	r2, #12
 800962c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800962e:	2301      	movs	r3, #1
 8009630:	425b      	negs	r3, r3
 8009632:	e009      	b.n	8009648 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009634:	4b08      	ldr	r3, [pc, #32]	@ (8009658 <_sbrk+0x64>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800963a:	4b07      	ldr	r3, [pc, #28]	@ (8009658 <_sbrk+0x64>)
 800963c:	681a      	ldr	r2, [r3, #0]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	18d2      	adds	r2, r2, r3
 8009642:	4b05      	ldr	r3, [pc, #20]	@ (8009658 <_sbrk+0x64>)
 8009644:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8009646:	68fb      	ldr	r3, [r7, #12]
}
 8009648:	0018      	movs	r0, r3
 800964a:	46bd      	mov	sp, r7
 800964c:	b006      	add	sp, #24
 800964e:	bd80      	pop	{r7, pc}
 8009650:	20024000 	.word	0x20024000
 8009654:	00000f00 	.word	0x00000f00
 8009658:	20000478 	.word	0x20000478
 800965c:	20005380 	.word	0x20005380

08009660 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009664:	46c0      	nop			@ (mov r8, r8)
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
	...

0800966c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800966c:	480d      	ldr	r0, [pc, #52]	@ (80096a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800966e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8009670:	f7ff fff6 	bl	8009660 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009674:	480c      	ldr	r0, [pc, #48]	@ (80096a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8009676:	490d      	ldr	r1, [pc, #52]	@ (80096ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8009678:	4a0d      	ldr	r2, [pc, #52]	@ (80096b0 <LoopForever+0xe>)
  movs r3, #0
 800967a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800967c:	e002      	b.n	8009684 <LoopCopyDataInit>

0800967e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800967e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009680:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009682:	3304      	adds	r3, #4

08009684 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009684:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009686:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009688:	d3f9      	bcc.n	800967e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800968a:	4a0a      	ldr	r2, [pc, #40]	@ (80096b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800968c:	4c0a      	ldr	r4, [pc, #40]	@ (80096b8 <LoopForever+0x16>)
  movs r3, #0
 800968e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009690:	e001      	b.n	8009696 <LoopFillZerobss>

08009692 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009692:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009694:	3204      	adds	r2, #4

08009696 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009696:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009698:	d3fb      	bcc.n	8009692 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800969a:	f00b fdb7 	bl	801520c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800969e:	f7ff faf1 	bl	8008c84 <main>

080096a2 <LoopForever>:

LoopForever:
  b LoopForever
 80096a2:	e7fe      	b.n	80096a2 <LoopForever>
  ldr   r0, =_estack
 80096a4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80096a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80096ac:	200002bc 	.word	0x200002bc
  ldr r2, =_sidata
 80096b0:	0801559c 	.word	0x0801559c
  ldr r2, =_sbss
 80096b4:	200002bc 	.word	0x200002bc
  ldr r4, =_ebss
 80096b8:	2000537c 	.word	0x2000537c

080096bc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80096bc:	e7fe      	b.n	80096bc <ADC1_COMP_IRQHandler>
	...

080096c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b082      	sub	sp, #8
 80096c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80096c6:	1dfb      	adds	r3, r7, #7
 80096c8:	2200      	movs	r2, #0
 80096ca:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80096cc:	4b0b      	ldr	r3, [pc, #44]	@ (80096fc <HAL_Init+0x3c>)
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	4b0a      	ldr	r3, [pc, #40]	@ (80096fc <HAL_Init+0x3c>)
 80096d2:	2180      	movs	r1, #128	@ 0x80
 80096d4:	0049      	lsls	r1, r1, #1
 80096d6:	430a      	orrs	r2, r1
 80096d8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80096da:	2003      	movs	r0, #3
 80096dc:	f000 f810 	bl	8009700 <HAL_InitTick>
 80096e0:	1e03      	subs	r3, r0, #0
 80096e2:	d003      	beq.n	80096ec <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80096e4:	1dfb      	adds	r3, r7, #7
 80096e6:	2201      	movs	r2, #1
 80096e8:	701a      	strb	r2, [r3, #0]
 80096ea:	e001      	b.n	80096f0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80096ec:	f7ff fdd8 	bl	80092a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80096f0:	1dfb      	adds	r3, r7, #7
 80096f2:	781b      	ldrb	r3, [r3, #0]
}
 80096f4:	0018      	movs	r0, r3
 80096f6:	46bd      	mov	sp, r7
 80096f8:	b002      	add	sp, #8
 80096fa:	bd80      	pop	{r7, pc}
 80096fc:	40022000 	.word	0x40022000

08009700 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009700:	b590      	push	{r4, r7, lr}
 8009702:	b085      	sub	sp, #20
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009708:	230f      	movs	r3, #15
 800970a:	18fb      	adds	r3, r7, r3
 800970c:	2200      	movs	r2, #0
 800970e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8009710:	4b1d      	ldr	r3, [pc, #116]	@ (8009788 <HAL_InitTick+0x88>)
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d02b      	beq.n	8009770 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8009718:	4b1c      	ldr	r3, [pc, #112]	@ (800978c <HAL_InitTick+0x8c>)
 800971a:	681c      	ldr	r4, [r3, #0]
 800971c:	4b1a      	ldr	r3, [pc, #104]	@ (8009788 <HAL_InitTick+0x88>)
 800971e:	781b      	ldrb	r3, [r3, #0]
 8009720:	0019      	movs	r1, r3
 8009722:	23fa      	movs	r3, #250	@ 0xfa
 8009724:	0098      	lsls	r0, r3, #2
 8009726:	f7fc fd51 	bl	80061cc <__udivsi3>
 800972a:	0003      	movs	r3, r0
 800972c:	0019      	movs	r1, r3
 800972e:	0020      	movs	r0, r4
 8009730:	f7fc fd4c 	bl	80061cc <__udivsi3>
 8009734:	0003      	movs	r3, r0
 8009736:	0018      	movs	r0, r3
 8009738:	f001 f9d7 	bl	800aaea <HAL_SYSTICK_Config>
 800973c:	1e03      	subs	r3, r0, #0
 800973e:	d112      	bne.n	8009766 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2b03      	cmp	r3, #3
 8009744:	d80a      	bhi.n	800975c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009746:	6879      	ldr	r1, [r7, #4]
 8009748:	2301      	movs	r3, #1
 800974a:	425b      	negs	r3, r3
 800974c:	2200      	movs	r2, #0
 800974e:	0018      	movs	r0, r3
 8009750:	f001 f9a6 	bl	800aaa0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8009754:	4b0e      	ldr	r3, [pc, #56]	@ (8009790 <HAL_InitTick+0x90>)
 8009756:	687a      	ldr	r2, [r7, #4]
 8009758:	601a      	str	r2, [r3, #0]
 800975a:	e00d      	b.n	8009778 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800975c:	230f      	movs	r3, #15
 800975e:	18fb      	adds	r3, r7, r3
 8009760:	2201      	movs	r2, #1
 8009762:	701a      	strb	r2, [r3, #0]
 8009764:	e008      	b.n	8009778 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009766:	230f      	movs	r3, #15
 8009768:	18fb      	adds	r3, r7, r3
 800976a:	2201      	movs	r2, #1
 800976c:	701a      	strb	r2, [r3, #0]
 800976e:	e003      	b.n	8009778 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009770:	230f      	movs	r3, #15
 8009772:	18fb      	adds	r3, r7, r3
 8009774:	2201      	movs	r2, #1
 8009776:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8009778:	230f      	movs	r3, #15
 800977a:	18fb      	adds	r3, r7, r3
 800977c:	781b      	ldrb	r3, [r3, #0]
}
 800977e:	0018      	movs	r0, r3
 8009780:	46bd      	mov	sp, r7
 8009782:	b005      	add	sp, #20
 8009784:	bd90      	pop	{r4, r7, pc}
 8009786:	46c0      	nop			@ (mov r8, r8)
 8009788:	200001a4 	.word	0x200001a4
 800978c:	2000019c 	.word	0x2000019c
 8009790:	200001a0 	.word	0x200001a0

08009794 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009798:	4b05      	ldr	r3, [pc, #20]	@ (80097b0 <HAL_IncTick+0x1c>)
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	001a      	movs	r2, r3
 800979e:	4b05      	ldr	r3, [pc, #20]	@ (80097b4 <HAL_IncTick+0x20>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	18d2      	adds	r2, r2, r3
 80097a4:	4b03      	ldr	r3, [pc, #12]	@ (80097b4 <HAL_IncTick+0x20>)
 80097a6:	601a      	str	r2, [r3, #0]
}
 80097a8:	46c0      	nop			@ (mov r8, r8)
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	46c0      	nop			@ (mov r8, r8)
 80097b0:	200001a4 	.word	0x200001a4
 80097b4:	2000047c 	.word	0x2000047c

080097b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	af00      	add	r7, sp, #0
  return uwTick;
 80097bc:	4b02      	ldr	r3, [pc, #8]	@ (80097c8 <HAL_GetTick+0x10>)
 80097be:	681b      	ldr	r3, [r3, #0]
}
 80097c0:	0018      	movs	r0, r3
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	46c0      	nop			@ (mov r8, r8)
 80097c8:	2000047c 	.word	0x2000047c

080097cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80097d4:	f7ff fff0 	bl	80097b8 <HAL_GetTick>
 80097d8:	0003      	movs	r3, r0
 80097da:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	3301      	adds	r3, #1
 80097e4:	d005      	beq.n	80097f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80097e6:	4b0a      	ldr	r3, [pc, #40]	@ (8009810 <HAL_Delay+0x44>)
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	001a      	movs	r2, r3
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	189b      	adds	r3, r3, r2
 80097f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80097f2:	46c0      	nop			@ (mov r8, r8)
 80097f4:	f7ff ffe0 	bl	80097b8 <HAL_GetTick>
 80097f8:	0002      	movs	r2, r0
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	1ad3      	subs	r3, r2, r3
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	429a      	cmp	r2, r3
 8009802:	d8f7      	bhi.n	80097f4 <HAL_Delay+0x28>
  {
  }
}
 8009804:	46c0      	nop			@ (mov r8, r8)
 8009806:	46c0      	nop			@ (mov r8, r8)
 8009808:	46bd      	mov	sp, r7
 800980a:	b004      	add	sp, #16
 800980c:	bd80      	pop	{r7, pc}
 800980e:	46c0      	nop			@ (mov r8, r8)
 8009810:	200001a4 	.word	0x200001a4

08009814 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b082      	sub	sp, #8
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800981c:	4b06      	ldr	r3, [pc, #24]	@ (8009838 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a06      	ldr	r2, [pc, #24]	@ (800983c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8009822:	4013      	ands	r3, r2
 8009824:	0019      	movs	r1, r3
 8009826:	4b04      	ldr	r3, [pc, #16]	@ (8009838 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	430a      	orrs	r2, r1
 800982c:	601a      	str	r2, [r3, #0]
}
 800982e:	46c0      	nop			@ (mov r8, r8)
 8009830:	46bd      	mov	sp, r7
 8009832:	b002      	add	sp, #8
 8009834:	bd80      	pop	{r7, pc}
 8009836:	46c0      	nop			@ (mov r8, r8)
 8009838:	40010000 	.word	0x40010000
 800983c:	fffff9ff 	.word	0xfffff9ff

08009840 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b082      	sub	sp, #8
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a05      	ldr	r2, [pc, #20]	@ (8009864 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8009850:	401a      	ands	r2, r3
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	431a      	orrs	r2, r3
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	601a      	str	r2, [r3, #0]
}
 800985a:	46c0      	nop			@ (mov r8, r8)
 800985c:	46bd      	mov	sp, r7
 800985e:	b002      	add	sp, #8
 8009860:	bd80      	pop	{r7, pc}
 8009862:	46c0      	nop			@ (mov r8, r8)
 8009864:	fe3fffff 	.word	0xfe3fffff

08009868 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b082      	sub	sp, #8
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681a      	ldr	r2, [r3, #0]
 8009874:	23e0      	movs	r3, #224	@ 0xe0
 8009876:	045b      	lsls	r3, r3, #17
 8009878:	4013      	ands	r3, r2
}
 800987a:	0018      	movs	r0, r3
 800987c:	46bd      	mov	sp, r7
 800987e:	b002      	add	sp, #8
 8009880:	bd80      	pop	{r7, pc}

08009882 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8009882:	b580      	push	{r7, lr}
 8009884:	b084      	sub	sp, #16
 8009886:	af00      	add	r7, sp, #0
 8009888:	60f8      	str	r0, [r7, #12]
 800988a:	60b9      	str	r1, [r7, #8]
 800988c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	695b      	ldr	r3, [r3, #20]
 8009892:	68ba      	ldr	r2, [r7, #8]
 8009894:	2104      	movs	r1, #4
 8009896:	400a      	ands	r2, r1
 8009898:	2107      	movs	r1, #7
 800989a:	4091      	lsls	r1, r2
 800989c:	000a      	movs	r2, r1
 800989e:	43d2      	mvns	r2, r2
 80098a0:	401a      	ands	r2, r3
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	2104      	movs	r1, #4
 80098a6:	400b      	ands	r3, r1
 80098a8:	6879      	ldr	r1, [r7, #4]
 80098aa:	4099      	lsls	r1, r3
 80098ac:	000b      	movs	r3, r1
 80098ae:	431a      	orrs	r2, r3
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80098b4:	46c0      	nop			@ (mov r8, r8)
 80098b6:	46bd      	mov	sp, r7
 80098b8:	b004      	add	sp, #16
 80098ba:	bd80      	pop	{r7, pc}

080098bc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b082      	sub	sp, #8
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	695b      	ldr	r3, [r3, #20]
 80098ca:	683a      	ldr	r2, [r7, #0]
 80098cc:	2104      	movs	r1, #4
 80098ce:	400a      	ands	r2, r1
 80098d0:	2107      	movs	r1, #7
 80098d2:	4091      	lsls	r1, r2
 80098d4:	000a      	movs	r2, r1
 80098d6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	2104      	movs	r1, #4
 80098dc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80098de:	40da      	lsrs	r2, r3
 80098e0:	0013      	movs	r3, r2
}
 80098e2:	0018      	movs	r0, r3
 80098e4:	46bd      	mov	sp, r7
 80098e6:	b002      	add	sp, #8
 80098e8:	bd80      	pop	{r7, pc}

080098ea <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80098ea:	b580      	push	{r7, lr}
 80098ec:	b082      	sub	sp, #8
 80098ee:	af00      	add	r7, sp, #0
 80098f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	68da      	ldr	r2, [r3, #12]
 80098f6:	23c0      	movs	r3, #192	@ 0xc0
 80098f8:	011b      	lsls	r3, r3, #4
 80098fa:	4013      	ands	r3, r2
 80098fc:	d101      	bne.n	8009902 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80098fe:	2301      	movs	r3, #1
 8009900:	e000      	b.n	8009904 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009902:	2300      	movs	r3, #0
}
 8009904:	0018      	movs	r0, r3
 8009906:	46bd      	mov	sp, r7
 8009908:	b002      	add	sp, #8
 800990a:	bd80      	pop	{r7, pc}

0800990c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b084      	sub	sp, #16
 8009910:	af00      	add	r7, sp, #0
 8009912:	60f8      	str	r0, [r7, #12]
 8009914:	60b9      	str	r1, [r7, #8]
 8009916:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800991c:	68ba      	ldr	r2, [r7, #8]
 800991e:	211f      	movs	r1, #31
 8009920:	400a      	ands	r2, r1
 8009922:	210f      	movs	r1, #15
 8009924:	4091      	lsls	r1, r2
 8009926:	000a      	movs	r2, r1
 8009928:	43d2      	mvns	r2, r2
 800992a:	401a      	ands	r2, r3
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	0e9b      	lsrs	r3, r3, #26
 8009930:	210f      	movs	r1, #15
 8009932:	4019      	ands	r1, r3
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	201f      	movs	r0, #31
 8009938:	4003      	ands	r3, r0
 800993a:	4099      	lsls	r1, r3
 800993c:	000b      	movs	r3, r1
 800993e:	431a      	orrs	r2, r3
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009944:	46c0      	nop			@ (mov r8, r8)
 8009946:	46bd      	mov	sp, r7
 8009948:	b004      	add	sp, #16
 800994a:	bd80      	pop	{r7, pc}

0800994c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	035b      	lsls	r3, r3, #13
 800995e:	0b5b      	lsrs	r3, r3, #13
 8009960:	431a      	orrs	r2, r3
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009966:	46c0      	nop			@ (mov r8, r8)
 8009968:	46bd      	mov	sp, r7
 800996a:	b002      	add	sp, #8
 800996c:	bd80      	pop	{r7, pc}

0800996e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800996e:	b580      	push	{r7, lr}
 8009970:	b082      	sub	sp, #8
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
 8009976:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800997c:	683a      	ldr	r2, [r7, #0]
 800997e:	0352      	lsls	r2, r2, #13
 8009980:	0b52      	lsrs	r2, r2, #13
 8009982:	43d2      	mvns	r2, r2
 8009984:	401a      	ands	r2, r3
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800998a:	46c0      	nop			@ (mov r8, r8)
 800998c:	46bd      	mov	sp, r7
 800998e:	b002      	add	sp, #8
 8009990:	bd80      	pop	{r7, pc}
	...

08009994 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b084      	sub	sp, #16
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	695b      	ldr	r3, [r3, #20]
 80099a4:	68ba      	ldr	r2, [r7, #8]
 80099a6:	0212      	lsls	r2, r2, #8
 80099a8:	43d2      	mvns	r2, r2
 80099aa:	401a      	ands	r2, r3
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	021b      	lsls	r3, r3, #8
 80099b0:	6879      	ldr	r1, [r7, #4]
 80099b2:	400b      	ands	r3, r1
 80099b4:	4904      	ldr	r1, [pc, #16]	@ (80099c8 <LL_ADC_SetChannelSamplingTime+0x34>)
 80099b6:	400b      	ands	r3, r1
 80099b8:	431a      	orrs	r2, r3
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80099be:	46c0      	nop			@ (mov r8, r8)
 80099c0:	46bd      	mov	sp, r7
 80099c2:	b004      	add	sp, #16
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	46c0      	nop			@ (mov r8, r8)
 80099c8:	07ffff00 	.word	0x07ffff00

080099cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b082      	sub	sp, #8
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	4a05      	ldr	r2, [pc, #20]	@ (80099f0 <LL_ADC_EnableInternalRegulator+0x24>)
 80099da:	4013      	ands	r3, r2
 80099dc:	2280      	movs	r2, #128	@ 0x80
 80099de:	0552      	lsls	r2, r2, #21
 80099e0:	431a      	orrs	r2, r3
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80099e6:	46c0      	nop			@ (mov r8, r8)
 80099e8:	46bd      	mov	sp, r7
 80099ea:	b002      	add	sp, #8
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	46c0      	nop			@ (mov r8, r8)
 80099f0:	6fffffe8 	.word	0x6fffffe8

080099f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b082      	sub	sp, #8
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	689a      	ldr	r2, [r3, #8]
 8009a00:	2380      	movs	r3, #128	@ 0x80
 8009a02:	055b      	lsls	r3, r3, #21
 8009a04:	401a      	ands	r2, r3
 8009a06:	2380      	movs	r3, #128	@ 0x80
 8009a08:	055b      	lsls	r3, r3, #21
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d101      	bne.n	8009a12 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	e000      	b.n	8009a14 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8009a12:	2300      	movs	r3, #0
}
 8009a14:	0018      	movs	r0, r3
 8009a16:	46bd      	mov	sp, r7
 8009a18:	b002      	add	sp, #8
 8009a1a:	bd80      	pop	{r7, pc}

08009a1c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	4a04      	ldr	r2, [pc, #16]	@ (8009a3c <LL_ADC_Enable+0x20>)
 8009a2a:	4013      	ands	r3, r2
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	431a      	orrs	r2, r3
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009a34:	46c0      	nop			@ (mov r8, r8)
 8009a36:	46bd      	mov	sp, r7
 8009a38:	b002      	add	sp, #8
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	7fffffe8 	.word	0x7fffffe8

08009a40 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b082      	sub	sp, #8
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	689b      	ldr	r3, [r3, #8]
 8009a4c:	4a04      	ldr	r2, [pc, #16]	@ (8009a60 <LL_ADC_Disable+0x20>)
 8009a4e:	4013      	ands	r3, r2
 8009a50:	2202      	movs	r2, #2
 8009a52:	431a      	orrs	r2, r3
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009a58:	46c0      	nop			@ (mov r8, r8)
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	b002      	add	sp, #8
 8009a5e:	bd80      	pop	{r7, pc}
 8009a60:	7fffffe8 	.word	0x7fffffe8

08009a64 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b082      	sub	sp, #8
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	689b      	ldr	r3, [r3, #8]
 8009a70:	2201      	movs	r2, #1
 8009a72:	4013      	ands	r3, r2
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d101      	bne.n	8009a7c <LL_ADC_IsEnabled+0x18>
 8009a78:	2301      	movs	r3, #1
 8009a7a:	e000      	b.n	8009a7e <LL_ADC_IsEnabled+0x1a>
 8009a7c:	2300      	movs	r3, #0
}
 8009a7e:	0018      	movs	r0, r3
 8009a80:	46bd      	mov	sp, r7
 8009a82:	b002      	add	sp, #8
 8009a84:	bd80      	pop	{r7, pc}

08009a86 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8009a86:	b580      	push	{r7, lr}
 8009a88:	b082      	sub	sp, #8
 8009a8a:	af00      	add	r7, sp, #0
 8009a8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	2202      	movs	r2, #2
 8009a94:	4013      	ands	r3, r2
 8009a96:	2b02      	cmp	r3, #2
 8009a98:	d101      	bne.n	8009a9e <LL_ADC_IsDisableOngoing+0x18>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	e000      	b.n	8009aa0 <LL_ADC_IsDisableOngoing+0x1a>
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	0018      	movs	r0, r3
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	b002      	add	sp, #8
 8009aa6:	bd80      	pop	{r7, pc}

08009aa8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b082      	sub	sp, #8
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	689b      	ldr	r3, [r3, #8]
 8009ab4:	4a04      	ldr	r2, [pc, #16]	@ (8009ac8 <LL_ADC_REG_StartConversion+0x20>)
 8009ab6:	4013      	ands	r3, r2
 8009ab8:	2204      	movs	r2, #4
 8009aba:	431a      	orrs	r2, r3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009ac0:	46c0      	nop			@ (mov r8, r8)
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	b002      	add	sp, #8
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	7fffffe8 	.word	0x7fffffe8

08009acc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	2204      	movs	r2, #4
 8009ada:	4013      	ands	r3, r2
 8009adc:	2b04      	cmp	r3, #4
 8009ade:	d101      	bne.n	8009ae4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	e000      	b.n	8009ae6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	b002      	add	sp, #8
 8009aec:	bd80      	pop	{r7, pc}
	...

08009af0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b088      	sub	sp, #32
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009af8:	231f      	movs	r3, #31
 8009afa:	18fb      	adds	r3, r7, r3
 8009afc:	2200      	movs	r2, #0
 8009afe:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8009b00:	2300      	movs	r3, #0
 8009b02:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8009b04:	2300      	movs	r3, #0
 8009b06:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8009b08:	2300      	movs	r3, #0
 8009b0a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d101      	bne.n	8009b16 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8009b12:	2301      	movs	r3, #1
 8009b14:	e17f      	b.n	8009e16 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d10a      	bne.n	8009b34 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	0018      	movs	r0, r3
 8009b22:	f7ff fbed 	bl	8009300 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2254      	movs	r2, #84	@ 0x54
 8009b30:	2100      	movs	r1, #0
 8009b32:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	0018      	movs	r0, r3
 8009b3a:	f7ff ff5b 	bl	80099f4 <LL_ADC_IsInternalRegulatorEnabled>
 8009b3e:	1e03      	subs	r3, r0, #0
 8009b40:	d115      	bne.n	8009b6e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	0018      	movs	r0, r3
 8009b48:	f7ff ff40 	bl	80099cc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009b4c:	4bb4      	ldr	r3, [pc, #720]	@ (8009e20 <HAL_ADC_Init+0x330>)
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	49b4      	ldr	r1, [pc, #720]	@ (8009e24 <HAL_ADC_Init+0x334>)
 8009b52:	0018      	movs	r0, r3
 8009b54:	f7fc fb3a 	bl	80061cc <__udivsi3>
 8009b58:	0003      	movs	r3, r0
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	005b      	lsls	r3, r3, #1
 8009b5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009b60:	e002      	b.n	8009b68 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	3b01      	subs	r3, #1
 8009b66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d1f9      	bne.n	8009b62 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	0018      	movs	r0, r3
 8009b74:	f7ff ff3e 	bl	80099f4 <LL_ADC_IsInternalRegulatorEnabled>
 8009b78:	1e03      	subs	r3, r0, #0
 8009b7a:	d10f      	bne.n	8009b9c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b80:	2210      	movs	r2, #16
 8009b82:	431a      	orrs	r2, r3
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	431a      	orrs	r2, r3
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009b94:	231f      	movs	r3, #31
 8009b96:	18fb      	adds	r3, r7, r3
 8009b98:	2201      	movs	r2, #1
 8009b9a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	0018      	movs	r0, r3
 8009ba2:	f7ff ff93 	bl	8009acc <LL_ADC_REG_IsConversionOngoing>
 8009ba6:	0003      	movs	r3, r0
 8009ba8:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bae:	2210      	movs	r2, #16
 8009bb0:	4013      	ands	r3, r2
 8009bb2:	d000      	beq.n	8009bb6 <HAL_ADC_Init+0xc6>
 8009bb4:	e122      	b.n	8009dfc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d000      	beq.n	8009bbe <HAL_ADC_Init+0xce>
 8009bbc:	e11e      	b.n	8009dfc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bc2:	4a99      	ldr	r2, [pc, #612]	@ (8009e28 <HAL_ADC_Init+0x338>)
 8009bc4:	4013      	ands	r3, r2
 8009bc6:	2202      	movs	r2, #2
 8009bc8:	431a      	orrs	r2, r3
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	0018      	movs	r0, r3
 8009bd4:	f7ff ff46 	bl	8009a64 <LL_ADC_IsEnabled>
 8009bd8:	1e03      	subs	r3, r0, #0
 8009bda:	d000      	beq.n	8009bde <HAL_ADC_Init+0xee>
 8009bdc:	e0ad      	b.n	8009d3a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	7e1b      	ldrb	r3, [r3, #24]
 8009be6:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8009be8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	7e5b      	ldrb	r3, [r3, #25]
 8009bee:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8009bf0:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	7e9b      	ldrb	r3, [r3, #26]
 8009bf6:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8009bf8:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d002      	beq.n	8009c08 <HAL_ADC_Init+0x118>
 8009c02:	2380      	movs	r3, #128	@ 0x80
 8009c04:	015b      	lsls	r3, r3, #5
 8009c06:	e000      	b.n	8009c0a <HAL_ADC_Init+0x11a>
 8009c08:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8009c0a:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8009c10:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	691b      	ldr	r3, [r3, #16]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	da04      	bge.n	8009c24 <HAL_ADC_Init+0x134>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	691b      	ldr	r3, [r3, #16]
 8009c1e:	005b      	lsls	r3, r3, #1
 8009c20:	085b      	lsrs	r3, r3, #1
 8009c22:	e001      	b.n	8009c28 <HAL_ADC_Init+0x138>
 8009c24:	2380      	movs	r3, #128	@ 0x80
 8009c26:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8009c28:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	212c      	movs	r1, #44	@ 0x2c
 8009c2e:	5c5b      	ldrb	r3, [r3, r1]
 8009c30:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8009c32:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8009c34:	69ba      	ldr	r2, [r7, #24]
 8009c36:	4313      	orrs	r3, r2
 8009c38:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2220      	movs	r2, #32
 8009c3e:	5c9b      	ldrb	r3, [r3, r2]
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d115      	bne.n	8009c70 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	7e9b      	ldrb	r3, [r3, #26]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d105      	bne.n	8009c58 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8009c4c:	69bb      	ldr	r3, [r7, #24]
 8009c4e:	2280      	movs	r2, #128	@ 0x80
 8009c50:	0252      	lsls	r2, r2, #9
 8009c52:	4313      	orrs	r3, r2
 8009c54:	61bb      	str	r3, [r7, #24]
 8009c56:	e00b      	b.n	8009c70 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c5c:	2220      	movs	r2, #32
 8009c5e:	431a      	orrs	r2, r3
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c68:	2201      	movs	r2, #1
 8009c6a:	431a      	orrs	r2, r3
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d00a      	beq.n	8009c8e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c7c:	23e0      	movs	r3, #224	@ 0xe0
 8009c7e:	005b      	lsls	r3, r3, #1
 8009c80:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8009c86:	4313      	orrs	r3, r2
 8009c88:	69ba      	ldr	r2, [r7, #24]
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	68db      	ldr	r3, [r3, #12]
 8009c94:	4a65      	ldr	r2, [pc, #404]	@ (8009e2c <HAL_ADC_Init+0x33c>)
 8009c96:	4013      	ands	r3, r2
 8009c98:	0019      	movs	r1, r3
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	69ba      	ldr	r2, [r7, #24]
 8009ca0:	430a      	orrs	r2, r1
 8009ca2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	0f9b      	lsrs	r3, r3, #30
 8009caa:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	697a      	ldr	r2, [r7, #20]
 8009cb4:	4313      	orrs	r3, r2
 8009cb6:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	223c      	movs	r2, #60	@ 0x3c
 8009cbc:	5c9b      	ldrb	r3, [r3, r2]
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d111      	bne.n	8009ce6 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	685b      	ldr	r3, [r3, #4]
 8009cc6:	0f9b      	lsrs	r3, r3, #30
 8009cc8:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009cce:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8009cd4:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8009cda:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	2201      	movs	r2, #1
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	691b      	ldr	r3, [r3, #16]
 8009cec:	4a50      	ldr	r2, [pc, #320]	@ (8009e30 <HAL_ADC_Init+0x340>)
 8009cee:	4013      	ands	r3, r2
 8009cf0:	0019      	movs	r1, r3
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	697a      	ldr	r2, [r7, #20]
 8009cf8:	430a      	orrs	r2, r1
 8009cfa:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	685a      	ldr	r2, [r3, #4]
 8009d00:	23c0      	movs	r3, #192	@ 0xc0
 8009d02:	061b      	lsls	r3, r3, #24
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d018      	beq.n	8009d3a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8009d0c:	2380      	movs	r3, #128	@ 0x80
 8009d0e:	05db      	lsls	r3, r3, #23
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d012      	beq.n	8009d3a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8009d18:	2380      	movs	r3, #128	@ 0x80
 8009d1a:	061b      	lsls	r3, r3, #24
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d00c      	beq.n	8009d3a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8009d20:	4b44      	ldr	r3, [pc, #272]	@ (8009e34 <HAL_ADC_Init+0x344>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4a44      	ldr	r2, [pc, #272]	@ (8009e38 <HAL_ADC_Init+0x348>)
 8009d26:	4013      	ands	r3, r2
 8009d28:	0019      	movs	r1, r3
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	685a      	ldr	r2, [r3, #4]
 8009d2e:	23f0      	movs	r3, #240	@ 0xf0
 8009d30:	039b      	lsls	r3, r3, #14
 8009d32:	401a      	ands	r2, r3
 8009d34:	4b3f      	ldr	r3, [pc, #252]	@ (8009e34 <HAL_ADC_Init+0x344>)
 8009d36:	430a      	orrs	r2, r1
 8009d38:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6818      	ldr	r0, [r3, #0]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d42:	001a      	movs	r2, r3
 8009d44:	2100      	movs	r1, #0
 8009d46:	f7ff fd9c 	bl	8009882 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6818      	ldr	r0, [r3, #0]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d52:	493a      	ldr	r1, [pc, #232]	@ (8009e3c <HAL_ADC_Init+0x34c>)
 8009d54:	001a      	movs	r2, r3
 8009d56:	f7ff fd94 	bl	8009882 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	691b      	ldr	r3, [r3, #16]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d109      	bne.n	8009d76 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2110      	movs	r1, #16
 8009d6e:	4249      	negs	r1, r1
 8009d70:	430a      	orrs	r2, r1
 8009d72:	629a      	str	r2, [r3, #40]	@ 0x28
 8009d74:	e018      	b.n	8009da8 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	691a      	ldr	r2, [r3, #16]
 8009d7a:	2380      	movs	r3, #128	@ 0x80
 8009d7c:	039b      	lsls	r3, r3, #14
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d112      	bne.n	8009da8 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	69db      	ldr	r3, [r3, #28]
 8009d8c:	3b01      	subs	r3, #1
 8009d8e:	009b      	lsls	r3, r3, #2
 8009d90:	221c      	movs	r2, #28
 8009d92:	4013      	ands	r3, r2
 8009d94:	2210      	movs	r2, #16
 8009d96:	4252      	negs	r2, r2
 8009d98:	409a      	lsls	r2, r3
 8009d9a:	0011      	movs	r1, r2
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	430a      	orrs	r2, r1
 8009da6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	2100      	movs	r1, #0
 8009dae:	0018      	movs	r0, r3
 8009db0:	f7ff fd84 	bl	80098bc <LL_ADC_GetSamplingTimeCommonChannels>
 8009db4:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d10b      	bne.n	8009dd6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dc8:	2203      	movs	r2, #3
 8009dca:	4393      	bics	r3, r2
 8009dcc:	2201      	movs	r2, #1
 8009dce:	431a      	orrs	r2, r3
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009dd4:	e01c      	b.n	8009e10 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dda:	2212      	movs	r2, #18
 8009ddc:	4393      	bics	r3, r2
 8009dde:	2210      	movs	r2, #16
 8009de0:	431a      	orrs	r2, r3
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009dea:	2201      	movs	r2, #1
 8009dec:	431a      	orrs	r2, r3
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8009df2:	231f      	movs	r3, #31
 8009df4:	18fb      	adds	r3, r7, r3
 8009df6:	2201      	movs	r2, #1
 8009df8:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009dfa:	e009      	b.n	8009e10 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e00:	2210      	movs	r2, #16
 8009e02:	431a      	orrs	r2, r3
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8009e08:	231f      	movs	r3, #31
 8009e0a:	18fb      	adds	r3, r7, r3
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8009e10:	231f      	movs	r3, #31
 8009e12:	18fb      	adds	r3, r7, r3
 8009e14:	781b      	ldrb	r3, [r3, #0]
}
 8009e16:	0018      	movs	r0, r3
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	b008      	add	sp, #32
 8009e1c:	bd80      	pop	{r7, pc}
 8009e1e:	46c0      	nop			@ (mov r8, r8)
 8009e20:	2000019c 	.word	0x2000019c
 8009e24:	00030d40 	.word	0x00030d40
 8009e28:	fffffefd 	.word	0xfffffefd
 8009e2c:	ffde0201 	.word	0xffde0201
 8009e30:	1ffffc02 	.word	0x1ffffc02
 8009e34:	40012708 	.word	0x40012708
 8009e38:	ffc3ffff 	.word	0xffc3ffff
 8009e3c:	07ffff04 	.word	0x07ffff04

08009e40 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8009e40:	b5b0      	push	{r4, r5, r7, lr}
 8009e42:	b086      	sub	sp, #24
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	60f8      	str	r0, [r7, #12]
 8009e48:	60b9      	str	r1, [r7, #8]
 8009e4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	0018      	movs	r0, r3
 8009e52:	f7ff fe3b 	bl	8009acc <LL_ADC_REG_IsConversionOngoing>
 8009e56:	1e03      	subs	r3, r0, #0
 8009e58:	d16c      	bne.n	8009f34 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	2254      	movs	r2, #84	@ 0x54
 8009e5e:	5c9b      	ldrb	r3, [r3, r2]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	d101      	bne.n	8009e68 <HAL_ADC_Start_DMA+0x28>
 8009e64:	2302      	movs	r3, #2
 8009e66:	e06c      	b.n	8009f42 <HAL_ADC_Start_DMA+0x102>
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	2254      	movs	r2, #84	@ 0x54
 8009e6c:	2101      	movs	r1, #1
 8009e6e:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	68db      	ldr	r3, [r3, #12]
 8009e76:	2201      	movs	r2, #1
 8009e78:	4013      	ands	r3, r2
 8009e7a:	d113      	bne.n	8009ea4 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	0018      	movs	r0, r3
 8009e82:	f7ff fdef 	bl	8009a64 <LL_ADC_IsEnabled>
 8009e86:	1e03      	subs	r3, r0, #0
 8009e88:	d004      	beq.n	8009e94 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	0018      	movs	r0, r3
 8009e90:	f7ff fdd6 	bl	8009a40 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	68da      	ldr	r2, [r3, #12]
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	2101      	movs	r1, #1
 8009ea0:	430a      	orrs	r2, r1
 8009ea2:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8009ea4:	2517      	movs	r5, #23
 8009ea6:	197c      	adds	r4, r7, r5
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	0018      	movs	r0, r3
 8009eac:	f000 fa46 	bl	800a33c <ADC_Enable>
 8009eb0:	0003      	movs	r3, r0
 8009eb2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8009eb4:	002c      	movs	r4, r5
 8009eb6:	193b      	adds	r3, r7, r4
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d13e      	bne.n	8009f3c <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ec2:	4a22      	ldr	r2, [pc, #136]	@ (8009f4c <HAL_ADC_Start_DMA+0x10c>)
 8009ec4:	4013      	ands	r3, r2
 8009ec6:	2280      	movs	r2, #128	@ 0x80
 8009ec8:	0052      	lsls	r2, r2, #1
 8009eca:	431a      	orrs	r2, r3
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009eda:	4a1d      	ldr	r2, [pc, #116]	@ (8009f50 <HAL_ADC_Start_DMA+0x110>)
 8009edc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ee2:	4a1c      	ldr	r2, [pc, #112]	@ (8009f54 <HAL_ADC_Start_DMA+0x114>)
 8009ee4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009eea:	4a1b      	ldr	r2, [pc, #108]	@ (8009f58 <HAL_ADC_Start_DMA+0x118>)
 8009eec:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	221c      	movs	r2, #28
 8009ef4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2254      	movs	r2, #84	@ 0x54
 8009efa:	2100      	movs	r1, #0
 8009efc:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	685a      	ldr	r2, [r3, #4]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	2110      	movs	r1, #16
 8009f0a:	430a      	orrs	r2, r1
 8009f0c:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	3340      	adds	r3, #64	@ 0x40
 8009f18:	0019      	movs	r1, r3
 8009f1a:	68ba      	ldr	r2, [r7, #8]
 8009f1c:	193c      	adds	r4, r7, r4
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f000 fe9c 	bl	800ac5c <HAL_DMA_Start_IT>
 8009f24:	0003      	movs	r3, r0
 8009f26:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	0018      	movs	r0, r3
 8009f2e:	f7ff fdbb 	bl	8009aa8 <LL_ADC_REG_StartConversion>
 8009f32:	e003      	b.n	8009f3c <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009f34:	2317      	movs	r3, #23
 8009f36:	18fb      	adds	r3, r7, r3
 8009f38:	2202      	movs	r2, #2
 8009f3a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8009f3c:	2317      	movs	r3, #23
 8009f3e:	18fb      	adds	r3, r7, r3
 8009f40:	781b      	ldrb	r3, [r3, #0]
}
 8009f42:	0018      	movs	r0, r3
 8009f44:	46bd      	mov	sp, r7
 8009f46:	b006      	add	sp, #24
 8009f48:	bdb0      	pop	{r4, r5, r7, pc}
 8009f4a:	46c0      	nop			@ (mov r8, r8)
 8009f4c:	fffff0fe 	.word	0xfffff0fe
 8009f50:	0800a505 	.word	0x0800a505
 8009f54:	0800a5cd 	.word	0x0800a5cd
 8009f58:	0800a5eb 	.word	0x0800a5eb

08009f5c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8009f64:	46c0      	nop			@ (mov r8, r8)
 8009f66:	46bd      	mov	sp, r7
 8009f68:	b002      	add	sp, #8
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b082      	sub	sp, #8
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8009f74:	46c0      	nop			@ (mov r8, r8)
 8009f76:	46bd      	mov	sp, r7
 8009f78:	b002      	add	sp, #8
 8009f7a:	bd80      	pop	{r7, pc}

08009f7c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b082      	sub	sp, #8
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8009f84:	46c0      	nop			@ (mov r8, r8)
 8009f86:	46bd      	mov	sp, r7
 8009f88:	b002      	add	sp, #8
 8009f8a:	bd80      	pop	{r7, pc}

08009f8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b086      	sub	sp, #24
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009f96:	2317      	movs	r3, #23
 8009f98:	18fb      	adds	r3, r7, r3
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2254      	movs	r2, #84	@ 0x54
 8009fa6:	5c9b      	ldrb	r3, [r3, r2]
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d101      	bne.n	8009fb0 <HAL_ADC_ConfigChannel+0x24>
 8009fac:	2302      	movs	r3, #2
 8009fae:	e1c0      	b.n	800a332 <HAL_ADC_ConfigChannel+0x3a6>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2254      	movs	r2, #84	@ 0x54
 8009fb4:	2101      	movs	r1, #1
 8009fb6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	0018      	movs	r0, r3
 8009fbe:	f7ff fd85 	bl	8009acc <LL_ADC_REG_IsConversionOngoing>
 8009fc2:	1e03      	subs	r3, r0, #0
 8009fc4:	d000      	beq.n	8009fc8 <HAL_ADC_ConfigChannel+0x3c>
 8009fc6:	e1a3      	b.n	800a310 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	2b02      	cmp	r3, #2
 8009fce:	d100      	bne.n	8009fd2 <HAL_ADC_ConfigChannel+0x46>
 8009fd0:	e143      	b.n	800a25a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	691a      	ldr	r2, [r3, #16]
 8009fd6:	2380      	movs	r3, #128	@ 0x80
 8009fd8:	061b      	lsls	r3, r3, #24
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d004      	beq.n	8009fe8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8009fe2:	4ac1      	ldr	r2, [pc, #772]	@ (800a2e8 <HAL_ADC_ConfigChannel+0x35c>)
 8009fe4:	4293      	cmp	r3, r2
 8009fe6:	d108      	bne.n	8009ffa <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	0019      	movs	r1, r3
 8009ff2:	0010      	movs	r0, r2
 8009ff4:	f7ff fcaa 	bl	800994c <LL_ADC_REG_SetSequencerChAdd>
 8009ff8:	e0c9      	b.n	800a18e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	211f      	movs	r1, #31
 800a004:	400b      	ands	r3, r1
 800a006:	210f      	movs	r1, #15
 800a008:	4099      	lsls	r1, r3
 800a00a:	000b      	movs	r3, r1
 800a00c:	43db      	mvns	r3, r3
 800a00e:	4013      	ands	r3, r2
 800a010:	0019      	movs	r1, r3
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	035b      	lsls	r3, r3, #13
 800a018:	0b5b      	lsrs	r3, r3, #13
 800a01a:	d105      	bne.n	800a028 <HAL_ADC_ConfigChannel+0x9c>
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	0e9b      	lsrs	r3, r3, #26
 800a022:	221f      	movs	r2, #31
 800a024:	4013      	ands	r3, r2
 800a026:	e098      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	2201      	movs	r2, #1
 800a02e:	4013      	ands	r3, r2
 800a030:	d000      	beq.n	800a034 <HAL_ADC_ConfigChannel+0xa8>
 800a032:	e091      	b.n	800a158 <HAL_ADC_ConfigChannel+0x1cc>
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	2202      	movs	r2, #2
 800a03a:	4013      	ands	r3, r2
 800a03c:	d000      	beq.n	800a040 <HAL_ADC_ConfigChannel+0xb4>
 800a03e:	e089      	b.n	800a154 <HAL_ADC_ConfigChannel+0x1c8>
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	2204      	movs	r2, #4
 800a046:	4013      	ands	r3, r2
 800a048:	d000      	beq.n	800a04c <HAL_ADC_ConfigChannel+0xc0>
 800a04a:	e081      	b.n	800a150 <HAL_ADC_ConfigChannel+0x1c4>
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	2208      	movs	r2, #8
 800a052:	4013      	ands	r3, r2
 800a054:	d000      	beq.n	800a058 <HAL_ADC_ConfigChannel+0xcc>
 800a056:	e079      	b.n	800a14c <HAL_ADC_ConfigChannel+0x1c0>
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	2210      	movs	r2, #16
 800a05e:	4013      	ands	r3, r2
 800a060:	d000      	beq.n	800a064 <HAL_ADC_ConfigChannel+0xd8>
 800a062:	e071      	b.n	800a148 <HAL_ADC_ConfigChannel+0x1bc>
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	2220      	movs	r2, #32
 800a06a:	4013      	ands	r3, r2
 800a06c:	d000      	beq.n	800a070 <HAL_ADC_ConfigChannel+0xe4>
 800a06e:	e069      	b.n	800a144 <HAL_ADC_ConfigChannel+0x1b8>
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	2240      	movs	r2, #64	@ 0x40
 800a076:	4013      	ands	r3, r2
 800a078:	d000      	beq.n	800a07c <HAL_ADC_ConfigChannel+0xf0>
 800a07a:	e061      	b.n	800a140 <HAL_ADC_ConfigChannel+0x1b4>
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2280      	movs	r2, #128	@ 0x80
 800a082:	4013      	ands	r3, r2
 800a084:	d000      	beq.n	800a088 <HAL_ADC_ConfigChannel+0xfc>
 800a086:	e059      	b.n	800a13c <HAL_ADC_ConfigChannel+0x1b0>
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	2380      	movs	r3, #128	@ 0x80
 800a08e:	005b      	lsls	r3, r3, #1
 800a090:	4013      	ands	r3, r2
 800a092:	d151      	bne.n	800a138 <HAL_ADC_ConfigChannel+0x1ac>
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	2380      	movs	r3, #128	@ 0x80
 800a09a:	009b      	lsls	r3, r3, #2
 800a09c:	4013      	ands	r3, r2
 800a09e:	d149      	bne.n	800a134 <HAL_ADC_ConfigChannel+0x1a8>
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	2380      	movs	r3, #128	@ 0x80
 800a0a6:	00db      	lsls	r3, r3, #3
 800a0a8:	4013      	ands	r3, r2
 800a0aa:	d141      	bne.n	800a130 <HAL_ADC_ConfigChannel+0x1a4>
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	681a      	ldr	r2, [r3, #0]
 800a0b0:	2380      	movs	r3, #128	@ 0x80
 800a0b2:	011b      	lsls	r3, r3, #4
 800a0b4:	4013      	ands	r3, r2
 800a0b6:	d139      	bne.n	800a12c <HAL_ADC_ConfigChannel+0x1a0>
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	681a      	ldr	r2, [r3, #0]
 800a0bc:	2380      	movs	r3, #128	@ 0x80
 800a0be:	015b      	lsls	r3, r3, #5
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	d131      	bne.n	800a128 <HAL_ADC_ConfigChannel+0x19c>
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	681a      	ldr	r2, [r3, #0]
 800a0c8:	2380      	movs	r3, #128	@ 0x80
 800a0ca:	019b      	lsls	r3, r3, #6
 800a0cc:	4013      	ands	r3, r2
 800a0ce:	d129      	bne.n	800a124 <HAL_ADC_ConfigChannel+0x198>
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	681a      	ldr	r2, [r3, #0]
 800a0d4:	2380      	movs	r3, #128	@ 0x80
 800a0d6:	01db      	lsls	r3, r3, #7
 800a0d8:	4013      	ands	r3, r2
 800a0da:	d121      	bne.n	800a120 <HAL_ADC_ConfigChannel+0x194>
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	681a      	ldr	r2, [r3, #0]
 800a0e0:	2380      	movs	r3, #128	@ 0x80
 800a0e2:	021b      	lsls	r3, r3, #8
 800a0e4:	4013      	ands	r3, r2
 800a0e6:	d119      	bne.n	800a11c <HAL_ADC_ConfigChannel+0x190>
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	681a      	ldr	r2, [r3, #0]
 800a0ec:	2380      	movs	r3, #128	@ 0x80
 800a0ee:	025b      	lsls	r3, r3, #9
 800a0f0:	4013      	ands	r3, r2
 800a0f2:	d111      	bne.n	800a118 <HAL_ADC_ConfigChannel+0x18c>
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	681a      	ldr	r2, [r3, #0]
 800a0f8:	2380      	movs	r3, #128	@ 0x80
 800a0fa:	029b      	lsls	r3, r3, #10
 800a0fc:	4013      	ands	r3, r2
 800a0fe:	d109      	bne.n	800a114 <HAL_ADC_ConfigChannel+0x188>
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	2380      	movs	r3, #128	@ 0x80
 800a106:	02db      	lsls	r3, r3, #11
 800a108:	4013      	ands	r3, r2
 800a10a:	d001      	beq.n	800a110 <HAL_ADC_ConfigChannel+0x184>
 800a10c:	2312      	movs	r3, #18
 800a10e:	e024      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a110:	2300      	movs	r3, #0
 800a112:	e022      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a114:	2311      	movs	r3, #17
 800a116:	e020      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a118:	2310      	movs	r3, #16
 800a11a:	e01e      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a11c:	230f      	movs	r3, #15
 800a11e:	e01c      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a120:	230e      	movs	r3, #14
 800a122:	e01a      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a124:	230d      	movs	r3, #13
 800a126:	e018      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a128:	230c      	movs	r3, #12
 800a12a:	e016      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a12c:	230b      	movs	r3, #11
 800a12e:	e014      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a130:	230a      	movs	r3, #10
 800a132:	e012      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a134:	2309      	movs	r3, #9
 800a136:	e010      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a138:	2308      	movs	r3, #8
 800a13a:	e00e      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a13c:	2307      	movs	r3, #7
 800a13e:	e00c      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a140:	2306      	movs	r3, #6
 800a142:	e00a      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a144:	2305      	movs	r3, #5
 800a146:	e008      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a148:	2304      	movs	r3, #4
 800a14a:	e006      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a14c:	2303      	movs	r3, #3
 800a14e:	e004      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a150:	2302      	movs	r3, #2
 800a152:	e002      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a154:	2301      	movs	r3, #1
 800a156:	e000      	b.n	800a15a <HAL_ADC_ConfigChannel+0x1ce>
 800a158:	2300      	movs	r3, #0
 800a15a:	683a      	ldr	r2, [r7, #0]
 800a15c:	6852      	ldr	r2, [r2, #4]
 800a15e:	201f      	movs	r0, #31
 800a160:	4002      	ands	r2, r0
 800a162:	4093      	lsls	r3, r2
 800a164:	000a      	movs	r2, r1
 800a166:	431a      	orrs	r2, r3
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	089b      	lsrs	r3, r3, #2
 800a172:	1c5a      	adds	r2, r3, #1
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	69db      	ldr	r3, [r3, #28]
 800a178:	429a      	cmp	r2, r3
 800a17a:	d808      	bhi.n	800a18e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6818      	ldr	r0, [r3, #0]
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	6859      	ldr	r1, [r3, #4]
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	001a      	movs	r2, r3
 800a18a:	f7ff fbbf 	bl	800990c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6818      	ldr	r0, [r3, #0]
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	6819      	ldr	r1, [r3, #0]
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	689b      	ldr	r3, [r3, #8]
 800a19a:	001a      	movs	r2, r3
 800a19c:	f7ff fbfa 	bl	8009994 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	db00      	blt.n	800a1aa <HAL_ADC_ConfigChannel+0x21e>
 800a1a8:	e0bc      	b.n	800a324 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a1aa:	4b50      	ldr	r3, [pc, #320]	@ (800a2ec <HAL_ADC_ConfigChannel+0x360>)
 800a1ac:	0018      	movs	r0, r3
 800a1ae:	f7ff fb5b 	bl	8009868 <LL_ADC_GetCommonPathInternalCh>
 800a1b2:	0003      	movs	r3, r0
 800a1b4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4a4d      	ldr	r2, [pc, #308]	@ (800a2f0 <HAL_ADC_ConfigChannel+0x364>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d122      	bne.n	800a206 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a1c0:	693a      	ldr	r2, [r7, #16]
 800a1c2:	2380      	movs	r3, #128	@ 0x80
 800a1c4:	041b      	lsls	r3, r3, #16
 800a1c6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800a1c8:	d11d      	bne.n	800a206 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a1ca:	693b      	ldr	r3, [r7, #16]
 800a1cc:	2280      	movs	r2, #128	@ 0x80
 800a1ce:	0412      	lsls	r2, r2, #16
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	4a46      	ldr	r2, [pc, #280]	@ (800a2ec <HAL_ADC_ConfigChannel+0x360>)
 800a1d4:	0019      	movs	r1, r3
 800a1d6:	0010      	movs	r0, r2
 800a1d8:	f7ff fb32 	bl	8009840 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a1dc:	4b45      	ldr	r3, [pc, #276]	@ (800a2f4 <HAL_ADC_ConfigChannel+0x368>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	4945      	ldr	r1, [pc, #276]	@ (800a2f8 <HAL_ADC_ConfigChannel+0x36c>)
 800a1e2:	0018      	movs	r0, r3
 800a1e4:	f7fb fff2 	bl	80061cc <__udivsi3>
 800a1e8:	0003      	movs	r3, r0
 800a1ea:	1c5a      	adds	r2, r3, #1
 800a1ec:	0013      	movs	r3, r2
 800a1ee:	005b      	lsls	r3, r3, #1
 800a1f0:	189b      	adds	r3, r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a1f6:	e002      	b.n	800a1fe <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	3b01      	subs	r3, #1
 800a1fc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d1f9      	bne.n	800a1f8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800a204:	e08e      	b.n	800a324 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a3c      	ldr	r2, [pc, #240]	@ (800a2fc <HAL_ADC_ConfigChannel+0x370>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d10e      	bne.n	800a22e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a210:	693a      	ldr	r2, [r7, #16]
 800a212:	2380      	movs	r3, #128	@ 0x80
 800a214:	045b      	lsls	r3, r3, #17
 800a216:	4013      	ands	r3, r2
 800a218:	d109      	bne.n	800a22e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	2280      	movs	r2, #128	@ 0x80
 800a21e:	0452      	lsls	r2, r2, #17
 800a220:	4313      	orrs	r3, r2
 800a222:	4a32      	ldr	r2, [pc, #200]	@ (800a2ec <HAL_ADC_ConfigChannel+0x360>)
 800a224:	0019      	movs	r1, r3
 800a226:	0010      	movs	r0, r2
 800a228:	f7ff fb0a 	bl	8009840 <LL_ADC_SetCommonPathInternalCh>
 800a22c:	e07a      	b.n	800a324 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4a33      	ldr	r2, [pc, #204]	@ (800a300 <HAL_ADC_ConfigChannel+0x374>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d000      	beq.n	800a23a <HAL_ADC_ConfigChannel+0x2ae>
 800a238:	e074      	b.n	800a324 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a23a:	693a      	ldr	r2, [r7, #16]
 800a23c:	2380      	movs	r3, #128	@ 0x80
 800a23e:	03db      	lsls	r3, r3, #15
 800a240:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800a242:	d000      	beq.n	800a246 <HAL_ADC_ConfigChannel+0x2ba>
 800a244:	e06e      	b.n	800a324 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	2280      	movs	r2, #128	@ 0x80
 800a24a:	03d2      	lsls	r2, r2, #15
 800a24c:	4313      	orrs	r3, r2
 800a24e:	4a27      	ldr	r2, [pc, #156]	@ (800a2ec <HAL_ADC_ConfigChannel+0x360>)
 800a250:	0019      	movs	r1, r3
 800a252:	0010      	movs	r0, r2
 800a254:	f7ff faf4 	bl	8009840 <LL_ADC_SetCommonPathInternalCh>
 800a258:	e064      	b.n	800a324 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	691a      	ldr	r2, [r3, #16]
 800a25e:	2380      	movs	r3, #128	@ 0x80
 800a260:	061b      	lsls	r3, r3, #24
 800a262:	429a      	cmp	r2, r3
 800a264:	d004      	beq.n	800a270 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a26a:	4a1f      	ldr	r2, [pc, #124]	@ (800a2e8 <HAL_ADC_ConfigChannel+0x35c>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d107      	bne.n	800a280 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681a      	ldr	r2, [r3, #0]
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	0019      	movs	r1, r3
 800a27a:	0010      	movs	r0, r2
 800a27c:	f7ff fb77 	bl	800996e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	2b00      	cmp	r3, #0
 800a286:	da4d      	bge.n	800a324 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a288:	4b18      	ldr	r3, [pc, #96]	@ (800a2ec <HAL_ADC_ConfigChannel+0x360>)
 800a28a:	0018      	movs	r0, r3
 800a28c:	f7ff faec 	bl	8009868 <LL_ADC_GetCommonPathInternalCh>
 800a290:	0003      	movs	r3, r0
 800a292:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	4a15      	ldr	r2, [pc, #84]	@ (800a2f0 <HAL_ADC_ConfigChannel+0x364>)
 800a29a:	4293      	cmp	r3, r2
 800a29c:	d108      	bne.n	800a2b0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	4a18      	ldr	r2, [pc, #96]	@ (800a304 <HAL_ADC_ConfigChannel+0x378>)
 800a2a2:	4013      	ands	r3, r2
 800a2a4:	4a11      	ldr	r2, [pc, #68]	@ (800a2ec <HAL_ADC_ConfigChannel+0x360>)
 800a2a6:	0019      	movs	r1, r3
 800a2a8:	0010      	movs	r0, r2
 800a2aa:	f7ff fac9 	bl	8009840 <LL_ADC_SetCommonPathInternalCh>
 800a2ae:	e039      	b.n	800a324 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	4a11      	ldr	r2, [pc, #68]	@ (800a2fc <HAL_ADC_ConfigChannel+0x370>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d108      	bne.n	800a2cc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	4a12      	ldr	r2, [pc, #72]	@ (800a308 <HAL_ADC_ConfigChannel+0x37c>)
 800a2be:	4013      	ands	r3, r2
 800a2c0:	4a0a      	ldr	r2, [pc, #40]	@ (800a2ec <HAL_ADC_ConfigChannel+0x360>)
 800a2c2:	0019      	movs	r1, r3
 800a2c4:	0010      	movs	r0, r2
 800a2c6:	f7ff fabb 	bl	8009840 <LL_ADC_SetCommonPathInternalCh>
 800a2ca:	e02b      	b.n	800a324 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	4a0b      	ldr	r2, [pc, #44]	@ (800a300 <HAL_ADC_ConfigChannel+0x374>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d126      	bne.n	800a324 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	4a0c      	ldr	r2, [pc, #48]	@ (800a30c <HAL_ADC_ConfigChannel+0x380>)
 800a2da:	4013      	ands	r3, r2
 800a2dc:	4a03      	ldr	r2, [pc, #12]	@ (800a2ec <HAL_ADC_ConfigChannel+0x360>)
 800a2de:	0019      	movs	r1, r3
 800a2e0:	0010      	movs	r0, r2
 800a2e2:	f7ff faad 	bl	8009840 <LL_ADC_SetCommonPathInternalCh>
 800a2e6:	e01d      	b.n	800a324 <HAL_ADC_ConfigChannel+0x398>
 800a2e8:	80000004 	.word	0x80000004
 800a2ec:	40012708 	.word	0x40012708
 800a2f0:	b0001000 	.word	0xb0001000
 800a2f4:	2000019c 	.word	0x2000019c
 800a2f8:	00030d40 	.word	0x00030d40
 800a2fc:	b8004000 	.word	0xb8004000
 800a300:	b4002000 	.word	0xb4002000
 800a304:	ff7fffff 	.word	0xff7fffff
 800a308:	feffffff 	.word	0xfeffffff
 800a30c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a314:	2220      	movs	r2, #32
 800a316:	431a      	orrs	r2, r3
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800a31c:	2317      	movs	r3, #23
 800a31e:	18fb      	adds	r3, r7, r3
 800a320:	2201      	movs	r2, #1
 800a322:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2254      	movs	r2, #84	@ 0x54
 800a328:	2100      	movs	r1, #0
 800a32a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800a32c:	2317      	movs	r3, #23
 800a32e:	18fb      	adds	r3, r7, r3
 800a330:	781b      	ldrb	r3, [r3, #0]
}
 800a332:	0018      	movs	r0, r3
 800a334:	46bd      	mov	sp, r7
 800a336:	b006      	add	sp, #24
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	46c0      	nop			@ (mov r8, r8)

0800a33c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a344:	2300      	movs	r3, #0
 800a346:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	0018      	movs	r0, r3
 800a34e:	f7ff fb89 	bl	8009a64 <LL_ADC_IsEnabled>
 800a352:	1e03      	subs	r3, r0, #0
 800a354:	d000      	beq.n	800a358 <ADC_Enable+0x1c>
 800a356:	e069      	b.n	800a42c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	4a36      	ldr	r2, [pc, #216]	@ (800a438 <ADC_Enable+0xfc>)
 800a360:	4013      	ands	r3, r2
 800a362:	d00d      	beq.n	800a380 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a368:	2210      	movs	r2, #16
 800a36a:	431a      	orrs	r2, r3
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a374:	2201      	movs	r2, #1
 800a376:	431a      	orrs	r2, r3
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800a37c:	2301      	movs	r3, #1
 800a37e:	e056      	b.n	800a42e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	0018      	movs	r0, r3
 800a386:	f7ff fb49 	bl	8009a1c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800a38a:	4b2c      	ldr	r3, [pc, #176]	@ (800a43c <ADC_Enable+0x100>)
 800a38c:	0018      	movs	r0, r3
 800a38e:	f7ff fa6b 	bl	8009868 <LL_ADC_GetCommonPathInternalCh>
 800a392:	0002      	movs	r2, r0
 800a394:	2380      	movs	r3, #128	@ 0x80
 800a396:	041b      	lsls	r3, r3, #16
 800a398:	4013      	ands	r3, r2
 800a39a:	d00f      	beq.n	800a3bc <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a39c:	4b28      	ldr	r3, [pc, #160]	@ (800a440 <ADC_Enable+0x104>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4928      	ldr	r1, [pc, #160]	@ (800a444 <ADC_Enable+0x108>)
 800a3a2:	0018      	movs	r0, r3
 800a3a4:	f7fb ff12 	bl	80061cc <__udivsi3>
 800a3a8:	0003      	movs	r3, r0
 800a3aa:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800a3ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a3ae:	e002      	b.n	800a3b6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	3b01      	subs	r3, #1
 800a3b4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d1f9      	bne.n	800a3b0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	7e5b      	ldrb	r3, [r3, #25]
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	d033      	beq.n	800a42c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800a3c4:	f7ff f9f8 	bl	80097b8 <HAL_GetTick>
 800a3c8:	0003      	movs	r3, r0
 800a3ca:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a3cc:	e027      	b.n	800a41e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	0018      	movs	r0, r3
 800a3d4:	f7ff fb46 	bl	8009a64 <LL_ADC_IsEnabled>
 800a3d8:	1e03      	subs	r3, r0, #0
 800a3da:	d104      	bne.n	800a3e6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	0018      	movs	r0, r3
 800a3e2:	f7ff fb1b 	bl	8009a1c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a3e6:	f7ff f9e7 	bl	80097b8 <HAL_GetTick>
 800a3ea:	0002      	movs	r2, r0
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	1ad3      	subs	r3, r2, r3
 800a3f0:	2b02      	cmp	r3, #2
 800a3f2:	d914      	bls.n	800a41e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	4013      	ands	r3, r2
 800a3fe:	2b01      	cmp	r3, #1
 800a400:	d00d      	beq.n	800a41e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a406:	2210      	movs	r2, #16
 800a408:	431a      	orrs	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a412:	2201      	movs	r2, #1
 800a414:	431a      	orrs	r2, r3
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e007      	b.n	800a42e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2201      	movs	r2, #1
 800a426:	4013      	ands	r3, r2
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d1d0      	bne.n	800a3ce <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a42c:	2300      	movs	r3, #0
}
 800a42e:	0018      	movs	r0, r3
 800a430:	46bd      	mov	sp, r7
 800a432:	b004      	add	sp, #16
 800a434:	bd80      	pop	{r7, pc}
 800a436:	46c0      	nop			@ (mov r8, r8)
 800a438:	80000017 	.word	0x80000017
 800a43c:	40012708 	.word	0x40012708
 800a440:	2000019c 	.word	0x2000019c
 800a444:	00030d40 	.word	0x00030d40

0800a448 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b084      	sub	sp, #16
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	0018      	movs	r0, r3
 800a456:	f7ff fb16 	bl	8009a86 <LL_ADC_IsDisableOngoing>
 800a45a:	0003      	movs	r3, r0
 800a45c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	0018      	movs	r0, r3
 800a464:	f7ff fafe 	bl	8009a64 <LL_ADC_IsEnabled>
 800a468:	1e03      	subs	r3, r0, #0
 800a46a:	d046      	beq.n	800a4fa <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d143      	bne.n	800a4fa <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	2205      	movs	r2, #5
 800a47a:	4013      	ands	r3, r2
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d10d      	bne.n	800a49c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	0018      	movs	r0, r3
 800a486:	f7ff fadb 	bl	8009a40 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	2203      	movs	r2, #3
 800a490:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a492:	f7ff f991 	bl	80097b8 <HAL_GetTick>
 800a496:	0003      	movs	r3, r0
 800a498:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a49a:	e028      	b.n	800a4ee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4a0:	2210      	movs	r2, #16
 800a4a2:	431a      	orrs	r2, r3
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4ac:	2201      	movs	r2, #1
 800a4ae:	431a      	orrs	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e021      	b.n	800a4fc <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a4b8:	f7ff f97e 	bl	80097b8 <HAL_GetTick>
 800a4bc:	0002      	movs	r2, r0
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	1ad3      	subs	r3, r2, r3
 800a4c2:	2b02      	cmp	r3, #2
 800a4c4:	d913      	bls.n	800a4ee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	689b      	ldr	r3, [r3, #8]
 800a4cc:	2201      	movs	r2, #1
 800a4ce:	4013      	ands	r3, r2
 800a4d0:	d00d      	beq.n	800a4ee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4d6:	2210      	movs	r2, #16
 800a4d8:	431a      	orrs	r2, r3
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	431a      	orrs	r2, r3
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	e006      	b.n	800a4fc <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	4013      	ands	r3, r2
 800a4f8:	d1de      	bne.n	800a4b8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	0018      	movs	r0, r3
 800a4fe:	46bd      	mov	sp, r7
 800a500:	b004      	add	sp, #16
 800a502:	bd80      	pop	{r7, pc}

0800a504 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b084      	sub	sp, #16
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a510:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a516:	2250      	movs	r2, #80	@ 0x50
 800a518:	4013      	ands	r3, r2
 800a51a:	d141      	bne.n	800a5a0 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a520:	2280      	movs	r2, #128	@ 0x80
 800a522:	0092      	lsls	r2, r2, #2
 800a524:	431a      	orrs	r2, r3
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	0018      	movs	r0, r3
 800a530:	f7ff f9db 	bl	80098ea <LL_ADC_REG_IsTriggerSourceSWStart>
 800a534:	1e03      	subs	r3, r0, #0
 800a536:	d02e      	beq.n	800a596 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	7e9b      	ldrb	r3, [r3, #26]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d12a      	bne.n	800a596 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	2208      	movs	r2, #8
 800a548:	4013      	ands	r3, r2
 800a54a:	2b08      	cmp	r3, #8
 800a54c:	d123      	bne.n	800a596 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	0018      	movs	r0, r3
 800a554:	f7ff faba 	bl	8009acc <LL_ADC_REG_IsConversionOngoing>
 800a558:	1e03      	subs	r3, r0, #0
 800a55a:	d110      	bne.n	800a57e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	685a      	ldr	r2, [r3, #4]
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	210c      	movs	r1, #12
 800a568:	438a      	bics	r2, r1
 800a56a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a570:	4a15      	ldr	r2, [pc, #84]	@ (800a5c8 <ADC_DMAConvCplt+0xc4>)
 800a572:	4013      	ands	r3, r2
 800a574:	2201      	movs	r2, #1
 800a576:	431a      	orrs	r2, r3
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	659a      	str	r2, [r3, #88]	@ 0x58
 800a57c:	e00b      	b.n	800a596 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a582:	2220      	movs	r2, #32
 800a584:	431a      	orrs	r2, r3
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a58e:	2201      	movs	r2, #1
 800a590:	431a      	orrs	r2, r3
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	0018      	movs	r0, r3
 800a59a:	f7ff fcdf 	bl	8009f5c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a59e:	e00f      	b.n	800a5c0 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5a4:	2210      	movs	r2, #16
 800a5a6:	4013      	ands	r3, r2
 800a5a8:	d004      	beq.n	800a5b4 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	0018      	movs	r0, r3
 800a5ae:	f7ff fce5 	bl	8009f7c <HAL_ADC_ErrorCallback>
}
 800a5b2:	e005      	b.n	800a5c0 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	0010      	movs	r0, r2
 800a5be:	4798      	blx	r3
}
 800a5c0:	46c0      	nop			@ (mov r8, r8)
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	b004      	add	sp, #16
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	fffffefe 	.word	0xfffffefe

0800a5cc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5d8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	0018      	movs	r0, r3
 800a5de:	f7ff fcc5 	bl	8009f6c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a5e2:	46c0      	nop			@ (mov r8, r8)
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	b004      	add	sp, #16
 800a5e8:	bd80      	pop	{r7, pc}

0800a5ea <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800a5ea:	b580      	push	{r7, lr}
 800a5ec:	b084      	sub	sp, #16
 800a5ee:	af00      	add	r7, sp, #0
 800a5f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5f6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5fc:	2240      	movs	r2, #64	@ 0x40
 800a5fe:	431a      	orrs	r2, r3
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a608:	2204      	movs	r2, #4
 800a60a:	431a      	orrs	r2, r3
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	0018      	movs	r0, r3
 800a614:	f7ff fcb2 	bl	8009f7c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a618:	46c0      	nop			@ (mov r8, r8)
 800a61a:	46bd      	mov	sp, r7
 800a61c:	b004      	add	sp, #16
 800a61e:	bd80      	pop	{r7, pc}

0800a620 <LL_ADC_GetCommonClock>:
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b082      	sub	sp, #8
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681a      	ldr	r2, [r3, #0]
 800a62c:	23f0      	movs	r3, #240	@ 0xf0
 800a62e:	039b      	lsls	r3, r3, #14
 800a630:	4013      	ands	r3, r2
}
 800a632:	0018      	movs	r0, r3
 800a634:	46bd      	mov	sp, r7
 800a636:	b002      	add	sp, #8
 800a638:	bd80      	pop	{r7, pc}

0800a63a <LL_ADC_GetClock>:
{
 800a63a:	b580      	push	{r7, lr}
 800a63c:	b082      	sub	sp, #8
 800a63e:	af00      	add	r7, sp, #0
 800a640:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	691b      	ldr	r3, [r3, #16]
 800a646:	0f9b      	lsrs	r3, r3, #30
 800a648:	079b      	lsls	r3, r3, #30
}
 800a64a:	0018      	movs	r0, r3
 800a64c:	46bd      	mov	sp, r7
 800a64e:	b002      	add	sp, #8
 800a650:	bd80      	pop	{r7, pc}

0800a652 <LL_ADC_SetCalibrationFactor>:
{
 800a652:	b580      	push	{r7, lr}
 800a654:	b082      	sub	sp, #8
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
 800a65a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	22b4      	movs	r2, #180	@ 0xb4
 800a660:	589b      	ldr	r3, [r3, r2]
 800a662:	227f      	movs	r2, #127	@ 0x7f
 800a664:	4393      	bics	r3, r2
 800a666:	001a      	movs	r2, r3
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	431a      	orrs	r2, r3
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	21b4      	movs	r1, #180	@ 0xb4
 800a670:	505a      	str	r2, [r3, r1]
}
 800a672:	46c0      	nop			@ (mov r8, r8)
 800a674:	46bd      	mov	sp, r7
 800a676:	b002      	add	sp, #8
 800a678:	bd80      	pop	{r7, pc}

0800a67a <LL_ADC_GetCalibrationFactor>:
{
 800a67a:	b580      	push	{r7, lr}
 800a67c:	b082      	sub	sp, #8
 800a67e:	af00      	add	r7, sp, #0
 800a680:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	22b4      	movs	r2, #180	@ 0xb4
 800a686:	589b      	ldr	r3, [r3, r2]
 800a688:	227f      	movs	r2, #127	@ 0x7f
 800a68a:	4013      	ands	r3, r2
}
 800a68c:	0018      	movs	r0, r3
 800a68e:	46bd      	mov	sp, r7
 800a690:	b002      	add	sp, #8
 800a692:	bd80      	pop	{r7, pc}

0800a694 <LL_ADC_Enable>:
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b082      	sub	sp, #8
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	4a04      	ldr	r2, [pc, #16]	@ (800a6b4 <LL_ADC_Enable+0x20>)
 800a6a2:	4013      	ands	r3, r2
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	431a      	orrs	r2, r3
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	609a      	str	r2, [r3, #8]
}
 800a6ac:	46c0      	nop			@ (mov r8, r8)
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	b002      	add	sp, #8
 800a6b2:	bd80      	pop	{r7, pc}
 800a6b4:	7fffffe8 	.word	0x7fffffe8

0800a6b8 <LL_ADC_Disable>:
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	4a04      	ldr	r2, [pc, #16]	@ (800a6d8 <LL_ADC_Disable+0x20>)
 800a6c6:	4013      	ands	r3, r2
 800a6c8:	2202      	movs	r2, #2
 800a6ca:	431a      	orrs	r2, r3
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	609a      	str	r2, [r3, #8]
}
 800a6d0:	46c0      	nop			@ (mov r8, r8)
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	b002      	add	sp, #8
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	7fffffe8 	.word	0x7fffffe8

0800a6dc <LL_ADC_IsEnabled>:
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	689b      	ldr	r3, [r3, #8]
 800a6e8:	2201      	movs	r2, #1
 800a6ea:	4013      	ands	r3, r2
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	d101      	bne.n	800a6f4 <LL_ADC_IsEnabled+0x18>
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	e000      	b.n	800a6f6 <LL_ADC_IsEnabled+0x1a>
 800a6f4:	2300      	movs	r3, #0
}
 800a6f6:	0018      	movs	r0, r3
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	b002      	add	sp, #8
 800a6fc:	bd80      	pop	{r7, pc}
	...

0800a700 <LL_ADC_StartCalibration>:
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b082      	sub	sp, #8
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	4a05      	ldr	r2, [pc, #20]	@ (800a724 <LL_ADC_StartCalibration+0x24>)
 800a70e:	4013      	ands	r3, r2
 800a710:	2280      	movs	r2, #128	@ 0x80
 800a712:	0612      	lsls	r2, r2, #24
 800a714:	431a      	orrs	r2, r3
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	609a      	str	r2, [r3, #8]
}
 800a71a:	46c0      	nop			@ (mov r8, r8)
 800a71c:	46bd      	mov	sp, r7
 800a71e:	b002      	add	sp, #8
 800a720:	bd80      	pop	{r7, pc}
 800a722:	46c0      	nop			@ (mov r8, r8)
 800a724:	7fffffe8 	.word	0x7fffffe8

0800a728 <LL_ADC_IsCalibrationOnGoing>:
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	0fdb      	lsrs	r3, r3, #31
 800a736:	07da      	lsls	r2, r3, #31
 800a738:	2380      	movs	r3, #128	@ 0x80
 800a73a:	061b      	lsls	r3, r3, #24
 800a73c:	429a      	cmp	r2, r3
 800a73e:	d101      	bne.n	800a744 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800a740:	2301      	movs	r3, #1
 800a742:	e000      	b.n	800a746 <LL_ADC_IsCalibrationOnGoing+0x1e>
 800a744:	2300      	movs	r3, #0
}
 800a746:	0018      	movs	r0, r3
 800a748:	46bd      	mov	sp, r7
 800a74a:	b002      	add	sp, #8
 800a74c:	bd80      	pop	{r7, pc}
	...

0800a750 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800a750:	b590      	push	{r4, r7, lr}
 800a752:	b08b      	sub	sp, #44	@ 0x2c
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800a758:	2300      	movs	r3, #0
 800a75a:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800a75c:	2300      	movs	r3, #0
 800a75e:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2254      	movs	r2, #84	@ 0x54
 800a764:	5c9b      	ldrb	r3, [r3, r2]
 800a766:	2b01      	cmp	r3, #1
 800a768:	d101      	bne.n	800a76e <HAL_ADCEx_Calibration_Start+0x1e>
 800a76a:	2302      	movs	r3, #2
 800a76c:	e0dd      	b.n	800a92a <HAL_ADCEx_Calibration_Start+0x1da>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2254      	movs	r2, #84	@ 0x54
 800a772:	2101      	movs	r1, #1
 800a774:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800a776:	231f      	movs	r3, #31
 800a778:	18fc      	adds	r4, r7, r3
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	0018      	movs	r0, r3
 800a77e:	f7ff fe63 	bl	800a448 <ADC_Disable>
 800a782:	0003      	movs	r3, r0
 800a784:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	0018      	movs	r0, r3
 800a78c:	f7ff ffa6 	bl	800a6dc <LL_ADC_IsEnabled>
 800a790:	1e03      	subs	r3, r0, #0
 800a792:	d000      	beq.n	800a796 <HAL_ADCEx_Calibration_Start+0x46>
 800a794:	e0bc      	b.n	800a910 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a79a:	4a66      	ldr	r2, [pc, #408]	@ (800a934 <HAL_ADCEx_Calibration_Start+0x1e4>)
 800a79c:	4013      	ands	r3, r2
 800a79e:	2202      	movs	r2, #2
 800a7a0:	431a      	orrs	r2, r3
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	68db      	ldr	r3, [r3, #12]
 800a7ac:	4a62      	ldr	r2, [pc, #392]	@ (800a938 <HAL_ADCEx_Calibration_Start+0x1e8>)
 800a7ae:	4013      	ands	r3, r2
 800a7b0:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	68da      	ldr	r2, [r3, #12]
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	495f      	ldr	r1, [pc, #380]	@ (800a93c <HAL_ADCEx_Calibration_Start+0x1ec>)
 800a7be:	400a      	ands	r2, r1
 800a7c0:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7c6:	e02d      	b.n	800a824 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	0018      	movs	r0, r3
 800a7ce:	f7ff ff97 	bl	800a700 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a7d2:	e014      	b.n	800a7fe <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	4a58      	ldr	r2, [pc, #352]	@ (800a940 <HAL_ADCEx_Calibration_Start+0x1f0>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d90d      	bls.n	800a7fe <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7e6:	2212      	movs	r2, #18
 800a7e8:	4393      	bics	r3, r2
 800a7ea:	2210      	movs	r2, #16
 800a7ec:	431a      	orrs	r2, r3
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	2254      	movs	r2, #84	@ 0x54
 800a7f6:	2100      	movs	r1, #0
 800a7f8:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e095      	b.n	800a92a <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	0018      	movs	r0, r3
 800a804:	f7ff ff90 	bl	800a728 <LL_ADC_IsCalibrationOnGoing>
 800a808:	1e03      	subs	r3, r0, #0
 800a80a:	d1e3      	bne.n	800a7d4 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	0018      	movs	r0, r3
 800a812:	f7ff ff32 	bl	800a67a <LL_ADC_GetCalibrationFactor>
 800a816:	0002      	movs	r2, r0
 800a818:	6a3b      	ldr	r3, [r7, #32]
 800a81a:	189b      	adds	r3, r3, r2
 800a81c:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800a81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a820:	3301      	adds	r3, #1
 800a822:	627b      	str	r3, [r7, #36]	@ 0x24
 800a824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a826:	2b07      	cmp	r3, #7
 800a828:	d9ce      	bls.n	800a7c8 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800a82a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a82c:	6a38      	ldr	r0, [r7, #32]
 800a82e:	f7fb fccd 	bl	80061cc <__udivsi3>
 800a832:	0003      	movs	r3, r0
 800a834:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	0018      	movs	r0, r3
 800a83c:	f7ff ff2a 	bl	800a694 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	0018      	movs	r0, r3
 800a846:	f7ff fef8 	bl	800a63a <LL_ADC_GetClock>
 800a84a:	1e03      	subs	r3, r0, #0
 800a84c:	d11b      	bne.n	800a886 <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a84e:	4b3d      	ldr	r3, [pc, #244]	@ (800a944 <HAL_ADCEx_Calibration_Start+0x1f4>)
 800a850:	0018      	movs	r0, r3
 800a852:	f7ff fee5 	bl	800a620 <LL_ADC_GetCommonClock>
 800a856:	0003      	movs	r3, r0
 800a858:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800a85a:	697a      	ldr	r2, [r7, #20]
 800a85c:	23e0      	movs	r3, #224	@ 0xe0
 800a85e:	035b      	lsls	r3, r3, #13
 800a860:	429a      	cmp	r2, r3
 800a862:	d310      	bcc.n	800a886 <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	0c9b      	lsrs	r3, r3, #18
 800a868:	3b03      	subs	r3, #3
 800a86a:	2201      	movs	r2, #1
 800a86c:	409a      	lsls	r2, r3
 800a86e:	0013      	movs	r3, r2
 800a870:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	085b      	lsrs	r3, r3, #1
 800a876:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800a878:	e002      	b.n	800a880 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	3b01      	subs	r3, #1
 800a87e:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d1f9      	bne.n	800a87a <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	6a3a      	ldr	r2, [r7, #32]
 800a88c:	0011      	movs	r1, r2
 800a88e:	0018      	movs	r0, r3
 800a890:	f7ff fedf 	bl	800a652 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	0018      	movs	r0, r3
 800a89a:	f7ff ff0d 	bl	800a6b8 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a89e:	f7fe ff8b 	bl	80097b8 <HAL_GetTick>
 800a8a2:	0003      	movs	r3, r0
 800a8a4:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a8a6:	e01b      	b.n	800a8e0 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a8a8:	f7fe ff86 	bl	80097b8 <HAL_GetTick>
 800a8ac:	0002      	movs	r2, r0
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	1ad3      	subs	r3, r2, r3
 800a8b2:	2b02      	cmp	r3, #2
 800a8b4:	d914      	bls.n	800a8e0 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	0018      	movs	r0, r3
 800a8bc:	f7ff ff0e 	bl	800a6dc <LL_ADC_IsEnabled>
 800a8c0:	1e03      	subs	r3, r0, #0
 800a8c2:	d00d      	beq.n	800a8e0 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8c8:	2210      	movs	r2, #16
 800a8ca:	431a      	orrs	r2, r3
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8d4:	2201      	movs	r2, #1
 800a8d6:	431a      	orrs	r2, r3
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800a8dc:	2301      	movs	r3, #1
 800a8de:	e024      	b.n	800a92a <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	0018      	movs	r0, r3
 800a8e6:	f7ff fef9 	bl	800a6dc <LL_ADC_IsEnabled>
 800a8ea:	1e03      	subs	r3, r0, #0
 800a8ec:	d1dc      	bne.n	800a8a8 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	68d9      	ldr	r1, [r3, #12]
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	69ba      	ldr	r2, [r7, #24]
 800a8fa:	430a      	orrs	r2, r1
 800a8fc:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a902:	2203      	movs	r2, #3
 800a904:	4393      	bics	r3, r2
 800a906:	2201      	movs	r2, #1
 800a908:	431a      	orrs	r2, r3
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	659a      	str	r2, [r3, #88]	@ 0x58
 800a90e:	e005      	b.n	800a91c <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a914:	2210      	movs	r2, #16
 800a916:	431a      	orrs	r2, r3
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2254      	movs	r2, #84	@ 0x54
 800a920:	2100      	movs	r1, #0
 800a922:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800a924:	231f      	movs	r3, #31
 800a926:	18fb      	adds	r3, r7, r3
 800a928:	781b      	ldrb	r3, [r3, #0]
}
 800a92a:	0018      	movs	r0, r3
 800a92c:	46bd      	mov	sp, r7
 800a92e:	b00b      	add	sp, #44	@ 0x2c
 800a930:	bd90      	pop	{r4, r7, pc}
 800a932:	46c0      	nop			@ (mov r8, r8)
 800a934:	fffffefd 	.word	0xfffffefd
 800a938:	00008003 	.word	0x00008003
 800a93c:	ffff7ffc 	.word	0xffff7ffc
 800a940:	0002f1ff 	.word	0x0002f1ff
 800a944:	40012708 	.word	0x40012708

0800a948 <__NVIC_EnableIRQ>:
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	0002      	movs	r2, r0
 800a950:	1dfb      	adds	r3, r7, #7
 800a952:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a954:	1dfb      	adds	r3, r7, #7
 800a956:	781b      	ldrb	r3, [r3, #0]
 800a958:	2b7f      	cmp	r3, #127	@ 0x7f
 800a95a:	d809      	bhi.n	800a970 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a95c:	1dfb      	adds	r3, r7, #7
 800a95e:	781b      	ldrb	r3, [r3, #0]
 800a960:	001a      	movs	r2, r3
 800a962:	231f      	movs	r3, #31
 800a964:	401a      	ands	r2, r3
 800a966:	4b04      	ldr	r3, [pc, #16]	@ (800a978 <__NVIC_EnableIRQ+0x30>)
 800a968:	2101      	movs	r1, #1
 800a96a:	4091      	lsls	r1, r2
 800a96c:	000a      	movs	r2, r1
 800a96e:	601a      	str	r2, [r3, #0]
}
 800a970:	46c0      	nop			@ (mov r8, r8)
 800a972:	46bd      	mov	sp, r7
 800a974:	b002      	add	sp, #8
 800a976:	bd80      	pop	{r7, pc}
 800a978:	e000e100 	.word	0xe000e100

0800a97c <__NVIC_SetPriority>:
{
 800a97c:	b590      	push	{r4, r7, lr}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
 800a982:	0002      	movs	r2, r0
 800a984:	6039      	str	r1, [r7, #0]
 800a986:	1dfb      	adds	r3, r7, #7
 800a988:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a98a:	1dfb      	adds	r3, r7, #7
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a990:	d828      	bhi.n	800a9e4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a992:	4a2f      	ldr	r2, [pc, #188]	@ (800aa50 <__NVIC_SetPriority+0xd4>)
 800a994:	1dfb      	adds	r3, r7, #7
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	b25b      	sxtb	r3, r3
 800a99a:	089b      	lsrs	r3, r3, #2
 800a99c:	33c0      	adds	r3, #192	@ 0xc0
 800a99e:	009b      	lsls	r3, r3, #2
 800a9a0:	589b      	ldr	r3, [r3, r2]
 800a9a2:	1dfa      	adds	r2, r7, #7
 800a9a4:	7812      	ldrb	r2, [r2, #0]
 800a9a6:	0011      	movs	r1, r2
 800a9a8:	2203      	movs	r2, #3
 800a9aa:	400a      	ands	r2, r1
 800a9ac:	00d2      	lsls	r2, r2, #3
 800a9ae:	21ff      	movs	r1, #255	@ 0xff
 800a9b0:	4091      	lsls	r1, r2
 800a9b2:	000a      	movs	r2, r1
 800a9b4:	43d2      	mvns	r2, r2
 800a9b6:	401a      	ands	r2, r3
 800a9b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	019b      	lsls	r3, r3, #6
 800a9be:	22ff      	movs	r2, #255	@ 0xff
 800a9c0:	401a      	ands	r2, r3
 800a9c2:	1dfb      	adds	r3, r7, #7
 800a9c4:	781b      	ldrb	r3, [r3, #0]
 800a9c6:	0018      	movs	r0, r3
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	4003      	ands	r3, r0
 800a9cc:	00db      	lsls	r3, r3, #3
 800a9ce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a9d0:	481f      	ldr	r0, [pc, #124]	@ (800aa50 <__NVIC_SetPriority+0xd4>)
 800a9d2:	1dfb      	adds	r3, r7, #7
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	b25b      	sxtb	r3, r3
 800a9d8:	089b      	lsrs	r3, r3, #2
 800a9da:	430a      	orrs	r2, r1
 800a9dc:	33c0      	adds	r3, #192	@ 0xc0
 800a9de:	009b      	lsls	r3, r3, #2
 800a9e0:	501a      	str	r2, [r3, r0]
}
 800a9e2:	e031      	b.n	800aa48 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a9e4:	4a1b      	ldr	r2, [pc, #108]	@ (800aa54 <__NVIC_SetPriority+0xd8>)
 800a9e6:	1dfb      	adds	r3, r7, #7
 800a9e8:	781b      	ldrb	r3, [r3, #0]
 800a9ea:	0019      	movs	r1, r3
 800a9ec:	230f      	movs	r3, #15
 800a9ee:	400b      	ands	r3, r1
 800a9f0:	3b08      	subs	r3, #8
 800a9f2:	089b      	lsrs	r3, r3, #2
 800a9f4:	3306      	adds	r3, #6
 800a9f6:	009b      	lsls	r3, r3, #2
 800a9f8:	18d3      	adds	r3, r2, r3
 800a9fa:	3304      	adds	r3, #4
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	1dfa      	adds	r2, r7, #7
 800aa00:	7812      	ldrb	r2, [r2, #0]
 800aa02:	0011      	movs	r1, r2
 800aa04:	2203      	movs	r2, #3
 800aa06:	400a      	ands	r2, r1
 800aa08:	00d2      	lsls	r2, r2, #3
 800aa0a:	21ff      	movs	r1, #255	@ 0xff
 800aa0c:	4091      	lsls	r1, r2
 800aa0e:	000a      	movs	r2, r1
 800aa10:	43d2      	mvns	r2, r2
 800aa12:	401a      	ands	r2, r3
 800aa14:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	019b      	lsls	r3, r3, #6
 800aa1a:	22ff      	movs	r2, #255	@ 0xff
 800aa1c:	401a      	ands	r2, r3
 800aa1e:	1dfb      	adds	r3, r7, #7
 800aa20:	781b      	ldrb	r3, [r3, #0]
 800aa22:	0018      	movs	r0, r3
 800aa24:	2303      	movs	r3, #3
 800aa26:	4003      	ands	r3, r0
 800aa28:	00db      	lsls	r3, r3, #3
 800aa2a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800aa2c:	4809      	ldr	r0, [pc, #36]	@ (800aa54 <__NVIC_SetPriority+0xd8>)
 800aa2e:	1dfb      	adds	r3, r7, #7
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	001c      	movs	r4, r3
 800aa34:	230f      	movs	r3, #15
 800aa36:	4023      	ands	r3, r4
 800aa38:	3b08      	subs	r3, #8
 800aa3a:	089b      	lsrs	r3, r3, #2
 800aa3c:	430a      	orrs	r2, r1
 800aa3e:	3306      	adds	r3, #6
 800aa40:	009b      	lsls	r3, r3, #2
 800aa42:	18c3      	adds	r3, r0, r3
 800aa44:	3304      	adds	r3, #4
 800aa46:	601a      	str	r2, [r3, #0]
}
 800aa48:	46c0      	nop			@ (mov r8, r8)
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	b003      	add	sp, #12
 800aa4e:	bd90      	pop	{r4, r7, pc}
 800aa50:	e000e100 	.word	0xe000e100
 800aa54:	e000ed00 	.word	0xe000ed00

0800aa58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b082      	sub	sp, #8
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	1e5a      	subs	r2, r3, #1
 800aa64:	2380      	movs	r3, #128	@ 0x80
 800aa66:	045b      	lsls	r3, r3, #17
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	d301      	bcc.n	800aa70 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e010      	b.n	800aa92 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800aa70:	4b0a      	ldr	r3, [pc, #40]	@ (800aa9c <SysTick_Config+0x44>)
 800aa72:	687a      	ldr	r2, [r7, #4]
 800aa74:	3a01      	subs	r2, #1
 800aa76:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800aa78:	2301      	movs	r3, #1
 800aa7a:	425b      	negs	r3, r3
 800aa7c:	2103      	movs	r1, #3
 800aa7e:	0018      	movs	r0, r3
 800aa80:	f7ff ff7c 	bl	800a97c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800aa84:	4b05      	ldr	r3, [pc, #20]	@ (800aa9c <SysTick_Config+0x44>)
 800aa86:	2200      	movs	r2, #0
 800aa88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800aa8a:	4b04      	ldr	r3, [pc, #16]	@ (800aa9c <SysTick_Config+0x44>)
 800aa8c:	2207      	movs	r2, #7
 800aa8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	0018      	movs	r0, r3
 800aa94:	46bd      	mov	sp, r7
 800aa96:	b002      	add	sp, #8
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	46c0      	nop			@ (mov r8, r8)
 800aa9c:	e000e010 	.word	0xe000e010

0800aaa0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b084      	sub	sp, #16
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	60b9      	str	r1, [r7, #8]
 800aaa8:	607a      	str	r2, [r7, #4]
 800aaaa:	210f      	movs	r1, #15
 800aaac:	187b      	adds	r3, r7, r1
 800aaae:	1c02      	adds	r2, r0, #0
 800aab0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800aab2:	68ba      	ldr	r2, [r7, #8]
 800aab4:	187b      	adds	r3, r7, r1
 800aab6:	781b      	ldrb	r3, [r3, #0]
 800aab8:	b25b      	sxtb	r3, r3
 800aaba:	0011      	movs	r1, r2
 800aabc:	0018      	movs	r0, r3
 800aabe:	f7ff ff5d 	bl	800a97c <__NVIC_SetPriority>
}
 800aac2:	46c0      	nop			@ (mov r8, r8)
 800aac4:	46bd      	mov	sp, r7
 800aac6:	b004      	add	sp, #16
 800aac8:	bd80      	pop	{r7, pc}

0800aaca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800aaca:	b580      	push	{r7, lr}
 800aacc:	b082      	sub	sp, #8
 800aace:	af00      	add	r7, sp, #0
 800aad0:	0002      	movs	r2, r0
 800aad2:	1dfb      	adds	r3, r7, #7
 800aad4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800aad6:	1dfb      	adds	r3, r7, #7
 800aad8:	781b      	ldrb	r3, [r3, #0]
 800aada:	b25b      	sxtb	r3, r3
 800aadc:	0018      	movs	r0, r3
 800aade:	f7ff ff33 	bl	800a948 <__NVIC_EnableIRQ>
}
 800aae2:	46c0      	nop			@ (mov r8, r8)
 800aae4:	46bd      	mov	sp, r7
 800aae6:	b002      	add	sp, #8
 800aae8:	bd80      	pop	{r7, pc}

0800aaea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800aaea:	b580      	push	{r7, lr}
 800aaec:	b082      	sub	sp, #8
 800aaee:	af00      	add	r7, sp, #0
 800aaf0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	0018      	movs	r0, r3
 800aaf6:	f7ff ffaf 	bl	800aa58 <SysTick_Config>
 800aafa:	0003      	movs	r3, r0
}
 800aafc:	0018      	movs	r0, r3
 800aafe:	46bd      	mov	sp, r7
 800ab00:	b002      	add	sp, #8
 800ab02:	bd80      	pop	{r7, pc}

0800ab04 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b082      	sub	sp, #8
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d101      	bne.n	800ab16 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800ab12:	2301      	movs	r3, #1
 800ab14:	e091      	b.n	800ac3a <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	001a      	movs	r2, r3
 800ab1c:	4b49      	ldr	r3, [pc, #292]	@ (800ac44 <HAL_DMA_Init+0x140>)
 800ab1e:	429a      	cmp	r2, r3
 800ab20:	d810      	bhi.n	800ab44 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	4a48      	ldr	r2, [pc, #288]	@ (800ac48 <HAL_DMA_Init+0x144>)
 800ab28:	4694      	mov	ip, r2
 800ab2a:	4463      	add	r3, ip
 800ab2c:	2114      	movs	r1, #20
 800ab2e:	0018      	movs	r0, r3
 800ab30:	f7fb fb4c 	bl	80061cc <__udivsi3>
 800ab34:	0003      	movs	r3, r0
 800ab36:	009a      	lsls	r2, r3, #2
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	4a43      	ldr	r2, [pc, #268]	@ (800ac4c <HAL_DMA_Init+0x148>)
 800ab40:	641a      	str	r2, [r3, #64]	@ 0x40
 800ab42:	e00f      	b.n	800ab64 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	4a41      	ldr	r2, [pc, #260]	@ (800ac50 <HAL_DMA_Init+0x14c>)
 800ab4a:	4694      	mov	ip, r2
 800ab4c:	4463      	add	r3, ip
 800ab4e:	2114      	movs	r1, #20
 800ab50:	0018      	movs	r0, r3
 800ab52:	f7fb fb3b 	bl	80061cc <__udivsi3>
 800ab56:	0003      	movs	r3, r0
 800ab58:	009a      	lsls	r2, r3, #2
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	4a3c      	ldr	r2, [pc, #240]	@ (800ac54 <HAL_DMA_Init+0x150>)
 800ab62:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2225      	movs	r2, #37	@ 0x25
 800ab68:	2102      	movs	r1, #2
 800ab6a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4938      	ldr	r1, [pc, #224]	@ (800ac58 <HAL_DMA_Init+0x154>)
 800ab78:	400a      	ands	r2, r1
 800ab7a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	6819      	ldr	r1, [r3, #0]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	689a      	ldr	r2, [r3, #8]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	68db      	ldr	r3, [r3, #12]
 800ab8a:	431a      	orrs	r2, r3
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	691b      	ldr	r3, [r3, #16]
 800ab90:	431a      	orrs	r2, r3
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	695b      	ldr	r3, [r3, #20]
 800ab96:	431a      	orrs	r2, r3
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	699b      	ldr	r3, [r3, #24]
 800ab9c:	431a      	orrs	r2, r3
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	69db      	ldr	r3, [r3, #28]
 800aba2:	431a      	orrs	r2, r3
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	6a1b      	ldr	r3, [r3, #32]
 800aba8:	431a      	orrs	r2, r3
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	430a      	orrs	r2, r1
 800abb0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	0018      	movs	r0, r3
 800abb6:	f000 f9d7 	bl	800af68 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	689a      	ldr	r2, [r3, #8]
 800abbe:	2380      	movs	r3, #128	@ 0x80
 800abc0:	01db      	lsls	r3, r3, #7
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d102      	bne.n	800abcc <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2200      	movs	r2, #0
 800abca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	685a      	ldr	r2, [r3, #4]
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abd4:	217f      	movs	r1, #127	@ 0x7f
 800abd6:	400a      	ands	r2, r1
 800abd8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abde:	687a      	ldr	r2, [r7, #4]
 800abe0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800abe2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d011      	beq.n	800ac10 <HAL_DMA_Init+0x10c>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	2b04      	cmp	r3, #4
 800abf2:	d80d      	bhi.n	800ac10 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	0018      	movs	r0, r3
 800abf8:	f000 fa00 	bl	800affc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac00:	2200      	movs	r2, #0
 800ac02:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac08:	687a      	ldr	r2, [r7, #4]
 800ac0a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ac0c:	605a      	str	r2, [r3, #4]
 800ac0e:	e008      	b.n	800ac22 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2200      	movs	r2, #0
 800ac26:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2225      	movs	r2, #37	@ 0x25
 800ac2c:	2101      	movs	r1, #1
 800ac2e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2224      	movs	r2, #36	@ 0x24
 800ac34:	2100      	movs	r1, #0
 800ac36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ac38:	2300      	movs	r3, #0
}
 800ac3a:	0018      	movs	r0, r3
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	b002      	add	sp, #8
 800ac40:	bd80      	pop	{r7, pc}
 800ac42:	46c0      	nop			@ (mov r8, r8)
 800ac44:	40020407 	.word	0x40020407
 800ac48:	bffdfff8 	.word	0xbffdfff8
 800ac4c:	40020000 	.word	0x40020000
 800ac50:	bffdfbf8 	.word	0xbffdfbf8
 800ac54:	40020400 	.word	0x40020400
 800ac58:	ffff800f 	.word	0xffff800f

0800ac5c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b086      	sub	sp, #24
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	60f8      	str	r0, [r7, #12]
 800ac64:	60b9      	str	r1, [r7, #8]
 800ac66:	607a      	str	r2, [r7, #4]
 800ac68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ac6a:	2317      	movs	r3, #23
 800ac6c:	18fb      	adds	r3, r7, r3
 800ac6e:	2200      	movs	r2, #0
 800ac70:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	2224      	movs	r2, #36	@ 0x24
 800ac76:	5c9b      	ldrb	r3, [r3, r2]
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d101      	bne.n	800ac80 <HAL_DMA_Start_IT+0x24>
 800ac7c:	2302      	movs	r3, #2
 800ac7e:	e06f      	b.n	800ad60 <HAL_DMA_Start_IT+0x104>
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	2224      	movs	r2, #36	@ 0x24
 800ac84:	2101      	movs	r1, #1
 800ac86:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2225      	movs	r2, #37	@ 0x25
 800ac8c:	5c9b      	ldrb	r3, [r3, r2]
 800ac8e:	b2db      	uxtb	r3, r3
 800ac90:	2b01      	cmp	r3, #1
 800ac92:	d157      	bne.n	800ad44 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2225      	movs	r2, #37	@ 0x25
 800ac98:	2102      	movs	r1, #2
 800ac9a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	681a      	ldr	r2, [r3, #0]
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	2101      	movs	r1, #1
 800acae:	438a      	bics	r2, r1
 800acb0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	687a      	ldr	r2, [r7, #4]
 800acb6:	68b9      	ldr	r1, [r7, #8]
 800acb8:	68f8      	ldr	r0, [r7, #12]
 800acba:	f000 f919 	bl	800aef0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d008      	beq.n	800acd8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	681a      	ldr	r2, [r3, #0]
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	210e      	movs	r1, #14
 800acd2:	430a      	orrs	r2, r1
 800acd4:	601a      	str	r2, [r3, #0]
 800acd6:	e00f      	b.n	800acf8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	681a      	ldr	r2, [r3, #0]
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	2104      	movs	r1, #4
 800ace4:	438a      	bics	r2, r1
 800ace6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	681a      	ldr	r2, [r3, #0]
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	210a      	movs	r1, #10
 800acf4:	430a      	orrs	r2, r1
 800acf6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	2380      	movs	r3, #128	@ 0x80
 800ad00:	025b      	lsls	r3, r3, #9
 800ad02:	4013      	ands	r3, r2
 800ad04:	d008      	beq.n	800ad18 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad0a:	681a      	ldr	r2, [r3, #0]
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad10:	2180      	movs	r1, #128	@ 0x80
 800ad12:	0049      	lsls	r1, r1, #1
 800ad14:	430a      	orrs	r2, r1
 800ad16:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d008      	beq.n	800ad32 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad24:	681a      	ldr	r2, [r3, #0]
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad2a:	2180      	movs	r1, #128	@ 0x80
 800ad2c:	0049      	lsls	r1, r1, #1
 800ad2e:	430a      	orrs	r2, r1
 800ad30:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	681a      	ldr	r2, [r3, #0]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	2101      	movs	r1, #1
 800ad3e:	430a      	orrs	r2, r1
 800ad40:	601a      	str	r2, [r3, #0]
 800ad42:	e00a      	b.n	800ad5a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2280      	movs	r2, #128	@ 0x80
 800ad48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2224      	movs	r2, #36	@ 0x24
 800ad4e:	2100      	movs	r1, #0
 800ad50:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800ad52:	2317      	movs	r3, #23
 800ad54:	18fb      	adds	r3, r7, r3
 800ad56:	2201      	movs	r2, #1
 800ad58:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800ad5a:	2317      	movs	r3, #23
 800ad5c:	18fb      	adds	r3, r7, r3
 800ad5e:	781b      	ldrb	r3, [r3, #0]
}
 800ad60:	0018      	movs	r0, r3
 800ad62:	46bd      	mov	sp, r7
 800ad64:	b006      	add	sp, #24
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b084      	sub	sp, #16
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad84:	221c      	movs	r2, #28
 800ad86:	4013      	ands	r3, r2
 800ad88:	2204      	movs	r2, #4
 800ad8a:	409a      	lsls	r2, r3
 800ad8c:	0013      	movs	r3, r2
 800ad8e:	68fa      	ldr	r2, [r7, #12]
 800ad90:	4013      	ands	r3, r2
 800ad92:	d026      	beq.n	800ade2 <HAL_DMA_IRQHandler+0x7a>
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	2204      	movs	r2, #4
 800ad98:	4013      	ands	r3, r2
 800ad9a:	d022      	beq.n	800ade2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	2220      	movs	r2, #32
 800ada4:	4013      	ands	r3, r2
 800ada6:	d107      	bne.n	800adb8 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	681a      	ldr	r2, [r3, #0]
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	2104      	movs	r1, #4
 800adb4:	438a      	bics	r2, r1
 800adb6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adbc:	221c      	movs	r2, #28
 800adbe:	401a      	ands	r2, r3
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adc4:	2104      	movs	r1, #4
 800adc6:	4091      	lsls	r1, r2
 800adc8:	000a      	movs	r2, r1
 800adca:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800add0:	2b00      	cmp	r3, #0
 800add2:	d100      	bne.n	800add6 <HAL_DMA_IRQHandler+0x6e>
 800add4:	e080      	b.n	800aed8 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adda:	687a      	ldr	r2, [r7, #4]
 800addc:	0010      	movs	r0, r2
 800adde:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800ade0:	e07a      	b.n	800aed8 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ade6:	221c      	movs	r2, #28
 800ade8:	4013      	ands	r3, r2
 800adea:	2202      	movs	r2, #2
 800adec:	409a      	lsls	r2, r3
 800adee:	0013      	movs	r3, r2
 800adf0:	68fa      	ldr	r2, [r7, #12]
 800adf2:	4013      	ands	r3, r2
 800adf4:	d03c      	beq.n	800ae70 <HAL_DMA_IRQHandler+0x108>
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	2202      	movs	r2, #2
 800adfa:	4013      	ands	r3, r2
 800adfc:	d038      	beq.n	800ae70 <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	2220      	movs	r2, #32
 800ae06:	4013      	ands	r3, r2
 800ae08:	d10b      	bne.n	800ae22 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	681a      	ldr	r2, [r3, #0]
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	210a      	movs	r1, #10
 800ae16:	438a      	bics	r2, r1
 800ae18:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2225      	movs	r2, #37	@ 0x25
 800ae1e:	2101      	movs	r1, #1
 800ae20:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	001a      	movs	r2, r3
 800ae28:	4b2e      	ldr	r3, [pc, #184]	@ (800aee4 <HAL_DMA_IRQHandler+0x17c>)
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d909      	bls.n	800ae42 <HAL_DMA_IRQHandler+0xda>
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae32:	221c      	movs	r2, #28
 800ae34:	401a      	ands	r2, r3
 800ae36:	4b2c      	ldr	r3, [pc, #176]	@ (800aee8 <HAL_DMA_IRQHandler+0x180>)
 800ae38:	2102      	movs	r1, #2
 800ae3a:	4091      	lsls	r1, r2
 800ae3c:	000a      	movs	r2, r1
 800ae3e:	605a      	str	r2, [r3, #4]
 800ae40:	e008      	b.n	800ae54 <HAL_DMA_IRQHandler+0xec>
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae46:	221c      	movs	r2, #28
 800ae48:	401a      	ands	r2, r3
 800ae4a:	4b28      	ldr	r3, [pc, #160]	@ (800aeec <HAL_DMA_IRQHandler+0x184>)
 800ae4c:	2102      	movs	r1, #2
 800ae4e:	4091      	lsls	r1, r2
 800ae50:	000a      	movs	r2, r1
 800ae52:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2224      	movs	r2, #36	@ 0x24
 800ae58:	2100      	movs	r1, #0
 800ae5a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d039      	beq.n	800aed8 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae68:	687a      	ldr	r2, [r7, #4]
 800ae6a:	0010      	movs	r0, r2
 800ae6c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800ae6e:	e033      	b.n	800aed8 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae74:	221c      	movs	r2, #28
 800ae76:	4013      	ands	r3, r2
 800ae78:	2208      	movs	r2, #8
 800ae7a:	409a      	lsls	r2, r3
 800ae7c:	0013      	movs	r3, r2
 800ae7e:	68fa      	ldr	r2, [r7, #12]
 800ae80:	4013      	ands	r3, r2
 800ae82:	d02a      	beq.n	800aeda <HAL_DMA_IRQHandler+0x172>
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	2208      	movs	r2, #8
 800ae88:	4013      	ands	r3, r2
 800ae8a:	d026      	beq.n	800aeda <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	210e      	movs	r1, #14
 800ae98:	438a      	bics	r2, r1
 800ae9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aea0:	221c      	movs	r2, #28
 800aea2:	401a      	ands	r2, r3
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aea8:	2101      	movs	r1, #1
 800aeaa:	4091      	lsls	r1, r2
 800aeac:	000a      	movs	r2, r1
 800aeae:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2225      	movs	r2, #37	@ 0x25
 800aeba:	2101      	movs	r1, #1
 800aebc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2224      	movs	r2, #36	@ 0x24
 800aec2:	2100      	movs	r1, #0
 800aec4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d005      	beq.n	800aeda <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	0010      	movs	r0, r2
 800aed6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800aed8:	46c0      	nop			@ (mov r8, r8)
 800aeda:	46c0      	nop			@ (mov r8, r8)
}
 800aedc:	46bd      	mov	sp, r7
 800aede:	b004      	add	sp, #16
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	46c0      	nop			@ (mov r8, r8)
 800aee4:	40020080 	.word	0x40020080
 800aee8:	40020400 	.word	0x40020400
 800aeec:	40020000 	.word	0x40020000

0800aef0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b084      	sub	sp, #16
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	60f8      	str	r0, [r7, #12]
 800aef8:	60b9      	str	r1, [r7, #8]
 800aefa:	607a      	str	r2, [r7, #4]
 800aefc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af02:	68fa      	ldr	r2, [r7, #12]
 800af04:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800af06:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d004      	beq.n	800af1a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af14:	68fa      	ldr	r2, [r7, #12]
 800af16:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800af18:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af1e:	221c      	movs	r2, #28
 800af20:	401a      	ands	r2, r3
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af26:	2101      	movs	r1, #1
 800af28:	4091      	lsls	r1, r2
 800af2a:	000a      	movs	r2, r1
 800af2c:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	683a      	ldr	r2, [r7, #0]
 800af34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	689b      	ldr	r3, [r3, #8]
 800af3a:	2b10      	cmp	r3, #16
 800af3c:	d108      	bne.n	800af50 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	687a      	ldr	r2, [r7, #4]
 800af44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	68ba      	ldr	r2, [r7, #8]
 800af4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800af4e:	e007      	b.n	800af60 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	68ba      	ldr	r2, [r7, #8]
 800af56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	60da      	str	r2, [r3, #12]
}
 800af60:	46c0      	nop			@ (mov r8, r8)
 800af62:	46bd      	mov	sp, r7
 800af64:	b004      	add	sp, #16
 800af66:	bd80      	pop	{r7, pc}

0800af68 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b084      	sub	sp, #16
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	001a      	movs	r2, r3
 800af76:	4b1d      	ldr	r3, [pc, #116]	@ (800afec <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800af78:	429a      	cmp	r2, r3
 800af7a:	d814      	bhi.n	800afa6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af80:	089b      	lsrs	r3, r3, #2
 800af82:	009b      	lsls	r3, r3, #2
 800af84:	4a1a      	ldr	r2, [pc, #104]	@ (800aff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800af86:	189a      	adds	r2, r3, r2
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	001a      	movs	r2, r3
 800af92:	23ff      	movs	r3, #255	@ 0xff
 800af94:	4013      	ands	r3, r2
 800af96:	3b08      	subs	r3, #8
 800af98:	2114      	movs	r1, #20
 800af9a:	0018      	movs	r0, r3
 800af9c:	f7fb f916 	bl	80061cc <__udivsi3>
 800afa0:	0003      	movs	r3, r0
 800afa2:	60fb      	str	r3, [r7, #12]
 800afa4:	e014      	b.n	800afd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afaa:	089b      	lsrs	r3, r3, #2
 800afac:	009b      	lsls	r3, r3, #2
 800afae:	4a11      	ldr	r2, [pc, #68]	@ (800aff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800afb0:	189a      	adds	r2, r3, r2
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	001a      	movs	r2, r3
 800afbc:	23ff      	movs	r3, #255	@ 0xff
 800afbe:	4013      	ands	r3, r2
 800afc0:	3b08      	subs	r3, #8
 800afc2:	2114      	movs	r1, #20
 800afc4:	0018      	movs	r0, r3
 800afc6:	f7fb f901 	bl	80061cc <__udivsi3>
 800afca:	0003      	movs	r3, r0
 800afcc:	3307      	adds	r3, #7
 800afce:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	4a09      	ldr	r2, [pc, #36]	@ (800aff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 800afd4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	221f      	movs	r2, #31
 800afda:	4013      	ands	r3, r2
 800afdc:	2201      	movs	r2, #1
 800afde:	409a      	lsls	r2, r3
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800afe4:	46c0      	nop			@ (mov r8, r8)
 800afe6:	46bd      	mov	sp, r7
 800afe8:	b004      	add	sp, #16
 800afea:	bd80      	pop	{r7, pc}
 800afec:	40020407 	.word	0x40020407
 800aff0:	40020800 	.word	0x40020800
 800aff4:	4002081c 	.word	0x4002081c
 800aff8:	40020880 	.word	0x40020880

0800affc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b084      	sub	sp, #16
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	227f      	movs	r2, #127	@ 0x7f
 800b00a:	4013      	ands	r3, r2
 800b00c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	4a0a      	ldr	r2, [pc, #40]	@ (800b03c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b012:	4694      	mov	ip, r2
 800b014:	4463      	add	r3, ip
 800b016:	009b      	lsls	r3, r3, #2
 800b018:	001a      	movs	r2, r3
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	4a07      	ldr	r2, [pc, #28]	@ (800b040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b022:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	3b01      	subs	r3, #1
 800b028:	2203      	movs	r2, #3
 800b02a:	4013      	ands	r3, r2
 800b02c:	2201      	movs	r2, #1
 800b02e:	409a      	lsls	r2, r3
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800b034:	46c0      	nop			@ (mov r8, r8)
 800b036:	46bd      	mov	sp, r7
 800b038:	b004      	add	sp, #16
 800b03a:	bd80      	pop	{r7, pc}
 800b03c:	1000823f 	.word	0x1000823f
 800b040:	40020940 	.word	0x40020940

0800b044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b086      	sub	sp, #24
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
 800b04c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b04e:	2300      	movs	r3, #0
 800b050:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b052:	e14d      	b.n	800b2f0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	2101      	movs	r1, #1
 800b05a:	697a      	ldr	r2, [r7, #20]
 800b05c:	4091      	lsls	r1, r2
 800b05e:	000a      	movs	r2, r1
 800b060:	4013      	ands	r3, r2
 800b062:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d100      	bne.n	800b06c <HAL_GPIO_Init+0x28>
 800b06a:	e13e      	b.n	800b2ea <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	2203      	movs	r2, #3
 800b072:	4013      	ands	r3, r2
 800b074:	2b01      	cmp	r3, #1
 800b076:	d005      	beq.n	800b084 <HAL_GPIO_Init+0x40>
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	2203      	movs	r2, #3
 800b07e:	4013      	ands	r3, r2
 800b080:	2b02      	cmp	r3, #2
 800b082:	d130      	bne.n	800b0e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	689b      	ldr	r3, [r3, #8]
 800b088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	005b      	lsls	r3, r3, #1
 800b08e:	2203      	movs	r2, #3
 800b090:	409a      	lsls	r2, r3
 800b092:	0013      	movs	r3, r2
 800b094:	43da      	mvns	r2, r3
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	4013      	ands	r3, r2
 800b09a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	68da      	ldr	r2, [r3, #12]
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	005b      	lsls	r3, r3, #1
 800b0a4:	409a      	lsls	r2, r3
 800b0a6:	0013      	movs	r3, r2
 800b0a8:	693a      	ldr	r2, [r7, #16]
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	693a      	ldr	r2, [r7, #16]
 800b0b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	697b      	ldr	r3, [r7, #20]
 800b0be:	409a      	lsls	r2, r3
 800b0c0:	0013      	movs	r3, r2
 800b0c2:	43da      	mvns	r2, r3
 800b0c4:	693b      	ldr	r3, [r7, #16]
 800b0c6:	4013      	ands	r3, r2
 800b0c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	091b      	lsrs	r3, r3, #4
 800b0d0:	2201      	movs	r2, #1
 800b0d2:	401a      	ands	r2, r3
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	409a      	lsls	r2, r3
 800b0d8:	0013      	movs	r3, r2
 800b0da:	693a      	ldr	r2, [r7, #16]
 800b0dc:	4313      	orrs	r3, r2
 800b0de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	693a      	ldr	r2, [r7, #16]
 800b0e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	685b      	ldr	r3, [r3, #4]
 800b0ea:	2203      	movs	r2, #3
 800b0ec:	4013      	ands	r3, r2
 800b0ee:	2b03      	cmp	r3, #3
 800b0f0:	d017      	beq.n	800b122 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	68db      	ldr	r3, [r3, #12]
 800b0f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	005b      	lsls	r3, r3, #1
 800b0fc:	2203      	movs	r2, #3
 800b0fe:	409a      	lsls	r2, r3
 800b100:	0013      	movs	r3, r2
 800b102:	43da      	mvns	r2, r3
 800b104:	693b      	ldr	r3, [r7, #16]
 800b106:	4013      	ands	r3, r2
 800b108:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	689a      	ldr	r2, [r3, #8]
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	005b      	lsls	r3, r3, #1
 800b112:	409a      	lsls	r2, r3
 800b114:	0013      	movs	r3, r2
 800b116:	693a      	ldr	r2, [r7, #16]
 800b118:	4313      	orrs	r3, r2
 800b11a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	693a      	ldr	r2, [r7, #16]
 800b120:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	685b      	ldr	r3, [r3, #4]
 800b126:	2203      	movs	r2, #3
 800b128:	4013      	ands	r3, r2
 800b12a:	2b02      	cmp	r3, #2
 800b12c:	d123      	bne.n	800b176 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b12e:	697b      	ldr	r3, [r7, #20]
 800b130:	08da      	lsrs	r2, r3, #3
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	3208      	adds	r2, #8
 800b136:	0092      	lsls	r2, r2, #2
 800b138:	58d3      	ldr	r3, [r2, r3]
 800b13a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	2207      	movs	r2, #7
 800b140:	4013      	ands	r3, r2
 800b142:	009b      	lsls	r3, r3, #2
 800b144:	220f      	movs	r2, #15
 800b146:	409a      	lsls	r2, r3
 800b148:	0013      	movs	r3, r2
 800b14a:	43da      	mvns	r2, r3
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	4013      	ands	r3, r2
 800b150:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	691a      	ldr	r2, [r3, #16]
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	2107      	movs	r1, #7
 800b15a:	400b      	ands	r3, r1
 800b15c:	009b      	lsls	r3, r3, #2
 800b15e:	409a      	lsls	r2, r3
 800b160:	0013      	movs	r3, r2
 800b162:	693a      	ldr	r2, [r7, #16]
 800b164:	4313      	orrs	r3, r2
 800b166:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	08da      	lsrs	r2, r3, #3
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	3208      	adds	r2, #8
 800b170:	0092      	lsls	r2, r2, #2
 800b172:	6939      	ldr	r1, [r7, #16]
 800b174:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	005b      	lsls	r3, r3, #1
 800b180:	2203      	movs	r2, #3
 800b182:	409a      	lsls	r2, r3
 800b184:	0013      	movs	r3, r2
 800b186:	43da      	mvns	r2, r3
 800b188:	693b      	ldr	r3, [r7, #16]
 800b18a:	4013      	ands	r3, r2
 800b18c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	685b      	ldr	r3, [r3, #4]
 800b192:	2203      	movs	r2, #3
 800b194:	401a      	ands	r2, r3
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	005b      	lsls	r3, r3, #1
 800b19a:	409a      	lsls	r2, r3
 800b19c:	0013      	movs	r3, r2
 800b19e:	693a      	ldr	r2, [r7, #16]
 800b1a0:	4313      	orrs	r3, r2
 800b1a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	693a      	ldr	r2, [r7, #16]
 800b1a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	685a      	ldr	r2, [r3, #4]
 800b1ae:	23c0      	movs	r3, #192	@ 0xc0
 800b1b0:	029b      	lsls	r3, r3, #10
 800b1b2:	4013      	ands	r3, r2
 800b1b4:	d100      	bne.n	800b1b8 <HAL_GPIO_Init+0x174>
 800b1b6:	e098      	b.n	800b2ea <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800b1b8:	4a53      	ldr	r2, [pc, #332]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	089b      	lsrs	r3, r3, #2
 800b1be:	3318      	adds	r3, #24
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	589b      	ldr	r3, [r3, r2]
 800b1c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	2203      	movs	r2, #3
 800b1ca:	4013      	ands	r3, r2
 800b1cc:	00db      	lsls	r3, r3, #3
 800b1ce:	220f      	movs	r2, #15
 800b1d0:	409a      	lsls	r2, r3
 800b1d2:	0013      	movs	r3, r2
 800b1d4:	43da      	mvns	r2, r3
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	4013      	ands	r3, r2
 800b1da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800b1dc:	687a      	ldr	r2, [r7, #4]
 800b1de:	23a0      	movs	r3, #160	@ 0xa0
 800b1e0:	05db      	lsls	r3, r3, #23
 800b1e2:	429a      	cmp	r2, r3
 800b1e4:	d019      	beq.n	800b21a <HAL_GPIO_Init+0x1d6>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4a48      	ldr	r2, [pc, #288]	@ (800b30c <HAL_GPIO_Init+0x2c8>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	d013      	beq.n	800b216 <HAL_GPIO_Init+0x1d2>
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	4a47      	ldr	r2, [pc, #284]	@ (800b310 <HAL_GPIO_Init+0x2cc>)
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	d00d      	beq.n	800b212 <HAL_GPIO_Init+0x1ce>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	4a46      	ldr	r2, [pc, #280]	@ (800b314 <HAL_GPIO_Init+0x2d0>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d007      	beq.n	800b20e <HAL_GPIO_Init+0x1ca>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	4a45      	ldr	r2, [pc, #276]	@ (800b318 <HAL_GPIO_Init+0x2d4>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d101      	bne.n	800b20a <HAL_GPIO_Init+0x1c6>
 800b206:	2304      	movs	r3, #4
 800b208:	e008      	b.n	800b21c <HAL_GPIO_Init+0x1d8>
 800b20a:	2305      	movs	r3, #5
 800b20c:	e006      	b.n	800b21c <HAL_GPIO_Init+0x1d8>
 800b20e:	2303      	movs	r3, #3
 800b210:	e004      	b.n	800b21c <HAL_GPIO_Init+0x1d8>
 800b212:	2302      	movs	r3, #2
 800b214:	e002      	b.n	800b21c <HAL_GPIO_Init+0x1d8>
 800b216:	2301      	movs	r3, #1
 800b218:	e000      	b.n	800b21c <HAL_GPIO_Init+0x1d8>
 800b21a:	2300      	movs	r3, #0
 800b21c:	697a      	ldr	r2, [r7, #20]
 800b21e:	2103      	movs	r1, #3
 800b220:	400a      	ands	r2, r1
 800b222:	00d2      	lsls	r2, r2, #3
 800b224:	4093      	lsls	r3, r2
 800b226:	693a      	ldr	r2, [r7, #16]
 800b228:	4313      	orrs	r3, r2
 800b22a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800b22c:	4936      	ldr	r1, [pc, #216]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	089b      	lsrs	r3, r3, #2
 800b232:	3318      	adds	r3, #24
 800b234:	009b      	lsls	r3, r3, #2
 800b236:	693a      	ldr	r2, [r7, #16]
 800b238:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b23a:	4b33      	ldr	r3, [pc, #204]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	43da      	mvns	r2, r3
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	4013      	ands	r3, r2
 800b248:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	685a      	ldr	r2, [r3, #4]
 800b24e:	2380      	movs	r3, #128	@ 0x80
 800b250:	035b      	lsls	r3, r3, #13
 800b252:	4013      	ands	r3, r2
 800b254:	d003      	beq.n	800b25e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800b256:	693a      	ldr	r2, [r7, #16]
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	4313      	orrs	r3, r2
 800b25c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b25e:	4b2a      	ldr	r3, [pc, #168]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b260:	693a      	ldr	r2, [r7, #16]
 800b262:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800b264:	4b28      	ldr	r3, [pc, #160]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b266:	685b      	ldr	r3, [r3, #4]
 800b268:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	43da      	mvns	r2, r3
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	4013      	ands	r3, r2
 800b272:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	685a      	ldr	r2, [r3, #4]
 800b278:	2380      	movs	r3, #128	@ 0x80
 800b27a:	039b      	lsls	r3, r3, #14
 800b27c:	4013      	ands	r3, r2
 800b27e:	d003      	beq.n	800b288 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800b280:	693a      	ldr	r2, [r7, #16]
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	4313      	orrs	r3, r2
 800b286:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b288:	4b1f      	ldr	r3, [pc, #124]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b28a:	693a      	ldr	r2, [r7, #16]
 800b28c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800b28e:	4a1e      	ldr	r2, [pc, #120]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b290:	2384      	movs	r3, #132	@ 0x84
 800b292:	58d3      	ldr	r3, [r2, r3]
 800b294:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	43da      	mvns	r2, r3
 800b29a:	693b      	ldr	r3, [r7, #16]
 800b29c:	4013      	ands	r3, r2
 800b29e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	685a      	ldr	r2, [r3, #4]
 800b2a4:	2380      	movs	r3, #128	@ 0x80
 800b2a6:	029b      	lsls	r3, r3, #10
 800b2a8:	4013      	ands	r3, r2
 800b2aa:	d003      	beq.n	800b2b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800b2ac:	693a      	ldr	r2, [r7, #16]
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b2b4:	4914      	ldr	r1, [pc, #80]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b2b6:	2284      	movs	r2, #132	@ 0x84
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800b2bc:	4a12      	ldr	r2, [pc, #72]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b2be:	2380      	movs	r3, #128	@ 0x80
 800b2c0:	58d3      	ldr	r3, [r2, r3]
 800b2c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	43da      	mvns	r2, r3
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	4013      	ands	r3, r2
 800b2cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	685a      	ldr	r2, [r3, #4]
 800b2d2:	2380      	movs	r3, #128	@ 0x80
 800b2d4:	025b      	lsls	r3, r3, #9
 800b2d6:	4013      	ands	r3, r2
 800b2d8:	d003      	beq.n	800b2e2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800b2da:	693a      	ldr	r2, [r7, #16]
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	4313      	orrs	r3, r2
 800b2e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b2e2:	4909      	ldr	r1, [pc, #36]	@ (800b308 <HAL_GPIO_Init+0x2c4>)
 800b2e4:	2280      	movs	r2, #128	@ 0x80
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	3301      	adds	r3, #1
 800b2ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	681a      	ldr	r2, [r3, #0]
 800b2f4:	697b      	ldr	r3, [r7, #20]
 800b2f6:	40da      	lsrs	r2, r3
 800b2f8:	1e13      	subs	r3, r2, #0
 800b2fa:	d000      	beq.n	800b2fe <HAL_GPIO_Init+0x2ba>
 800b2fc:	e6aa      	b.n	800b054 <HAL_GPIO_Init+0x10>
  }
}
 800b2fe:	46c0      	nop			@ (mov r8, r8)
 800b300:	46c0      	nop			@ (mov r8, r8)
 800b302:	46bd      	mov	sp, r7
 800b304:	b006      	add	sp, #24
 800b306:	bd80      	pop	{r7, pc}
 800b308:	40021800 	.word	0x40021800
 800b30c:	50000400 	.word	0x50000400
 800b310:	50000800 	.word	0x50000800
 800b314:	50000c00 	.word	0x50000c00
 800b318:	50001000 	.word	0x50001000

0800b31c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b084      	sub	sp, #16
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
 800b324:	000a      	movs	r2, r1
 800b326:	1cbb      	adds	r3, r7, #2
 800b328:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	691b      	ldr	r3, [r3, #16]
 800b32e:	1cba      	adds	r2, r7, #2
 800b330:	8812      	ldrh	r2, [r2, #0]
 800b332:	4013      	ands	r3, r2
 800b334:	d004      	beq.n	800b340 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800b336:	230f      	movs	r3, #15
 800b338:	18fb      	adds	r3, r7, r3
 800b33a:	2201      	movs	r2, #1
 800b33c:	701a      	strb	r2, [r3, #0]
 800b33e:	e003      	b.n	800b348 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b340:	230f      	movs	r3, #15
 800b342:	18fb      	adds	r3, r7, r3
 800b344:	2200      	movs	r2, #0
 800b346:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800b348:	230f      	movs	r3, #15
 800b34a:	18fb      	adds	r3, r7, r3
 800b34c:	781b      	ldrb	r3, [r3, #0]
}
 800b34e:	0018      	movs	r0, r3
 800b350:	46bd      	mov	sp, r7
 800b352:	b004      	add	sp, #16
 800b354:	bd80      	pop	{r7, pc}

0800b356 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b356:	b580      	push	{r7, lr}
 800b358:	b082      	sub	sp, #8
 800b35a:	af00      	add	r7, sp, #0
 800b35c:	6078      	str	r0, [r7, #4]
 800b35e:	0008      	movs	r0, r1
 800b360:	0011      	movs	r1, r2
 800b362:	1cbb      	adds	r3, r7, #2
 800b364:	1c02      	adds	r2, r0, #0
 800b366:	801a      	strh	r2, [r3, #0]
 800b368:	1c7b      	adds	r3, r7, #1
 800b36a:	1c0a      	adds	r2, r1, #0
 800b36c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b36e:	1c7b      	adds	r3, r7, #1
 800b370:	781b      	ldrb	r3, [r3, #0]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d004      	beq.n	800b380 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b376:	1cbb      	adds	r3, r7, #2
 800b378:	881a      	ldrh	r2, [r3, #0]
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b37e:	e003      	b.n	800b388 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b380:	1cbb      	adds	r3, r7, #2
 800b382:	881a      	ldrh	r2, [r3, #0]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b388:	46c0      	nop			@ (mov r8, r8)
 800b38a:	46bd      	mov	sp, r7
 800b38c:	b002      	add	sp, #8
 800b38e:	bd80      	pop	{r7, pc}

0800b390 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d101      	bne.n	800b3a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b39e:	2301      	movs	r3, #1
 800b3a0:	e08f      	b.n	800b4c2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2241      	movs	r2, #65	@ 0x41
 800b3a6:	5c9b      	ldrb	r3, [r3, r2]
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d107      	bne.n	800b3be <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2240      	movs	r2, #64	@ 0x40
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	0018      	movs	r0, r3
 800b3ba:	f7fe f831 	bl	8009420 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2241      	movs	r2, #65	@ 0x41
 800b3c2:	2124      	movs	r1, #36	@ 0x24
 800b3c4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	2101      	movs	r1, #1
 800b3d2:	438a      	bics	r2, r1
 800b3d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	685a      	ldr	r2, [r3, #4]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	493b      	ldr	r1, [pc, #236]	@ (800b4cc <HAL_I2C_Init+0x13c>)
 800b3e0:	400a      	ands	r2, r1
 800b3e2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	689a      	ldr	r2, [r3, #8]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	4938      	ldr	r1, [pc, #224]	@ (800b4d0 <HAL_I2C_Init+0x140>)
 800b3f0:	400a      	ands	r2, r1
 800b3f2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	68db      	ldr	r3, [r3, #12]
 800b3f8:	2b01      	cmp	r3, #1
 800b3fa:	d108      	bne.n	800b40e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	689a      	ldr	r2, [r3, #8]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	2180      	movs	r1, #128	@ 0x80
 800b406:	0209      	lsls	r1, r1, #8
 800b408:	430a      	orrs	r2, r1
 800b40a:	609a      	str	r2, [r3, #8]
 800b40c:	e007      	b.n	800b41e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	689a      	ldr	r2, [r3, #8]
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	2184      	movs	r1, #132	@ 0x84
 800b418:	0209      	lsls	r1, r1, #8
 800b41a:	430a      	orrs	r2, r1
 800b41c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	68db      	ldr	r3, [r3, #12]
 800b422:	2b02      	cmp	r3, #2
 800b424:	d109      	bne.n	800b43a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	685a      	ldr	r2, [r3, #4]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	2180      	movs	r1, #128	@ 0x80
 800b432:	0109      	lsls	r1, r1, #4
 800b434:	430a      	orrs	r2, r1
 800b436:	605a      	str	r2, [r3, #4]
 800b438:	e007      	b.n	800b44a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	685a      	ldr	r2, [r3, #4]
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	4923      	ldr	r1, [pc, #140]	@ (800b4d4 <HAL_I2C_Init+0x144>)
 800b446:	400a      	ands	r2, r1
 800b448:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	685a      	ldr	r2, [r3, #4]
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4920      	ldr	r1, [pc, #128]	@ (800b4d8 <HAL_I2C_Init+0x148>)
 800b456:	430a      	orrs	r2, r1
 800b458:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	68da      	ldr	r2, [r3, #12]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	491a      	ldr	r1, [pc, #104]	@ (800b4d0 <HAL_I2C_Init+0x140>)
 800b466:	400a      	ands	r2, r1
 800b468:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	691a      	ldr	r2, [r3, #16]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	695b      	ldr	r3, [r3, #20]
 800b472:	431a      	orrs	r2, r3
 800b474:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	699b      	ldr	r3, [r3, #24]
 800b47a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	430a      	orrs	r2, r1
 800b482:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	69d9      	ldr	r1, [r3, #28]
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6a1a      	ldr	r2, [r3, #32]
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	430a      	orrs	r2, r1
 800b492:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	2101      	movs	r1, #1
 800b4a0:	430a      	orrs	r2, r1
 800b4a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2241      	movs	r2, #65	@ 0x41
 800b4ae:	2120      	movs	r1, #32
 800b4b0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2242      	movs	r2, #66	@ 0x42
 800b4bc:	2100      	movs	r1, #0
 800b4be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b4c0:	2300      	movs	r3, #0
}
 800b4c2:	0018      	movs	r0, r3
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	b002      	add	sp, #8
 800b4c8:	bd80      	pop	{r7, pc}
 800b4ca:	46c0      	nop			@ (mov r8, r8)
 800b4cc:	f0ffffff 	.word	0xf0ffffff
 800b4d0:	ffff7fff 	.word	0xffff7fff
 800b4d4:	fffff7ff 	.word	0xfffff7ff
 800b4d8:	02008000 	.word	0x02008000

0800b4dc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b4dc:	b590      	push	{r4, r7, lr}
 800b4de:	b089      	sub	sp, #36	@ 0x24
 800b4e0:	af02      	add	r7, sp, #8
 800b4e2:	60f8      	str	r0, [r7, #12]
 800b4e4:	000c      	movs	r4, r1
 800b4e6:	0010      	movs	r0, r2
 800b4e8:	0019      	movs	r1, r3
 800b4ea:	230a      	movs	r3, #10
 800b4ec:	18fb      	adds	r3, r7, r3
 800b4ee:	1c22      	adds	r2, r4, #0
 800b4f0:	801a      	strh	r2, [r3, #0]
 800b4f2:	2308      	movs	r3, #8
 800b4f4:	18fb      	adds	r3, r7, r3
 800b4f6:	1c02      	adds	r2, r0, #0
 800b4f8:	801a      	strh	r2, [r3, #0]
 800b4fa:	1dbb      	adds	r3, r7, #6
 800b4fc:	1c0a      	adds	r2, r1, #0
 800b4fe:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	2241      	movs	r2, #65	@ 0x41
 800b504:	5c9b      	ldrb	r3, [r3, r2]
 800b506:	b2db      	uxtb	r3, r3
 800b508:	2b20      	cmp	r3, #32
 800b50a:	d000      	beq.n	800b50e <HAL_I2C_Mem_Write+0x32>
 800b50c:	e10c      	b.n	800b728 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b50e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b510:	2b00      	cmp	r3, #0
 800b512:	d004      	beq.n	800b51e <HAL_I2C_Mem_Write+0x42>
 800b514:	232c      	movs	r3, #44	@ 0x2c
 800b516:	18fb      	adds	r3, r7, r3
 800b518:	881b      	ldrh	r3, [r3, #0]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d105      	bne.n	800b52a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	2280      	movs	r2, #128	@ 0x80
 800b522:	0092      	lsls	r2, r2, #2
 800b524:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b526:	2301      	movs	r3, #1
 800b528:	e0ff      	b.n	800b72a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	2240      	movs	r2, #64	@ 0x40
 800b52e:	5c9b      	ldrb	r3, [r3, r2]
 800b530:	2b01      	cmp	r3, #1
 800b532:	d101      	bne.n	800b538 <HAL_I2C_Mem_Write+0x5c>
 800b534:	2302      	movs	r3, #2
 800b536:	e0f8      	b.n	800b72a <HAL_I2C_Mem_Write+0x24e>
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	2240      	movs	r2, #64	@ 0x40
 800b53c:	2101      	movs	r1, #1
 800b53e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b540:	f7fe f93a 	bl	80097b8 <HAL_GetTick>
 800b544:	0003      	movs	r3, r0
 800b546:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b548:	2380      	movs	r3, #128	@ 0x80
 800b54a:	0219      	lsls	r1, r3, #8
 800b54c:	68f8      	ldr	r0, [r7, #12]
 800b54e:	697b      	ldr	r3, [r7, #20]
 800b550:	9300      	str	r3, [sp, #0]
 800b552:	2319      	movs	r3, #25
 800b554:	2201      	movs	r2, #1
 800b556:	f000 fb0b 	bl	800bb70 <I2C_WaitOnFlagUntilTimeout>
 800b55a:	1e03      	subs	r3, r0, #0
 800b55c:	d001      	beq.n	800b562 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	e0e3      	b.n	800b72a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	2241      	movs	r2, #65	@ 0x41
 800b566:	2121      	movs	r1, #33	@ 0x21
 800b568:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2242      	movs	r2, #66	@ 0x42
 800b56e:	2140      	movs	r1, #64	@ 0x40
 800b570:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	2200      	movs	r2, #0
 800b576:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b57c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	222c      	movs	r2, #44	@ 0x2c
 800b582:	18ba      	adds	r2, r7, r2
 800b584:	8812      	ldrh	r2, [r2, #0]
 800b586:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	2200      	movs	r2, #0
 800b58c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b58e:	1dbb      	adds	r3, r7, #6
 800b590:	881c      	ldrh	r4, [r3, #0]
 800b592:	2308      	movs	r3, #8
 800b594:	18fb      	adds	r3, r7, r3
 800b596:	881a      	ldrh	r2, [r3, #0]
 800b598:	230a      	movs	r3, #10
 800b59a:	18fb      	adds	r3, r7, r3
 800b59c:	8819      	ldrh	r1, [r3, #0]
 800b59e:	68f8      	ldr	r0, [r7, #12]
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	9301      	str	r3, [sp, #4]
 800b5a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5a6:	9300      	str	r3, [sp, #0]
 800b5a8:	0023      	movs	r3, r4
 800b5aa:	f000 f9f9 	bl	800b9a0 <I2C_RequestMemoryWrite>
 800b5ae:	1e03      	subs	r3, r0, #0
 800b5b0:	d005      	beq.n	800b5be <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2240      	movs	r2, #64	@ 0x40
 800b5b6:	2100      	movs	r1, #0
 800b5b8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	e0b5      	b.n	800b72a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5c2:	b29b      	uxth	r3, r3
 800b5c4:	2bff      	cmp	r3, #255	@ 0xff
 800b5c6:	d911      	bls.n	800b5ec <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	22ff      	movs	r2, #255	@ 0xff
 800b5cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5d2:	b2da      	uxtb	r2, r3
 800b5d4:	2380      	movs	r3, #128	@ 0x80
 800b5d6:	045c      	lsls	r4, r3, #17
 800b5d8:	230a      	movs	r3, #10
 800b5da:	18fb      	adds	r3, r7, r3
 800b5dc:	8819      	ldrh	r1, [r3, #0]
 800b5de:	68f8      	ldr	r0, [r7, #12]
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	9300      	str	r3, [sp, #0]
 800b5e4:	0023      	movs	r3, r4
 800b5e6:	f000 fc9d 	bl	800bf24 <I2C_TransferConfig>
 800b5ea:	e012      	b.n	800b612 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5f0:	b29a      	uxth	r2, r3
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5fa:	b2da      	uxtb	r2, r3
 800b5fc:	2380      	movs	r3, #128	@ 0x80
 800b5fe:	049c      	lsls	r4, r3, #18
 800b600:	230a      	movs	r3, #10
 800b602:	18fb      	adds	r3, r7, r3
 800b604:	8819      	ldrh	r1, [r3, #0]
 800b606:	68f8      	ldr	r0, [r7, #12]
 800b608:	2300      	movs	r3, #0
 800b60a:	9300      	str	r3, [sp, #0]
 800b60c:	0023      	movs	r3, r4
 800b60e:	f000 fc89 	bl	800bf24 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b612:	697a      	ldr	r2, [r7, #20]
 800b614:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	0018      	movs	r0, r3
 800b61a:	f000 fb01 	bl	800bc20 <I2C_WaitOnTXISFlagUntilTimeout>
 800b61e:	1e03      	subs	r3, r0, #0
 800b620:	d001      	beq.n	800b626 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800b622:	2301      	movs	r3, #1
 800b624:	e081      	b.n	800b72a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b62a:	781a      	ldrb	r2, [r3, #0]
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b636:	1c5a      	adds	r2, r3, #1
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b640:	b29b      	uxth	r3, r3
 800b642:	3b01      	subs	r3, #1
 800b644:	b29a      	uxth	r2, r3
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b64e:	3b01      	subs	r3, #1
 800b650:	b29a      	uxth	r2, r3
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b65a:	b29b      	uxth	r3, r3
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d03a      	beq.n	800b6d6 <HAL_I2C_Mem_Write+0x1fa>
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b664:	2b00      	cmp	r3, #0
 800b666:	d136      	bne.n	800b6d6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b668:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b66a:	68f8      	ldr	r0, [r7, #12]
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	9300      	str	r3, [sp, #0]
 800b670:	0013      	movs	r3, r2
 800b672:	2200      	movs	r2, #0
 800b674:	2180      	movs	r1, #128	@ 0x80
 800b676:	f000 fa7b 	bl	800bb70 <I2C_WaitOnFlagUntilTimeout>
 800b67a:	1e03      	subs	r3, r0, #0
 800b67c:	d001      	beq.n	800b682 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800b67e:	2301      	movs	r3, #1
 800b680:	e053      	b.n	800b72a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b686:	b29b      	uxth	r3, r3
 800b688:	2bff      	cmp	r3, #255	@ 0xff
 800b68a:	d911      	bls.n	800b6b0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	22ff      	movs	r2, #255	@ 0xff
 800b690:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b696:	b2da      	uxtb	r2, r3
 800b698:	2380      	movs	r3, #128	@ 0x80
 800b69a:	045c      	lsls	r4, r3, #17
 800b69c:	230a      	movs	r3, #10
 800b69e:	18fb      	adds	r3, r7, r3
 800b6a0:	8819      	ldrh	r1, [r3, #0]
 800b6a2:	68f8      	ldr	r0, [r7, #12]
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	9300      	str	r3, [sp, #0]
 800b6a8:	0023      	movs	r3, r4
 800b6aa:	f000 fc3b 	bl	800bf24 <I2C_TransferConfig>
 800b6ae:	e012      	b.n	800b6d6 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b6b4:	b29a      	uxth	r2, r3
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b6be:	b2da      	uxtb	r2, r3
 800b6c0:	2380      	movs	r3, #128	@ 0x80
 800b6c2:	049c      	lsls	r4, r3, #18
 800b6c4:	230a      	movs	r3, #10
 800b6c6:	18fb      	adds	r3, r7, r3
 800b6c8:	8819      	ldrh	r1, [r3, #0]
 800b6ca:	68f8      	ldr	r0, [r7, #12]
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	9300      	str	r3, [sp, #0]
 800b6d0:	0023      	movs	r3, r4
 800b6d2:	f000 fc27 	bl	800bf24 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b6da:	b29b      	uxth	r3, r3
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d198      	bne.n	800b612 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b6e0:	697a      	ldr	r2, [r7, #20]
 800b6e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	0018      	movs	r0, r3
 800b6e8:	f000 fae0 	bl	800bcac <I2C_WaitOnSTOPFlagUntilTimeout>
 800b6ec:	1e03      	subs	r3, r0, #0
 800b6ee:	d001      	beq.n	800b6f4 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e01a      	b.n	800b72a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	2220      	movs	r2, #32
 800b6fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	685a      	ldr	r2, [r3, #4]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	490b      	ldr	r1, [pc, #44]	@ (800b734 <HAL_I2C_Mem_Write+0x258>)
 800b708:	400a      	ands	r2, r1
 800b70a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	2241      	movs	r2, #65	@ 0x41
 800b710:	2120      	movs	r1, #32
 800b712:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	2242      	movs	r2, #66	@ 0x42
 800b718:	2100      	movs	r1, #0
 800b71a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2240      	movs	r2, #64	@ 0x40
 800b720:	2100      	movs	r1, #0
 800b722:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b724:	2300      	movs	r3, #0
 800b726:	e000      	b.n	800b72a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 800b728:	2302      	movs	r3, #2
  }
}
 800b72a:	0018      	movs	r0, r3
 800b72c:	46bd      	mov	sp, r7
 800b72e:	b007      	add	sp, #28
 800b730:	bd90      	pop	{r4, r7, pc}
 800b732:	46c0      	nop			@ (mov r8, r8)
 800b734:	fe00e800 	.word	0xfe00e800

0800b738 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b738:	b590      	push	{r4, r7, lr}
 800b73a:	b089      	sub	sp, #36	@ 0x24
 800b73c:	af02      	add	r7, sp, #8
 800b73e:	60f8      	str	r0, [r7, #12]
 800b740:	000c      	movs	r4, r1
 800b742:	0010      	movs	r0, r2
 800b744:	0019      	movs	r1, r3
 800b746:	230a      	movs	r3, #10
 800b748:	18fb      	adds	r3, r7, r3
 800b74a:	1c22      	adds	r2, r4, #0
 800b74c:	801a      	strh	r2, [r3, #0]
 800b74e:	2308      	movs	r3, #8
 800b750:	18fb      	adds	r3, r7, r3
 800b752:	1c02      	adds	r2, r0, #0
 800b754:	801a      	strh	r2, [r3, #0]
 800b756:	1dbb      	adds	r3, r7, #6
 800b758:	1c0a      	adds	r2, r1, #0
 800b75a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2241      	movs	r2, #65	@ 0x41
 800b760:	5c9b      	ldrb	r3, [r3, r2]
 800b762:	b2db      	uxtb	r3, r3
 800b764:	2b20      	cmp	r3, #32
 800b766:	d000      	beq.n	800b76a <HAL_I2C_Mem_Read+0x32>
 800b768:	e110      	b.n	800b98c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800b76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d004      	beq.n	800b77a <HAL_I2C_Mem_Read+0x42>
 800b770:	232c      	movs	r3, #44	@ 0x2c
 800b772:	18fb      	adds	r3, r7, r3
 800b774:	881b      	ldrh	r3, [r3, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d105      	bne.n	800b786 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	2280      	movs	r2, #128	@ 0x80
 800b77e:	0092      	lsls	r2, r2, #2
 800b780:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b782:	2301      	movs	r3, #1
 800b784:	e103      	b.n	800b98e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	2240      	movs	r2, #64	@ 0x40
 800b78a:	5c9b      	ldrb	r3, [r3, r2]
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	d101      	bne.n	800b794 <HAL_I2C_Mem_Read+0x5c>
 800b790:	2302      	movs	r3, #2
 800b792:	e0fc      	b.n	800b98e <HAL_I2C_Mem_Read+0x256>
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	2240      	movs	r2, #64	@ 0x40
 800b798:	2101      	movs	r1, #1
 800b79a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b79c:	f7fe f80c 	bl	80097b8 <HAL_GetTick>
 800b7a0:	0003      	movs	r3, r0
 800b7a2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b7a4:	2380      	movs	r3, #128	@ 0x80
 800b7a6:	0219      	lsls	r1, r3, #8
 800b7a8:	68f8      	ldr	r0, [r7, #12]
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	9300      	str	r3, [sp, #0]
 800b7ae:	2319      	movs	r3, #25
 800b7b0:	2201      	movs	r2, #1
 800b7b2:	f000 f9dd 	bl	800bb70 <I2C_WaitOnFlagUntilTimeout>
 800b7b6:	1e03      	subs	r3, r0, #0
 800b7b8:	d001      	beq.n	800b7be <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	e0e7      	b.n	800b98e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	2241      	movs	r2, #65	@ 0x41
 800b7c2:	2122      	movs	r1, #34	@ 0x22
 800b7c4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	2242      	movs	r2, #66	@ 0x42
 800b7ca:	2140      	movs	r1, #64	@ 0x40
 800b7cc:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b7d8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	222c      	movs	r2, #44	@ 0x2c
 800b7de:	18ba      	adds	r2, r7, r2
 800b7e0:	8812      	ldrh	r2, [r2, #0]
 800b7e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b7ea:	1dbb      	adds	r3, r7, #6
 800b7ec:	881c      	ldrh	r4, [r3, #0]
 800b7ee:	2308      	movs	r3, #8
 800b7f0:	18fb      	adds	r3, r7, r3
 800b7f2:	881a      	ldrh	r2, [r3, #0]
 800b7f4:	230a      	movs	r3, #10
 800b7f6:	18fb      	adds	r3, r7, r3
 800b7f8:	8819      	ldrh	r1, [r3, #0]
 800b7fa:	68f8      	ldr	r0, [r7, #12]
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	9301      	str	r3, [sp, #4]
 800b800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b802:	9300      	str	r3, [sp, #0]
 800b804:	0023      	movs	r3, r4
 800b806:	f000 f92f 	bl	800ba68 <I2C_RequestMemoryRead>
 800b80a:	1e03      	subs	r3, r0, #0
 800b80c:	d005      	beq.n	800b81a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	2240      	movs	r2, #64	@ 0x40
 800b812:	2100      	movs	r1, #0
 800b814:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800b816:	2301      	movs	r3, #1
 800b818:	e0b9      	b.n	800b98e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b81e:	b29b      	uxth	r3, r3
 800b820:	2bff      	cmp	r3, #255	@ 0xff
 800b822:	d911      	bls.n	800b848 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	22ff      	movs	r2, #255	@ 0xff
 800b828:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b82e:	b2da      	uxtb	r2, r3
 800b830:	2380      	movs	r3, #128	@ 0x80
 800b832:	045c      	lsls	r4, r3, #17
 800b834:	230a      	movs	r3, #10
 800b836:	18fb      	adds	r3, r7, r3
 800b838:	8819      	ldrh	r1, [r3, #0]
 800b83a:	68f8      	ldr	r0, [r7, #12]
 800b83c:	4b56      	ldr	r3, [pc, #344]	@ (800b998 <HAL_I2C_Mem_Read+0x260>)
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	0023      	movs	r3, r4
 800b842:	f000 fb6f 	bl	800bf24 <I2C_TransferConfig>
 800b846:	e012      	b.n	800b86e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b84c:	b29a      	uxth	r2, r3
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b856:	b2da      	uxtb	r2, r3
 800b858:	2380      	movs	r3, #128	@ 0x80
 800b85a:	049c      	lsls	r4, r3, #18
 800b85c:	230a      	movs	r3, #10
 800b85e:	18fb      	adds	r3, r7, r3
 800b860:	8819      	ldrh	r1, [r3, #0]
 800b862:	68f8      	ldr	r0, [r7, #12]
 800b864:	4b4c      	ldr	r3, [pc, #304]	@ (800b998 <HAL_I2C_Mem_Read+0x260>)
 800b866:	9300      	str	r3, [sp, #0]
 800b868:	0023      	movs	r3, r4
 800b86a:	f000 fb5b 	bl	800bf24 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b86e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b870:	68f8      	ldr	r0, [r7, #12]
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	9300      	str	r3, [sp, #0]
 800b876:	0013      	movs	r3, r2
 800b878:	2200      	movs	r2, #0
 800b87a:	2104      	movs	r1, #4
 800b87c:	f000 f978 	bl	800bb70 <I2C_WaitOnFlagUntilTimeout>
 800b880:	1e03      	subs	r3, r0, #0
 800b882:	d001      	beq.n	800b888 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800b884:	2301      	movs	r3, #1
 800b886:	e082      	b.n	800b98e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b892:	b2d2      	uxtb	r2, r2
 800b894:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b89a:	1c5a      	adds	r2, r3, #1
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8a4:	3b01      	subs	r3, #1
 800b8a6:	b29a      	uxth	r2, r3
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8b0:	b29b      	uxth	r3, r3
 800b8b2:	3b01      	subs	r3, #1
 800b8b4:	b29a      	uxth	r2, r3
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8be:	b29b      	uxth	r3, r3
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d03a      	beq.n	800b93a <HAL_I2C_Mem_Read+0x202>
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d136      	bne.n	800b93a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b8cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	697b      	ldr	r3, [r7, #20]
 800b8d2:	9300      	str	r3, [sp, #0]
 800b8d4:	0013      	movs	r3, r2
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	2180      	movs	r1, #128	@ 0x80
 800b8da:	f000 f949 	bl	800bb70 <I2C_WaitOnFlagUntilTimeout>
 800b8de:	1e03      	subs	r3, r0, #0
 800b8e0:	d001      	beq.n	800b8e6 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800b8e2:	2301      	movs	r3, #1
 800b8e4:	e053      	b.n	800b98e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	2bff      	cmp	r3, #255	@ 0xff
 800b8ee:	d911      	bls.n	800b914 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	22ff      	movs	r2, #255	@ 0xff
 800b8f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8fa:	b2da      	uxtb	r2, r3
 800b8fc:	2380      	movs	r3, #128	@ 0x80
 800b8fe:	045c      	lsls	r4, r3, #17
 800b900:	230a      	movs	r3, #10
 800b902:	18fb      	adds	r3, r7, r3
 800b904:	8819      	ldrh	r1, [r3, #0]
 800b906:	68f8      	ldr	r0, [r7, #12]
 800b908:	2300      	movs	r3, #0
 800b90a:	9300      	str	r3, [sp, #0]
 800b90c:	0023      	movs	r3, r4
 800b90e:	f000 fb09 	bl	800bf24 <I2C_TransferConfig>
 800b912:	e012      	b.n	800b93a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b918:	b29a      	uxth	r2, r3
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b922:	b2da      	uxtb	r2, r3
 800b924:	2380      	movs	r3, #128	@ 0x80
 800b926:	049c      	lsls	r4, r3, #18
 800b928:	230a      	movs	r3, #10
 800b92a:	18fb      	adds	r3, r7, r3
 800b92c:	8819      	ldrh	r1, [r3, #0]
 800b92e:	68f8      	ldr	r0, [r7, #12]
 800b930:	2300      	movs	r3, #0
 800b932:	9300      	str	r3, [sp, #0]
 800b934:	0023      	movs	r3, r4
 800b936:	f000 faf5 	bl	800bf24 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b93e:	b29b      	uxth	r3, r3
 800b940:	2b00      	cmp	r3, #0
 800b942:	d194      	bne.n	800b86e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b944:	697a      	ldr	r2, [r7, #20]
 800b946:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	0018      	movs	r0, r3
 800b94c:	f000 f9ae 	bl	800bcac <I2C_WaitOnSTOPFlagUntilTimeout>
 800b950:	1e03      	subs	r3, r0, #0
 800b952:	d001      	beq.n	800b958 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800b954:	2301      	movs	r3, #1
 800b956:	e01a      	b.n	800b98e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	2220      	movs	r2, #32
 800b95e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	685a      	ldr	r2, [r3, #4]
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	490c      	ldr	r1, [pc, #48]	@ (800b99c <HAL_I2C_Mem_Read+0x264>)
 800b96c:	400a      	ands	r2, r1
 800b96e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2241      	movs	r2, #65	@ 0x41
 800b974:	2120      	movs	r1, #32
 800b976:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	2242      	movs	r2, #66	@ 0x42
 800b97c:	2100      	movs	r1, #0
 800b97e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	2240      	movs	r2, #64	@ 0x40
 800b984:	2100      	movs	r1, #0
 800b986:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b988:	2300      	movs	r3, #0
 800b98a:	e000      	b.n	800b98e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800b98c:	2302      	movs	r3, #2
  }
}
 800b98e:	0018      	movs	r0, r3
 800b990:	46bd      	mov	sp, r7
 800b992:	b007      	add	sp, #28
 800b994:	bd90      	pop	{r4, r7, pc}
 800b996:	46c0      	nop			@ (mov r8, r8)
 800b998:	80002400 	.word	0x80002400
 800b99c:	fe00e800 	.word	0xfe00e800

0800b9a0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b9a0:	b5b0      	push	{r4, r5, r7, lr}
 800b9a2:	b086      	sub	sp, #24
 800b9a4:	af02      	add	r7, sp, #8
 800b9a6:	60f8      	str	r0, [r7, #12]
 800b9a8:	000c      	movs	r4, r1
 800b9aa:	0010      	movs	r0, r2
 800b9ac:	0019      	movs	r1, r3
 800b9ae:	250a      	movs	r5, #10
 800b9b0:	197b      	adds	r3, r7, r5
 800b9b2:	1c22      	adds	r2, r4, #0
 800b9b4:	801a      	strh	r2, [r3, #0]
 800b9b6:	2308      	movs	r3, #8
 800b9b8:	18fb      	adds	r3, r7, r3
 800b9ba:	1c02      	adds	r2, r0, #0
 800b9bc:	801a      	strh	r2, [r3, #0]
 800b9be:	1dbb      	adds	r3, r7, #6
 800b9c0:	1c0a      	adds	r2, r1, #0
 800b9c2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b9c4:	1dbb      	adds	r3, r7, #6
 800b9c6:	881b      	ldrh	r3, [r3, #0]
 800b9c8:	b2da      	uxtb	r2, r3
 800b9ca:	2380      	movs	r3, #128	@ 0x80
 800b9cc:	045c      	lsls	r4, r3, #17
 800b9ce:	197b      	adds	r3, r7, r5
 800b9d0:	8819      	ldrh	r1, [r3, #0]
 800b9d2:	68f8      	ldr	r0, [r7, #12]
 800b9d4:	4b23      	ldr	r3, [pc, #140]	@ (800ba64 <I2C_RequestMemoryWrite+0xc4>)
 800b9d6:	9300      	str	r3, [sp, #0]
 800b9d8:	0023      	movs	r3, r4
 800b9da:	f000 faa3 	bl	800bf24 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b9de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9e0:	6a39      	ldr	r1, [r7, #32]
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	0018      	movs	r0, r3
 800b9e6:	f000 f91b 	bl	800bc20 <I2C_WaitOnTXISFlagUntilTimeout>
 800b9ea:	1e03      	subs	r3, r0, #0
 800b9ec:	d001      	beq.n	800b9f2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	e033      	b.n	800ba5a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b9f2:	1dbb      	adds	r3, r7, #6
 800b9f4:	881b      	ldrh	r3, [r3, #0]
 800b9f6:	2b01      	cmp	r3, #1
 800b9f8:	d107      	bne.n	800ba0a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b9fa:	2308      	movs	r3, #8
 800b9fc:	18fb      	adds	r3, r7, r3
 800b9fe:	881b      	ldrh	r3, [r3, #0]
 800ba00:	b2da      	uxtb	r2, r3
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	629a      	str	r2, [r3, #40]	@ 0x28
 800ba08:	e019      	b.n	800ba3e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ba0a:	2308      	movs	r3, #8
 800ba0c:	18fb      	adds	r3, r7, r3
 800ba0e:	881b      	ldrh	r3, [r3, #0]
 800ba10:	0a1b      	lsrs	r3, r3, #8
 800ba12:	b29b      	uxth	r3, r3
 800ba14:	b2da      	uxtb	r2, r3
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ba1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba1e:	6a39      	ldr	r1, [r7, #32]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	0018      	movs	r0, r3
 800ba24:	f000 f8fc 	bl	800bc20 <I2C_WaitOnTXISFlagUntilTimeout>
 800ba28:	1e03      	subs	r3, r0, #0
 800ba2a:	d001      	beq.n	800ba30 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	e014      	b.n	800ba5a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ba30:	2308      	movs	r3, #8
 800ba32:	18fb      	adds	r3, r7, r3
 800ba34:	881b      	ldrh	r3, [r3, #0]
 800ba36:	b2da      	uxtb	r2, r3
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800ba3e:	6a3a      	ldr	r2, [r7, #32]
 800ba40:	68f8      	ldr	r0, [r7, #12]
 800ba42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba44:	9300      	str	r3, [sp, #0]
 800ba46:	0013      	movs	r3, r2
 800ba48:	2200      	movs	r2, #0
 800ba4a:	2180      	movs	r1, #128	@ 0x80
 800ba4c:	f000 f890 	bl	800bb70 <I2C_WaitOnFlagUntilTimeout>
 800ba50:	1e03      	subs	r3, r0, #0
 800ba52:	d001      	beq.n	800ba58 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800ba54:	2301      	movs	r3, #1
 800ba56:	e000      	b.n	800ba5a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 800ba58:	2300      	movs	r3, #0
}
 800ba5a:	0018      	movs	r0, r3
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	b004      	add	sp, #16
 800ba60:	bdb0      	pop	{r4, r5, r7, pc}
 800ba62:	46c0      	nop			@ (mov r8, r8)
 800ba64:	80002000 	.word	0x80002000

0800ba68 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800ba68:	b5b0      	push	{r4, r5, r7, lr}
 800ba6a:	b086      	sub	sp, #24
 800ba6c:	af02      	add	r7, sp, #8
 800ba6e:	60f8      	str	r0, [r7, #12]
 800ba70:	000c      	movs	r4, r1
 800ba72:	0010      	movs	r0, r2
 800ba74:	0019      	movs	r1, r3
 800ba76:	250a      	movs	r5, #10
 800ba78:	197b      	adds	r3, r7, r5
 800ba7a:	1c22      	adds	r2, r4, #0
 800ba7c:	801a      	strh	r2, [r3, #0]
 800ba7e:	2308      	movs	r3, #8
 800ba80:	18fb      	adds	r3, r7, r3
 800ba82:	1c02      	adds	r2, r0, #0
 800ba84:	801a      	strh	r2, [r3, #0]
 800ba86:	1dbb      	adds	r3, r7, #6
 800ba88:	1c0a      	adds	r2, r1, #0
 800ba8a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800ba8c:	1dbb      	adds	r3, r7, #6
 800ba8e:	881b      	ldrh	r3, [r3, #0]
 800ba90:	b2da      	uxtb	r2, r3
 800ba92:	197b      	adds	r3, r7, r5
 800ba94:	8819      	ldrh	r1, [r3, #0]
 800ba96:	68f8      	ldr	r0, [r7, #12]
 800ba98:	4b23      	ldr	r3, [pc, #140]	@ (800bb28 <I2C_RequestMemoryRead+0xc0>)
 800ba9a:	9300      	str	r3, [sp, #0]
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	f000 fa41 	bl	800bf24 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800baa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800baa4:	6a39      	ldr	r1, [r7, #32]
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	0018      	movs	r0, r3
 800baaa:	f000 f8b9 	bl	800bc20 <I2C_WaitOnTXISFlagUntilTimeout>
 800baae:	1e03      	subs	r3, r0, #0
 800bab0:	d001      	beq.n	800bab6 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800bab2:	2301      	movs	r3, #1
 800bab4:	e033      	b.n	800bb1e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bab6:	1dbb      	adds	r3, r7, #6
 800bab8:	881b      	ldrh	r3, [r3, #0]
 800baba:	2b01      	cmp	r3, #1
 800babc:	d107      	bne.n	800bace <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800babe:	2308      	movs	r3, #8
 800bac0:	18fb      	adds	r3, r7, r3
 800bac2:	881b      	ldrh	r3, [r3, #0]
 800bac4:	b2da      	uxtb	r2, r3
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	629a      	str	r2, [r3, #40]	@ 0x28
 800bacc:	e019      	b.n	800bb02 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800bace:	2308      	movs	r3, #8
 800bad0:	18fb      	adds	r3, r7, r3
 800bad2:	881b      	ldrh	r3, [r3, #0]
 800bad4:	0a1b      	lsrs	r3, r3, #8
 800bad6:	b29b      	uxth	r3, r3
 800bad8:	b2da      	uxtb	r2, r3
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bae2:	6a39      	ldr	r1, [r7, #32]
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	0018      	movs	r0, r3
 800bae8:	f000 f89a 	bl	800bc20 <I2C_WaitOnTXISFlagUntilTimeout>
 800baec:	1e03      	subs	r3, r0, #0
 800baee:	d001      	beq.n	800baf4 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 800baf0:	2301      	movs	r3, #1
 800baf2:	e014      	b.n	800bb1e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800baf4:	2308      	movs	r3, #8
 800baf6:	18fb      	adds	r3, r7, r3
 800baf8:	881b      	ldrh	r3, [r3, #0]
 800bafa:	b2da      	uxtb	r2, r3
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800bb02:	6a3a      	ldr	r2, [r7, #32]
 800bb04:	68f8      	ldr	r0, [r7, #12]
 800bb06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb08:	9300      	str	r3, [sp, #0]
 800bb0a:	0013      	movs	r3, r2
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	2140      	movs	r1, #64	@ 0x40
 800bb10:	f000 f82e 	bl	800bb70 <I2C_WaitOnFlagUntilTimeout>
 800bb14:	1e03      	subs	r3, r0, #0
 800bb16:	d001      	beq.n	800bb1c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 800bb18:	2301      	movs	r3, #1
 800bb1a:	e000      	b.n	800bb1e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800bb1c:	2300      	movs	r3, #0
}
 800bb1e:	0018      	movs	r0, r3
 800bb20:	46bd      	mov	sp, r7
 800bb22:	b004      	add	sp, #16
 800bb24:	bdb0      	pop	{r4, r5, r7, pc}
 800bb26:	46c0      	nop			@ (mov r8, r8)
 800bb28:	80002000 	.word	0x80002000

0800bb2c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b082      	sub	sp, #8
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	699b      	ldr	r3, [r3, #24]
 800bb3a:	2202      	movs	r2, #2
 800bb3c:	4013      	ands	r3, r2
 800bb3e:	2b02      	cmp	r3, #2
 800bb40:	d103      	bne.n	800bb4a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2200      	movs	r2, #0
 800bb48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	699b      	ldr	r3, [r3, #24]
 800bb50:	2201      	movs	r2, #1
 800bb52:	4013      	ands	r3, r2
 800bb54:	2b01      	cmp	r3, #1
 800bb56:	d007      	beq.n	800bb68 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	699a      	ldr	r2, [r3, #24]
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	2101      	movs	r1, #1
 800bb64:	430a      	orrs	r2, r1
 800bb66:	619a      	str	r2, [r3, #24]
  }
}
 800bb68:	46c0      	nop			@ (mov r8, r8)
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	b002      	add	sp, #8
 800bb6e:	bd80      	pop	{r7, pc}

0800bb70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b084      	sub	sp, #16
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	60f8      	str	r0, [r7, #12]
 800bb78:	60b9      	str	r1, [r7, #8]
 800bb7a:	603b      	str	r3, [r7, #0]
 800bb7c:	1dfb      	adds	r3, r7, #7
 800bb7e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bb80:	e03a      	b.n	800bbf8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bb82:	69ba      	ldr	r2, [r7, #24]
 800bb84:	6839      	ldr	r1, [r7, #0]
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	0018      	movs	r0, r3
 800bb8a:	f000 f8d3 	bl	800bd34 <I2C_IsErrorOccurred>
 800bb8e:	1e03      	subs	r3, r0, #0
 800bb90:	d001      	beq.n	800bb96 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800bb92:	2301      	movs	r3, #1
 800bb94:	e040      	b.n	800bc18 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	3301      	adds	r3, #1
 800bb9a:	d02d      	beq.n	800bbf8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb9c:	f7fd fe0c 	bl	80097b8 <HAL_GetTick>
 800bba0:	0002      	movs	r2, r0
 800bba2:	69bb      	ldr	r3, [r7, #24]
 800bba4:	1ad3      	subs	r3, r2, r3
 800bba6:	683a      	ldr	r2, [r7, #0]
 800bba8:	429a      	cmp	r2, r3
 800bbaa:	d302      	bcc.n	800bbb2 <I2C_WaitOnFlagUntilTimeout+0x42>
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d122      	bne.n	800bbf8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	699b      	ldr	r3, [r3, #24]
 800bbb8:	68ba      	ldr	r2, [r7, #8]
 800bbba:	4013      	ands	r3, r2
 800bbbc:	68ba      	ldr	r2, [r7, #8]
 800bbbe:	1ad3      	subs	r3, r2, r3
 800bbc0:	425a      	negs	r2, r3
 800bbc2:	4153      	adcs	r3, r2
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	001a      	movs	r2, r3
 800bbc8:	1dfb      	adds	r3, r7, #7
 800bbca:	781b      	ldrb	r3, [r3, #0]
 800bbcc:	429a      	cmp	r2, r3
 800bbce:	d113      	bne.n	800bbf8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbd4:	2220      	movs	r2, #32
 800bbd6:	431a      	orrs	r2, r3
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	2241      	movs	r2, #65	@ 0x41
 800bbe0:	2120      	movs	r1, #32
 800bbe2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	2242      	movs	r2, #66	@ 0x42
 800bbe8:	2100      	movs	r1, #0
 800bbea:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	2240      	movs	r2, #64	@ 0x40
 800bbf0:	2100      	movs	r1, #0
 800bbf2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	e00f      	b.n	800bc18 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	699b      	ldr	r3, [r3, #24]
 800bbfe:	68ba      	ldr	r2, [r7, #8]
 800bc00:	4013      	ands	r3, r2
 800bc02:	68ba      	ldr	r2, [r7, #8]
 800bc04:	1ad3      	subs	r3, r2, r3
 800bc06:	425a      	negs	r2, r3
 800bc08:	4153      	adcs	r3, r2
 800bc0a:	b2db      	uxtb	r3, r3
 800bc0c:	001a      	movs	r2, r3
 800bc0e:	1dfb      	adds	r3, r7, #7
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	429a      	cmp	r2, r3
 800bc14:	d0b5      	beq.n	800bb82 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bc16:	2300      	movs	r3, #0
}
 800bc18:	0018      	movs	r0, r3
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	b004      	add	sp, #16
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b084      	sub	sp, #16
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bc2c:	e032      	b.n	800bc94 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bc2e:	687a      	ldr	r2, [r7, #4]
 800bc30:	68b9      	ldr	r1, [r7, #8]
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	0018      	movs	r0, r3
 800bc36:	f000 f87d 	bl	800bd34 <I2C_IsErrorOccurred>
 800bc3a:	1e03      	subs	r3, r0, #0
 800bc3c:	d001      	beq.n	800bc42 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bc3e:	2301      	movs	r3, #1
 800bc40:	e030      	b.n	800bca4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	3301      	adds	r3, #1
 800bc46:	d025      	beq.n	800bc94 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bc48:	f7fd fdb6 	bl	80097b8 <HAL_GetTick>
 800bc4c:	0002      	movs	r2, r0
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	1ad3      	subs	r3, r2, r3
 800bc52:	68ba      	ldr	r2, [r7, #8]
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d302      	bcc.n	800bc5e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d11a      	bne.n	800bc94 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	699b      	ldr	r3, [r3, #24]
 800bc64:	2202      	movs	r2, #2
 800bc66:	4013      	ands	r3, r2
 800bc68:	2b02      	cmp	r3, #2
 800bc6a:	d013      	beq.n	800bc94 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc70:	2220      	movs	r2, #32
 800bc72:	431a      	orrs	r2, r3
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	2241      	movs	r2, #65	@ 0x41
 800bc7c:	2120      	movs	r1, #32
 800bc7e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2242      	movs	r2, #66	@ 0x42
 800bc84:	2100      	movs	r1, #0
 800bc86:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2240      	movs	r2, #64	@ 0x40
 800bc8c:	2100      	movs	r1, #0
 800bc8e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800bc90:	2301      	movs	r3, #1
 800bc92:	e007      	b.n	800bca4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	699b      	ldr	r3, [r3, #24]
 800bc9a:	2202      	movs	r2, #2
 800bc9c:	4013      	ands	r3, r2
 800bc9e:	2b02      	cmp	r3, #2
 800bca0:	d1c5      	bne.n	800bc2e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800bca2:	2300      	movs	r3, #0
}
 800bca4:	0018      	movs	r0, r3
 800bca6:	46bd      	mov	sp, r7
 800bca8:	b004      	add	sp, #16
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bcb8:	e02f      	b.n	800bd1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bcba:	687a      	ldr	r2, [r7, #4]
 800bcbc:	68b9      	ldr	r1, [r7, #8]
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	0018      	movs	r0, r3
 800bcc2:	f000 f837 	bl	800bd34 <I2C_IsErrorOccurred>
 800bcc6:	1e03      	subs	r3, r0, #0
 800bcc8:	d001      	beq.n	800bcce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bcca:	2301      	movs	r3, #1
 800bccc:	e02d      	b.n	800bd2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bcce:	f7fd fd73 	bl	80097b8 <HAL_GetTick>
 800bcd2:	0002      	movs	r2, r0
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	1ad3      	subs	r3, r2, r3
 800bcd8:	68ba      	ldr	r2, [r7, #8]
 800bcda:	429a      	cmp	r2, r3
 800bcdc:	d302      	bcc.n	800bce4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800bcde:	68bb      	ldr	r3, [r7, #8]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d11a      	bne.n	800bd1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	699b      	ldr	r3, [r3, #24]
 800bcea:	2220      	movs	r2, #32
 800bcec:	4013      	ands	r3, r2
 800bcee:	2b20      	cmp	r3, #32
 800bcf0:	d013      	beq.n	800bd1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcf6:	2220      	movs	r2, #32
 800bcf8:	431a      	orrs	r2, r3
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	2241      	movs	r2, #65	@ 0x41
 800bd02:	2120      	movs	r1, #32
 800bd04:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	2242      	movs	r2, #66	@ 0x42
 800bd0a:	2100      	movs	r1, #0
 800bd0c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	2240      	movs	r2, #64	@ 0x40
 800bd12:	2100      	movs	r1, #0
 800bd14:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800bd16:	2301      	movs	r3, #1
 800bd18:	e007      	b.n	800bd2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	699b      	ldr	r3, [r3, #24]
 800bd20:	2220      	movs	r2, #32
 800bd22:	4013      	ands	r3, r2
 800bd24:	2b20      	cmp	r3, #32
 800bd26:	d1c8      	bne.n	800bcba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bd28:	2300      	movs	r3, #0
}
 800bd2a:	0018      	movs	r0, r3
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	b004      	add	sp, #16
 800bd30:	bd80      	pop	{r7, pc}
	...

0800bd34 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b08a      	sub	sp, #40	@ 0x28
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	60f8      	str	r0, [r7, #12]
 800bd3c:	60b9      	str	r1, [r7, #8]
 800bd3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd40:	2327      	movs	r3, #39	@ 0x27
 800bd42:	18fb      	adds	r3, r7, r3
 800bd44:	2200      	movs	r2, #0
 800bd46:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	699b      	ldr	r3, [r3, #24]
 800bd4e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800bd50:	2300      	movs	r3, #0
 800bd52:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800bd58:	69bb      	ldr	r3, [r7, #24]
 800bd5a:	2210      	movs	r2, #16
 800bd5c:	4013      	ands	r3, r2
 800bd5e:	d100      	bne.n	800bd62 <I2C_IsErrorOccurred+0x2e>
 800bd60:	e079      	b.n	800be56 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	2210      	movs	r2, #16
 800bd68:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bd6a:	e057      	b.n	800be1c <I2C_IsErrorOccurred+0xe8>
 800bd6c:	2227      	movs	r2, #39	@ 0x27
 800bd6e:	18bb      	adds	r3, r7, r2
 800bd70:	18ba      	adds	r2, r7, r2
 800bd72:	7812      	ldrb	r2, [r2, #0]
 800bd74:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	3301      	adds	r3, #1
 800bd7a:	d04f      	beq.n	800be1c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bd7c:	f7fd fd1c 	bl	80097b8 <HAL_GetTick>
 800bd80:	0002      	movs	r2, r0
 800bd82:	69fb      	ldr	r3, [r7, #28]
 800bd84:	1ad3      	subs	r3, r2, r3
 800bd86:	68ba      	ldr	r2, [r7, #8]
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	d302      	bcc.n	800bd92 <I2C_IsErrorOccurred+0x5e>
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d144      	bne.n	800be1c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	685a      	ldr	r2, [r3, #4]
 800bd98:	2380      	movs	r3, #128	@ 0x80
 800bd9a:	01db      	lsls	r3, r3, #7
 800bd9c:	4013      	ands	r3, r2
 800bd9e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800bda0:	2013      	movs	r0, #19
 800bda2:	183b      	adds	r3, r7, r0
 800bda4:	68fa      	ldr	r2, [r7, #12]
 800bda6:	2142      	movs	r1, #66	@ 0x42
 800bda8:	5c52      	ldrb	r2, [r2, r1]
 800bdaa:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	699a      	ldr	r2, [r3, #24]
 800bdb2:	2380      	movs	r3, #128	@ 0x80
 800bdb4:	021b      	lsls	r3, r3, #8
 800bdb6:	401a      	ands	r2, r3
 800bdb8:	2380      	movs	r3, #128	@ 0x80
 800bdba:	021b      	lsls	r3, r3, #8
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d126      	bne.n	800be0e <I2C_IsErrorOccurred+0xda>
 800bdc0:	697a      	ldr	r2, [r7, #20]
 800bdc2:	2380      	movs	r3, #128	@ 0x80
 800bdc4:	01db      	lsls	r3, r3, #7
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d021      	beq.n	800be0e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800bdca:	183b      	adds	r3, r7, r0
 800bdcc:	781b      	ldrb	r3, [r3, #0]
 800bdce:	2b20      	cmp	r3, #32
 800bdd0:	d01d      	beq.n	800be0e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	685a      	ldr	r2, [r3, #4]
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	2180      	movs	r1, #128	@ 0x80
 800bdde:	01c9      	lsls	r1, r1, #7
 800bde0:	430a      	orrs	r2, r1
 800bde2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800bde4:	f7fd fce8 	bl	80097b8 <HAL_GetTick>
 800bde8:	0003      	movs	r3, r0
 800bdea:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bdec:	e00f      	b.n	800be0e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800bdee:	f7fd fce3 	bl	80097b8 <HAL_GetTick>
 800bdf2:	0002      	movs	r2, r0
 800bdf4:	69fb      	ldr	r3, [r7, #28]
 800bdf6:	1ad3      	subs	r3, r2, r3
 800bdf8:	2b19      	cmp	r3, #25
 800bdfa:	d908      	bls.n	800be0e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800bdfc:	6a3b      	ldr	r3, [r7, #32]
 800bdfe:	2220      	movs	r2, #32
 800be00:	4313      	orrs	r3, r2
 800be02:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800be04:	2327      	movs	r3, #39	@ 0x27
 800be06:	18fb      	adds	r3, r7, r3
 800be08:	2201      	movs	r2, #1
 800be0a:	701a      	strb	r2, [r3, #0]

              break;
 800be0c:	e006      	b.n	800be1c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	699b      	ldr	r3, [r3, #24]
 800be14:	2220      	movs	r2, #32
 800be16:	4013      	ands	r3, r2
 800be18:	2b20      	cmp	r3, #32
 800be1a:	d1e8      	bne.n	800bdee <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	699b      	ldr	r3, [r3, #24]
 800be22:	2220      	movs	r2, #32
 800be24:	4013      	ands	r3, r2
 800be26:	2b20      	cmp	r3, #32
 800be28:	d004      	beq.n	800be34 <I2C_IsErrorOccurred+0x100>
 800be2a:	2327      	movs	r3, #39	@ 0x27
 800be2c:	18fb      	adds	r3, r7, r3
 800be2e:	781b      	ldrb	r3, [r3, #0]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d09b      	beq.n	800bd6c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800be34:	2327      	movs	r3, #39	@ 0x27
 800be36:	18fb      	adds	r3, r7, r3
 800be38:	781b      	ldrb	r3, [r3, #0]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d103      	bne.n	800be46 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	2220      	movs	r2, #32
 800be44:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800be46:	6a3b      	ldr	r3, [r7, #32]
 800be48:	2204      	movs	r2, #4
 800be4a:	4313      	orrs	r3, r2
 800be4c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800be4e:	2327      	movs	r3, #39	@ 0x27
 800be50:	18fb      	adds	r3, r7, r3
 800be52:	2201      	movs	r2, #1
 800be54:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	699b      	ldr	r3, [r3, #24]
 800be5c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800be5e:	69ba      	ldr	r2, [r7, #24]
 800be60:	2380      	movs	r3, #128	@ 0x80
 800be62:	005b      	lsls	r3, r3, #1
 800be64:	4013      	ands	r3, r2
 800be66:	d00c      	beq.n	800be82 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800be68:	6a3b      	ldr	r3, [r7, #32]
 800be6a:	2201      	movs	r2, #1
 800be6c:	4313      	orrs	r3, r2
 800be6e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	2280      	movs	r2, #128	@ 0x80
 800be76:	0052      	lsls	r2, r2, #1
 800be78:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800be7a:	2327      	movs	r3, #39	@ 0x27
 800be7c:	18fb      	adds	r3, r7, r3
 800be7e:	2201      	movs	r2, #1
 800be80:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800be82:	69ba      	ldr	r2, [r7, #24]
 800be84:	2380      	movs	r3, #128	@ 0x80
 800be86:	00db      	lsls	r3, r3, #3
 800be88:	4013      	ands	r3, r2
 800be8a:	d00c      	beq.n	800bea6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800be8c:	6a3b      	ldr	r3, [r7, #32]
 800be8e:	2208      	movs	r2, #8
 800be90:	4313      	orrs	r3, r2
 800be92:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	2280      	movs	r2, #128	@ 0x80
 800be9a:	00d2      	lsls	r2, r2, #3
 800be9c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800be9e:	2327      	movs	r3, #39	@ 0x27
 800bea0:	18fb      	adds	r3, r7, r3
 800bea2:	2201      	movs	r2, #1
 800bea4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800bea6:	69ba      	ldr	r2, [r7, #24]
 800bea8:	2380      	movs	r3, #128	@ 0x80
 800beaa:	009b      	lsls	r3, r3, #2
 800beac:	4013      	ands	r3, r2
 800beae:	d00c      	beq.n	800beca <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800beb0:	6a3b      	ldr	r3, [r7, #32]
 800beb2:	2202      	movs	r2, #2
 800beb4:	4313      	orrs	r3, r2
 800beb6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	2280      	movs	r2, #128	@ 0x80
 800bebe:	0092      	lsls	r2, r2, #2
 800bec0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bec2:	2327      	movs	r3, #39	@ 0x27
 800bec4:	18fb      	adds	r3, r7, r3
 800bec6:	2201      	movs	r2, #1
 800bec8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800beca:	2327      	movs	r3, #39	@ 0x27
 800becc:	18fb      	adds	r3, r7, r3
 800bece:	781b      	ldrb	r3, [r3, #0]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d01d      	beq.n	800bf10 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	0018      	movs	r0, r3
 800bed8:	f7ff fe28 	bl	800bb2c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	685a      	ldr	r2, [r3, #4]
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	490e      	ldr	r1, [pc, #56]	@ (800bf20 <I2C_IsErrorOccurred+0x1ec>)
 800bee8:	400a      	ands	r2, r1
 800beea:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bef0:	6a3b      	ldr	r3, [r7, #32]
 800bef2:	431a      	orrs	r2, r3
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	2241      	movs	r2, #65	@ 0x41
 800befc:	2120      	movs	r1, #32
 800befe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	2242      	movs	r2, #66	@ 0x42
 800bf04:	2100      	movs	r1, #0
 800bf06:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	2240      	movs	r2, #64	@ 0x40
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800bf10:	2327      	movs	r3, #39	@ 0x27
 800bf12:	18fb      	adds	r3, r7, r3
 800bf14:	781b      	ldrb	r3, [r3, #0]
}
 800bf16:	0018      	movs	r0, r3
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	b00a      	add	sp, #40	@ 0x28
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	46c0      	nop			@ (mov r8, r8)
 800bf20:	fe00e800 	.word	0xfe00e800

0800bf24 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800bf24:	b590      	push	{r4, r7, lr}
 800bf26:	b087      	sub	sp, #28
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	60f8      	str	r0, [r7, #12]
 800bf2c:	0008      	movs	r0, r1
 800bf2e:	0011      	movs	r1, r2
 800bf30:	607b      	str	r3, [r7, #4]
 800bf32:	240a      	movs	r4, #10
 800bf34:	193b      	adds	r3, r7, r4
 800bf36:	1c02      	adds	r2, r0, #0
 800bf38:	801a      	strh	r2, [r3, #0]
 800bf3a:	2009      	movs	r0, #9
 800bf3c:	183b      	adds	r3, r7, r0
 800bf3e:	1c0a      	adds	r2, r1, #0
 800bf40:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bf42:	193b      	adds	r3, r7, r4
 800bf44:	881b      	ldrh	r3, [r3, #0]
 800bf46:	059b      	lsls	r3, r3, #22
 800bf48:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800bf4a:	183b      	adds	r3, r7, r0
 800bf4c:	781b      	ldrb	r3, [r3, #0]
 800bf4e:	0419      	lsls	r1, r3, #16
 800bf50:	23ff      	movs	r3, #255	@ 0xff
 800bf52:	041b      	lsls	r3, r3, #16
 800bf54:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bf56:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bf5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf5e:	4313      	orrs	r3, r2
 800bf60:	005b      	lsls	r3, r3, #1
 800bf62:	085b      	lsrs	r3, r3, #1
 800bf64:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	685b      	ldr	r3, [r3, #4]
 800bf6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf6e:	0d51      	lsrs	r1, r2, #21
 800bf70:	2280      	movs	r2, #128	@ 0x80
 800bf72:	00d2      	lsls	r2, r2, #3
 800bf74:	400a      	ands	r2, r1
 800bf76:	4907      	ldr	r1, [pc, #28]	@ (800bf94 <I2C_TransferConfig+0x70>)
 800bf78:	430a      	orrs	r2, r1
 800bf7a:	43d2      	mvns	r2, r2
 800bf7c:	401a      	ands	r2, r3
 800bf7e:	0011      	movs	r1, r2
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	697a      	ldr	r2, [r7, #20]
 800bf86:	430a      	orrs	r2, r1
 800bf88:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800bf8a:	46c0      	nop			@ (mov r8, r8)
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	b007      	add	sp, #28
 800bf90:	bd90      	pop	{r4, r7, pc}
 800bf92:	46c0      	nop			@ (mov r8, r8)
 800bf94:	03ff63ff 	.word	0x03ff63ff

0800bf98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b082      	sub	sp, #8
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
 800bfa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	2241      	movs	r2, #65	@ 0x41
 800bfa6:	5c9b      	ldrb	r3, [r3, r2]
 800bfa8:	b2db      	uxtb	r3, r3
 800bfaa:	2b20      	cmp	r3, #32
 800bfac:	d138      	bne.n	800c020 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2240      	movs	r2, #64	@ 0x40
 800bfb2:	5c9b      	ldrb	r3, [r3, r2]
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d101      	bne.n	800bfbc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800bfb8:	2302      	movs	r3, #2
 800bfba:	e032      	b.n	800c022 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2240      	movs	r2, #64	@ 0x40
 800bfc0:	2101      	movs	r1, #1
 800bfc2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2241      	movs	r2, #65	@ 0x41
 800bfc8:	2124      	movs	r1, #36	@ 0x24
 800bfca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	681a      	ldr	r2, [r3, #0]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	2101      	movs	r1, #1
 800bfd8:	438a      	bics	r2, r1
 800bfda:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	681a      	ldr	r2, [r3, #0]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4911      	ldr	r1, [pc, #68]	@ (800c02c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800bfe8:	400a      	ands	r2, r1
 800bfea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	6819      	ldr	r1, [r3, #0]
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	683a      	ldr	r2, [r7, #0]
 800bff8:	430a      	orrs	r2, r1
 800bffa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	681a      	ldr	r2, [r3, #0]
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	2101      	movs	r1, #1
 800c008:	430a      	orrs	r2, r1
 800c00a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2241      	movs	r2, #65	@ 0x41
 800c010:	2120      	movs	r1, #32
 800c012:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2240      	movs	r2, #64	@ 0x40
 800c018:	2100      	movs	r1, #0
 800c01a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800c01c:	2300      	movs	r3, #0
 800c01e:	e000      	b.n	800c022 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c020:	2302      	movs	r3, #2
  }
}
 800c022:	0018      	movs	r0, r3
 800c024:	46bd      	mov	sp, r7
 800c026:	b002      	add	sp, #8
 800c028:	bd80      	pop	{r7, pc}
 800c02a:	46c0      	nop			@ (mov r8, r8)
 800c02c:	ffffefff 	.word	0xffffefff

0800c030 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b084      	sub	sp, #16
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
 800c038:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2241      	movs	r2, #65	@ 0x41
 800c03e:	5c9b      	ldrb	r3, [r3, r2]
 800c040:	b2db      	uxtb	r3, r3
 800c042:	2b20      	cmp	r3, #32
 800c044:	d139      	bne.n	800c0ba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2240      	movs	r2, #64	@ 0x40
 800c04a:	5c9b      	ldrb	r3, [r3, r2]
 800c04c:	2b01      	cmp	r3, #1
 800c04e:	d101      	bne.n	800c054 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c050:	2302      	movs	r3, #2
 800c052:	e033      	b.n	800c0bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2240      	movs	r2, #64	@ 0x40
 800c058:	2101      	movs	r1, #1
 800c05a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2241      	movs	r2, #65	@ 0x41
 800c060:	2124      	movs	r1, #36	@ 0x24
 800c062:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	681a      	ldr	r2, [r3, #0]
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	2101      	movs	r1, #1
 800c070:	438a      	bics	r2, r1
 800c072:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	4a11      	ldr	r2, [pc, #68]	@ (800c0c4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800c080:	4013      	ands	r3, r2
 800c082:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	021b      	lsls	r3, r3, #8
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	4313      	orrs	r3, r2
 800c08c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	68fa      	ldr	r2, [r7, #12]
 800c094:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	681a      	ldr	r2, [r3, #0]
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2101      	movs	r1, #1
 800c0a2:	430a      	orrs	r2, r1
 800c0a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2241      	movs	r2, #65	@ 0x41
 800c0aa:	2120      	movs	r1, #32
 800c0ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	2240      	movs	r2, #64	@ 0x40
 800c0b2:	2100      	movs	r1, #0
 800c0b4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	e000      	b.n	800c0bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c0ba:	2302      	movs	r3, #2
  }
}
 800c0bc:	0018      	movs	r0, r3
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	b004      	add	sp, #16
 800c0c2:	bd80      	pop	{r7, pc}
 800c0c4:	fffff0ff 	.word	0xfffff0ff

0800c0c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b084      	sub	sp, #16
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800c0d0:	4b19      	ldr	r3, [pc, #100]	@ (800c138 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	4a19      	ldr	r2, [pc, #100]	@ (800c13c <HAL_PWREx_ControlVoltageScaling+0x74>)
 800c0d6:	4013      	ands	r3, r2
 800c0d8:	0019      	movs	r1, r3
 800c0da:	4b17      	ldr	r3, [pc, #92]	@ (800c138 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800c0dc:	687a      	ldr	r2, [r7, #4]
 800c0de:	430a      	orrs	r2, r1
 800c0e0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c0e2:	687a      	ldr	r2, [r7, #4]
 800c0e4:	2380      	movs	r3, #128	@ 0x80
 800c0e6:	009b      	lsls	r3, r3, #2
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d11f      	bne.n	800c12c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800c0ec:	4b14      	ldr	r3, [pc, #80]	@ (800c140 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800c0ee:	681a      	ldr	r2, [r3, #0]
 800c0f0:	0013      	movs	r3, r2
 800c0f2:	005b      	lsls	r3, r3, #1
 800c0f4:	189b      	adds	r3, r3, r2
 800c0f6:	005b      	lsls	r3, r3, #1
 800c0f8:	4912      	ldr	r1, [pc, #72]	@ (800c144 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800c0fa:	0018      	movs	r0, r3
 800c0fc:	f7fa f866 	bl	80061cc <__udivsi3>
 800c100:	0003      	movs	r3, r0
 800c102:	3301      	adds	r3, #1
 800c104:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c106:	e008      	b.n	800c11a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d003      	beq.n	800c116 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	3b01      	subs	r3, #1
 800c112:	60fb      	str	r3, [r7, #12]
 800c114:	e001      	b.n	800c11a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800c116:	2303      	movs	r3, #3
 800c118:	e009      	b.n	800c12e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c11a:	4b07      	ldr	r3, [pc, #28]	@ (800c138 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800c11c:	695a      	ldr	r2, [r3, #20]
 800c11e:	2380      	movs	r3, #128	@ 0x80
 800c120:	00db      	lsls	r3, r3, #3
 800c122:	401a      	ands	r2, r3
 800c124:	2380      	movs	r3, #128	@ 0x80
 800c126:	00db      	lsls	r3, r3, #3
 800c128:	429a      	cmp	r2, r3
 800c12a:	d0ed      	beq.n	800c108 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800c12c:	2300      	movs	r3, #0
}
 800c12e:	0018      	movs	r0, r3
 800c130:	46bd      	mov	sp, r7
 800c132:	b004      	add	sp, #16
 800c134:	bd80      	pop	{r7, pc}
 800c136:	46c0      	nop			@ (mov r8, r8)
 800c138:	40007000 	.word	0x40007000
 800c13c:	fffff9ff 	.word	0xfffff9ff
 800c140:	2000019c 	.word	0x2000019c
 800c144:	000f4240 	.word	0x000f4240

0800c148 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b088      	sub	sp, #32
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d102      	bne.n	800c15c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800c156:	2301      	movs	r3, #1
 800c158:	f000 fb50 	bl	800c7fc <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	2201      	movs	r2, #1
 800c162:	4013      	ands	r3, r2
 800c164:	d100      	bne.n	800c168 <HAL_RCC_OscConfig+0x20>
 800c166:	e07c      	b.n	800c262 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c168:	4bc3      	ldr	r3, [pc, #780]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c16a:	689b      	ldr	r3, [r3, #8]
 800c16c:	2238      	movs	r2, #56	@ 0x38
 800c16e:	4013      	ands	r3, r2
 800c170:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c172:	4bc1      	ldr	r3, [pc, #772]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c174:	68db      	ldr	r3, [r3, #12]
 800c176:	2203      	movs	r2, #3
 800c178:	4013      	ands	r3, r2
 800c17a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800c17c:	69bb      	ldr	r3, [r7, #24]
 800c17e:	2b10      	cmp	r3, #16
 800c180:	d102      	bne.n	800c188 <HAL_RCC_OscConfig+0x40>
 800c182:	697b      	ldr	r3, [r7, #20]
 800c184:	2b03      	cmp	r3, #3
 800c186:	d002      	beq.n	800c18e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800c188:	69bb      	ldr	r3, [r7, #24]
 800c18a:	2b08      	cmp	r3, #8
 800c18c:	d10b      	bne.n	800c1a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c18e:	4bba      	ldr	r3, [pc, #744]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c190:	681a      	ldr	r2, [r3, #0]
 800c192:	2380      	movs	r3, #128	@ 0x80
 800c194:	029b      	lsls	r3, r3, #10
 800c196:	4013      	ands	r3, r2
 800c198:	d062      	beq.n	800c260 <HAL_RCC_OscConfig+0x118>
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	685b      	ldr	r3, [r3, #4]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d15e      	bne.n	800c260 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	e32a      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	685a      	ldr	r2, [r3, #4]
 800c1aa:	2380      	movs	r3, #128	@ 0x80
 800c1ac:	025b      	lsls	r3, r3, #9
 800c1ae:	429a      	cmp	r2, r3
 800c1b0:	d107      	bne.n	800c1c2 <HAL_RCC_OscConfig+0x7a>
 800c1b2:	4bb1      	ldr	r3, [pc, #708]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1b4:	681a      	ldr	r2, [r3, #0]
 800c1b6:	4bb0      	ldr	r3, [pc, #704]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1b8:	2180      	movs	r1, #128	@ 0x80
 800c1ba:	0249      	lsls	r1, r1, #9
 800c1bc:	430a      	orrs	r2, r1
 800c1be:	601a      	str	r2, [r3, #0]
 800c1c0:	e020      	b.n	800c204 <HAL_RCC_OscConfig+0xbc>
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	685a      	ldr	r2, [r3, #4]
 800c1c6:	23a0      	movs	r3, #160	@ 0xa0
 800c1c8:	02db      	lsls	r3, r3, #11
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d10e      	bne.n	800c1ec <HAL_RCC_OscConfig+0xa4>
 800c1ce:	4baa      	ldr	r3, [pc, #680]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1d0:	681a      	ldr	r2, [r3, #0]
 800c1d2:	4ba9      	ldr	r3, [pc, #676]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1d4:	2180      	movs	r1, #128	@ 0x80
 800c1d6:	02c9      	lsls	r1, r1, #11
 800c1d8:	430a      	orrs	r2, r1
 800c1da:	601a      	str	r2, [r3, #0]
 800c1dc:	4ba6      	ldr	r3, [pc, #664]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1de:	681a      	ldr	r2, [r3, #0]
 800c1e0:	4ba5      	ldr	r3, [pc, #660]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1e2:	2180      	movs	r1, #128	@ 0x80
 800c1e4:	0249      	lsls	r1, r1, #9
 800c1e6:	430a      	orrs	r2, r1
 800c1e8:	601a      	str	r2, [r3, #0]
 800c1ea:	e00b      	b.n	800c204 <HAL_RCC_OscConfig+0xbc>
 800c1ec:	4ba2      	ldr	r3, [pc, #648]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1ee:	681a      	ldr	r2, [r3, #0]
 800c1f0:	4ba1      	ldr	r3, [pc, #644]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1f2:	49a2      	ldr	r1, [pc, #648]	@ (800c47c <HAL_RCC_OscConfig+0x334>)
 800c1f4:	400a      	ands	r2, r1
 800c1f6:	601a      	str	r2, [r3, #0]
 800c1f8:	4b9f      	ldr	r3, [pc, #636]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1fa:	681a      	ldr	r2, [r3, #0]
 800c1fc:	4b9e      	ldr	r3, [pc, #632]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c1fe:	49a0      	ldr	r1, [pc, #640]	@ (800c480 <HAL_RCC_OscConfig+0x338>)
 800c200:	400a      	ands	r2, r1
 800c202:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	685b      	ldr	r3, [r3, #4]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d014      	beq.n	800c236 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c20c:	f7fd fad4 	bl	80097b8 <HAL_GetTick>
 800c210:	0003      	movs	r3, r0
 800c212:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c214:	e008      	b.n	800c228 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c216:	f7fd facf 	bl	80097b8 <HAL_GetTick>
 800c21a:	0002      	movs	r2, r0
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	1ad3      	subs	r3, r2, r3
 800c220:	2b64      	cmp	r3, #100	@ 0x64
 800c222:	d901      	bls.n	800c228 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800c224:	2303      	movs	r3, #3
 800c226:	e2e9      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c228:	4b93      	ldr	r3, [pc, #588]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c22a:	681a      	ldr	r2, [r3, #0]
 800c22c:	2380      	movs	r3, #128	@ 0x80
 800c22e:	029b      	lsls	r3, r3, #10
 800c230:	4013      	ands	r3, r2
 800c232:	d0f0      	beq.n	800c216 <HAL_RCC_OscConfig+0xce>
 800c234:	e015      	b.n	800c262 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c236:	f7fd fabf 	bl	80097b8 <HAL_GetTick>
 800c23a:	0003      	movs	r3, r0
 800c23c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c23e:	e008      	b.n	800c252 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c240:	f7fd faba 	bl	80097b8 <HAL_GetTick>
 800c244:	0002      	movs	r2, r0
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	1ad3      	subs	r3, r2, r3
 800c24a:	2b64      	cmp	r3, #100	@ 0x64
 800c24c:	d901      	bls.n	800c252 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800c24e:	2303      	movs	r3, #3
 800c250:	e2d4      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c252:	4b89      	ldr	r3, [pc, #548]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c254:	681a      	ldr	r2, [r3, #0]
 800c256:	2380      	movs	r3, #128	@ 0x80
 800c258:	029b      	lsls	r3, r3, #10
 800c25a:	4013      	ands	r3, r2
 800c25c:	d1f0      	bne.n	800c240 <HAL_RCC_OscConfig+0xf8>
 800c25e:	e000      	b.n	800c262 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c260:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	2202      	movs	r2, #2
 800c268:	4013      	ands	r3, r2
 800c26a:	d100      	bne.n	800c26e <HAL_RCC_OscConfig+0x126>
 800c26c:	e099      	b.n	800c3a2 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c26e:	4b82      	ldr	r3, [pc, #520]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c270:	689b      	ldr	r3, [r3, #8]
 800c272:	2238      	movs	r2, #56	@ 0x38
 800c274:	4013      	ands	r3, r2
 800c276:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c278:	4b7f      	ldr	r3, [pc, #508]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c27a:	68db      	ldr	r3, [r3, #12]
 800c27c:	2203      	movs	r2, #3
 800c27e:	4013      	ands	r3, r2
 800c280:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800c282:	69bb      	ldr	r3, [r7, #24]
 800c284:	2b10      	cmp	r3, #16
 800c286:	d102      	bne.n	800c28e <HAL_RCC_OscConfig+0x146>
 800c288:	697b      	ldr	r3, [r7, #20]
 800c28a:	2b02      	cmp	r3, #2
 800c28c:	d002      	beq.n	800c294 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800c28e:	69bb      	ldr	r3, [r7, #24]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d135      	bne.n	800c300 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c294:	4b78      	ldr	r3, [pc, #480]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c296:	681a      	ldr	r2, [r3, #0]
 800c298:	2380      	movs	r3, #128	@ 0x80
 800c29a:	00db      	lsls	r3, r3, #3
 800c29c:	4013      	ands	r3, r2
 800c29e:	d005      	beq.n	800c2ac <HAL_RCC_OscConfig+0x164>
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	68db      	ldr	r3, [r3, #12]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d101      	bne.n	800c2ac <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	e2a7      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c2ac:	4b72      	ldr	r3, [pc, #456]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	4a74      	ldr	r2, [pc, #464]	@ (800c484 <HAL_RCC_OscConfig+0x33c>)
 800c2b2:	4013      	ands	r3, r2
 800c2b4:	0019      	movs	r1, r3
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	695b      	ldr	r3, [r3, #20]
 800c2ba:	021a      	lsls	r2, r3, #8
 800c2bc:	4b6e      	ldr	r3, [pc, #440]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c2be:	430a      	orrs	r2, r1
 800c2c0:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c2c2:	69bb      	ldr	r3, [r7, #24]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d112      	bne.n	800c2ee <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800c2c8:	4b6b      	ldr	r3, [pc, #428]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	4a6e      	ldr	r2, [pc, #440]	@ (800c488 <HAL_RCC_OscConfig+0x340>)
 800c2ce:	4013      	ands	r3, r2
 800c2d0:	0019      	movs	r1, r3
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	691a      	ldr	r2, [r3, #16]
 800c2d6:	4b68      	ldr	r3, [pc, #416]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c2d8:	430a      	orrs	r2, r1
 800c2da:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800c2dc:	4b66      	ldr	r3, [pc, #408]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	0adb      	lsrs	r3, r3, #11
 800c2e2:	2207      	movs	r2, #7
 800c2e4:	4013      	ands	r3, r2
 800c2e6:	4a69      	ldr	r2, [pc, #420]	@ (800c48c <HAL_RCC_OscConfig+0x344>)
 800c2e8:	40da      	lsrs	r2, r3
 800c2ea:	4b69      	ldr	r3, [pc, #420]	@ (800c490 <HAL_RCC_OscConfig+0x348>)
 800c2ec:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c2ee:	4b69      	ldr	r3, [pc, #420]	@ (800c494 <HAL_RCC_OscConfig+0x34c>)
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	0018      	movs	r0, r3
 800c2f4:	f7fd fa04 	bl	8009700 <HAL_InitTick>
 800c2f8:	1e03      	subs	r3, r0, #0
 800c2fa:	d051      	beq.n	800c3a0 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	e27d      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	68db      	ldr	r3, [r3, #12]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d030      	beq.n	800c36a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800c308:	4b5b      	ldr	r3, [pc, #364]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	4a5e      	ldr	r2, [pc, #376]	@ (800c488 <HAL_RCC_OscConfig+0x340>)
 800c30e:	4013      	ands	r3, r2
 800c310:	0019      	movs	r1, r3
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	691a      	ldr	r2, [r3, #16]
 800c316:	4b58      	ldr	r3, [pc, #352]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c318:	430a      	orrs	r2, r1
 800c31a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800c31c:	4b56      	ldr	r3, [pc, #344]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c31e:	681a      	ldr	r2, [r3, #0]
 800c320:	4b55      	ldr	r3, [pc, #340]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c322:	2180      	movs	r1, #128	@ 0x80
 800c324:	0049      	lsls	r1, r1, #1
 800c326:	430a      	orrs	r2, r1
 800c328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c32a:	f7fd fa45 	bl	80097b8 <HAL_GetTick>
 800c32e:	0003      	movs	r3, r0
 800c330:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c332:	e008      	b.n	800c346 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c334:	f7fd fa40 	bl	80097b8 <HAL_GetTick>
 800c338:	0002      	movs	r2, r0
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	1ad3      	subs	r3, r2, r3
 800c33e:	2b02      	cmp	r3, #2
 800c340:	d901      	bls.n	800c346 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800c342:	2303      	movs	r3, #3
 800c344:	e25a      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c346:	4b4c      	ldr	r3, [pc, #304]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c348:	681a      	ldr	r2, [r3, #0]
 800c34a:	2380      	movs	r3, #128	@ 0x80
 800c34c:	00db      	lsls	r3, r3, #3
 800c34e:	4013      	ands	r3, r2
 800c350:	d0f0      	beq.n	800c334 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c352:	4b49      	ldr	r3, [pc, #292]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c354:	685b      	ldr	r3, [r3, #4]
 800c356:	4a4b      	ldr	r2, [pc, #300]	@ (800c484 <HAL_RCC_OscConfig+0x33c>)
 800c358:	4013      	ands	r3, r2
 800c35a:	0019      	movs	r1, r3
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	695b      	ldr	r3, [r3, #20]
 800c360:	021a      	lsls	r2, r3, #8
 800c362:	4b45      	ldr	r3, [pc, #276]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c364:	430a      	orrs	r2, r1
 800c366:	605a      	str	r2, [r3, #4]
 800c368:	e01b      	b.n	800c3a2 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800c36a:	4b43      	ldr	r3, [pc, #268]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c36c:	681a      	ldr	r2, [r3, #0]
 800c36e:	4b42      	ldr	r3, [pc, #264]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c370:	4949      	ldr	r1, [pc, #292]	@ (800c498 <HAL_RCC_OscConfig+0x350>)
 800c372:	400a      	ands	r2, r1
 800c374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c376:	f7fd fa1f 	bl	80097b8 <HAL_GetTick>
 800c37a:	0003      	movs	r3, r0
 800c37c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c37e:	e008      	b.n	800c392 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c380:	f7fd fa1a 	bl	80097b8 <HAL_GetTick>
 800c384:	0002      	movs	r2, r0
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	1ad3      	subs	r3, r2, r3
 800c38a:	2b02      	cmp	r3, #2
 800c38c:	d901      	bls.n	800c392 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800c38e:	2303      	movs	r3, #3
 800c390:	e234      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c392:	4b39      	ldr	r3, [pc, #228]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c394:	681a      	ldr	r2, [r3, #0]
 800c396:	2380      	movs	r3, #128	@ 0x80
 800c398:	00db      	lsls	r3, r3, #3
 800c39a:	4013      	ands	r3, r2
 800c39c:	d1f0      	bne.n	800c380 <HAL_RCC_OscConfig+0x238>
 800c39e:	e000      	b.n	800c3a2 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c3a0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	2208      	movs	r2, #8
 800c3a8:	4013      	ands	r3, r2
 800c3aa:	d047      	beq.n	800c43c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800c3ac:	4b32      	ldr	r3, [pc, #200]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c3ae:	689b      	ldr	r3, [r3, #8]
 800c3b0:	2238      	movs	r2, #56	@ 0x38
 800c3b2:	4013      	ands	r3, r2
 800c3b4:	2b18      	cmp	r3, #24
 800c3b6:	d10a      	bne.n	800c3ce <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800c3b8:	4b2f      	ldr	r3, [pc, #188]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c3ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3bc:	2202      	movs	r2, #2
 800c3be:	4013      	ands	r3, r2
 800c3c0:	d03c      	beq.n	800c43c <HAL_RCC_OscConfig+0x2f4>
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	699b      	ldr	r3, [r3, #24]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d138      	bne.n	800c43c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800c3ca:	2301      	movs	r3, #1
 800c3cc:	e216      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	699b      	ldr	r3, [r3, #24]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d019      	beq.n	800c40a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800c3d6:	4b28      	ldr	r3, [pc, #160]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c3d8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c3da:	4b27      	ldr	r3, [pc, #156]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c3dc:	2101      	movs	r1, #1
 800c3de:	430a      	orrs	r2, r1
 800c3e0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c3e2:	f7fd f9e9 	bl	80097b8 <HAL_GetTick>
 800c3e6:	0003      	movs	r3, r0
 800c3e8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c3ea:	e008      	b.n	800c3fe <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c3ec:	f7fd f9e4 	bl	80097b8 <HAL_GetTick>
 800c3f0:	0002      	movs	r2, r0
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	1ad3      	subs	r3, r2, r3
 800c3f6:	2b02      	cmp	r3, #2
 800c3f8:	d901      	bls.n	800c3fe <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800c3fa:	2303      	movs	r3, #3
 800c3fc:	e1fe      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c3fe:	4b1e      	ldr	r3, [pc, #120]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c400:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c402:	2202      	movs	r2, #2
 800c404:	4013      	ands	r3, r2
 800c406:	d0f1      	beq.n	800c3ec <HAL_RCC_OscConfig+0x2a4>
 800c408:	e018      	b.n	800c43c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800c40a:	4b1b      	ldr	r3, [pc, #108]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c40c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c40e:	4b1a      	ldr	r3, [pc, #104]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c410:	2101      	movs	r1, #1
 800c412:	438a      	bics	r2, r1
 800c414:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c416:	f7fd f9cf 	bl	80097b8 <HAL_GetTick>
 800c41a:	0003      	movs	r3, r0
 800c41c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c41e:	e008      	b.n	800c432 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c420:	f7fd f9ca 	bl	80097b8 <HAL_GetTick>
 800c424:	0002      	movs	r2, r0
 800c426:	693b      	ldr	r3, [r7, #16]
 800c428:	1ad3      	subs	r3, r2, r3
 800c42a:	2b02      	cmp	r3, #2
 800c42c:	d901      	bls.n	800c432 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800c42e:	2303      	movs	r3, #3
 800c430:	e1e4      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c432:	4b11      	ldr	r3, [pc, #68]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c434:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c436:	2202      	movs	r2, #2
 800c438:	4013      	ands	r3, r2
 800c43a:	d1f1      	bne.n	800c420 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	2204      	movs	r2, #4
 800c442:	4013      	ands	r3, r2
 800c444:	d100      	bne.n	800c448 <HAL_RCC_OscConfig+0x300>
 800c446:	e0c7      	b.n	800c5d8 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c448:	231f      	movs	r3, #31
 800c44a:	18fb      	adds	r3, r7, r3
 800c44c:	2200      	movs	r2, #0
 800c44e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800c450:	4b09      	ldr	r3, [pc, #36]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c452:	689b      	ldr	r3, [r3, #8]
 800c454:	2238      	movs	r2, #56	@ 0x38
 800c456:	4013      	ands	r3, r2
 800c458:	2b20      	cmp	r3, #32
 800c45a:	d11f      	bne.n	800c49c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800c45c:	4b06      	ldr	r3, [pc, #24]	@ (800c478 <HAL_RCC_OscConfig+0x330>)
 800c45e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c460:	2202      	movs	r2, #2
 800c462:	4013      	ands	r3, r2
 800c464:	d100      	bne.n	800c468 <HAL_RCC_OscConfig+0x320>
 800c466:	e0b7      	b.n	800c5d8 <HAL_RCC_OscConfig+0x490>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	689b      	ldr	r3, [r3, #8]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d000      	beq.n	800c472 <HAL_RCC_OscConfig+0x32a>
 800c470:	e0b2      	b.n	800c5d8 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800c472:	2301      	movs	r3, #1
 800c474:	e1c2      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
 800c476:	46c0      	nop			@ (mov r8, r8)
 800c478:	40021000 	.word	0x40021000
 800c47c:	fffeffff 	.word	0xfffeffff
 800c480:	fffbffff 	.word	0xfffbffff
 800c484:	ffff80ff 	.word	0xffff80ff
 800c488:	ffffc7ff 	.word	0xffffc7ff
 800c48c:	00f42400 	.word	0x00f42400
 800c490:	2000019c 	.word	0x2000019c
 800c494:	200001a0 	.word	0x200001a0
 800c498:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c49c:	4bb5      	ldr	r3, [pc, #724]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c49e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c4a0:	2380      	movs	r3, #128	@ 0x80
 800c4a2:	055b      	lsls	r3, r3, #21
 800c4a4:	4013      	ands	r3, r2
 800c4a6:	d101      	bne.n	800c4ac <HAL_RCC_OscConfig+0x364>
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	e000      	b.n	800c4ae <HAL_RCC_OscConfig+0x366>
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d011      	beq.n	800c4d6 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800c4b2:	4bb0      	ldr	r3, [pc, #704]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c4b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c4b6:	4baf      	ldr	r3, [pc, #700]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c4b8:	2180      	movs	r1, #128	@ 0x80
 800c4ba:	0549      	lsls	r1, r1, #21
 800c4bc:	430a      	orrs	r2, r1
 800c4be:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c4c0:	4bac      	ldr	r3, [pc, #688]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c4c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c4c4:	2380      	movs	r3, #128	@ 0x80
 800c4c6:	055b      	lsls	r3, r3, #21
 800c4c8:	4013      	ands	r3, r2
 800c4ca:	60fb      	str	r3, [r7, #12]
 800c4cc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800c4ce:	231f      	movs	r3, #31
 800c4d0:	18fb      	adds	r3, r7, r3
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c4d6:	4ba8      	ldr	r3, [pc, #672]	@ (800c778 <HAL_RCC_OscConfig+0x630>)
 800c4d8:	681a      	ldr	r2, [r3, #0]
 800c4da:	2380      	movs	r3, #128	@ 0x80
 800c4dc:	005b      	lsls	r3, r3, #1
 800c4de:	4013      	ands	r3, r2
 800c4e0:	d11a      	bne.n	800c518 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c4e2:	4ba5      	ldr	r3, [pc, #660]	@ (800c778 <HAL_RCC_OscConfig+0x630>)
 800c4e4:	681a      	ldr	r2, [r3, #0]
 800c4e6:	4ba4      	ldr	r3, [pc, #656]	@ (800c778 <HAL_RCC_OscConfig+0x630>)
 800c4e8:	2180      	movs	r1, #128	@ 0x80
 800c4ea:	0049      	lsls	r1, r1, #1
 800c4ec:	430a      	orrs	r2, r1
 800c4ee:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800c4f0:	f7fd f962 	bl	80097b8 <HAL_GetTick>
 800c4f4:	0003      	movs	r3, r0
 800c4f6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c4f8:	e008      	b.n	800c50c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c4fa:	f7fd f95d 	bl	80097b8 <HAL_GetTick>
 800c4fe:	0002      	movs	r2, r0
 800c500:	693b      	ldr	r3, [r7, #16]
 800c502:	1ad3      	subs	r3, r2, r3
 800c504:	2b02      	cmp	r3, #2
 800c506:	d901      	bls.n	800c50c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800c508:	2303      	movs	r3, #3
 800c50a:	e177      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c50c:	4b9a      	ldr	r3, [pc, #616]	@ (800c778 <HAL_RCC_OscConfig+0x630>)
 800c50e:	681a      	ldr	r2, [r3, #0]
 800c510:	2380      	movs	r3, #128	@ 0x80
 800c512:	005b      	lsls	r3, r3, #1
 800c514:	4013      	ands	r3, r2
 800c516:	d0f0      	beq.n	800c4fa <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	689b      	ldr	r3, [r3, #8]
 800c51c:	2b01      	cmp	r3, #1
 800c51e:	d106      	bne.n	800c52e <HAL_RCC_OscConfig+0x3e6>
 800c520:	4b94      	ldr	r3, [pc, #592]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c522:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c524:	4b93      	ldr	r3, [pc, #588]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c526:	2101      	movs	r1, #1
 800c528:	430a      	orrs	r2, r1
 800c52a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c52c:	e01c      	b.n	800c568 <HAL_RCC_OscConfig+0x420>
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	689b      	ldr	r3, [r3, #8]
 800c532:	2b05      	cmp	r3, #5
 800c534:	d10c      	bne.n	800c550 <HAL_RCC_OscConfig+0x408>
 800c536:	4b8f      	ldr	r3, [pc, #572]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c538:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c53a:	4b8e      	ldr	r3, [pc, #568]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c53c:	2104      	movs	r1, #4
 800c53e:	430a      	orrs	r2, r1
 800c540:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c542:	4b8c      	ldr	r3, [pc, #560]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c544:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c546:	4b8b      	ldr	r3, [pc, #556]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c548:	2101      	movs	r1, #1
 800c54a:	430a      	orrs	r2, r1
 800c54c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c54e:	e00b      	b.n	800c568 <HAL_RCC_OscConfig+0x420>
 800c550:	4b88      	ldr	r3, [pc, #544]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c552:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c554:	4b87      	ldr	r3, [pc, #540]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c556:	2101      	movs	r1, #1
 800c558:	438a      	bics	r2, r1
 800c55a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c55c:	4b85      	ldr	r3, [pc, #532]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c55e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c560:	4b84      	ldr	r3, [pc, #528]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c562:	2104      	movs	r1, #4
 800c564:	438a      	bics	r2, r1
 800c566:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	689b      	ldr	r3, [r3, #8]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d014      	beq.n	800c59a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c570:	f7fd f922 	bl	80097b8 <HAL_GetTick>
 800c574:	0003      	movs	r3, r0
 800c576:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c578:	e009      	b.n	800c58e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c57a:	f7fd f91d 	bl	80097b8 <HAL_GetTick>
 800c57e:	0002      	movs	r2, r0
 800c580:	693b      	ldr	r3, [r7, #16]
 800c582:	1ad3      	subs	r3, r2, r3
 800c584:	4a7d      	ldr	r2, [pc, #500]	@ (800c77c <HAL_RCC_OscConfig+0x634>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d901      	bls.n	800c58e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800c58a:	2303      	movs	r3, #3
 800c58c:	e136      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c58e:	4b79      	ldr	r3, [pc, #484]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c590:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c592:	2202      	movs	r2, #2
 800c594:	4013      	ands	r3, r2
 800c596:	d0f0      	beq.n	800c57a <HAL_RCC_OscConfig+0x432>
 800c598:	e013      	b.n	800c5c2 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c59a:	f7fd f90d 	bl	80097b8 <HAL_GetTick>
 800c59e:	0003      	movs	r3, r0
 800c5a0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c5a2:	e009      	b.n	800c5b8 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c5a4:	f7fd f908 	bl	80097b8 <HAL_GetTick>
 800c5a8:	0002      	movs	r2, r0
 800c5aa:	693b      	ldr	r3, [r7, #16]
 800c5ac:	1ad3      	subs	r3, r2, r3
 800c5ae:	4a73      	ldr	r2, [pc, #460]	@ (800c77c <HAL_RCC_OscConfig+0x634>)
 800c5b0:	4293      	cmp	r3, r2
 800c5b2:	d901      	bls.n	800c5b8 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800c5b4:	2303      	movs	r3, #3
 800c5b6:	e121      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c5b8:	4b6e      	ldr	r3, [pc, #440]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c5ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c5bc:	2202      	movs	r2, #2
 800c5be:	4013      	ands	r3, r2
 800c5c0:	d1f0      	bne.n	800c5a4 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800c5c2:	231f      	movs	r3, #31
 800c5c4:	18fb      	adds	r3, r7, r3
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	2b01      	cmp	r3, #1
 800c5ca:	d105      	bne.n	800c5d8 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800c5cc:	4b69      	ldr	r3, [pc, #420]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c5ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c5d0:	4b68      	ldr	r3, [pc, #416]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c5d2:	496b      	ldr	r1, [pc, #428]	@ (800c780 <HAL_RCC_OscConfig+0x638>)
 800c5d4:	400a      	ands	r2, r1
 800c5d6:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	2220      	movs	r2, #32
 800c5de:	4013      	ands	r3, r2
 800c5e0:	d039      	beq.n	800c656 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	69db      	ldr	r3, [r3, #28]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d01b      	beq.n	800c622 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c5ea:	4b62      	ldr	r3, [pc, #392]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c5ec:	681a      	ldr	r2, [r3, #0]
 800c5ee:	4b61      	ldr	r3, [pc, #388]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c5f0:	2180      	movs	r1, #128	@ 0x80
 800c5f2:	03c9      	lsls	r1, r1, #15
 800c5f4:	430a      	orrs	r2, r1
 800c5f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5f8:	f7fd f8de 	bl	80097b8 <HAL_GetTick>
 800c5fc:	0003      	movs	r3, r0
 800c5fe:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800c600:	e008      	b.n	800c614 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c602:	f7fd f8d9 	bl	80097b8 <HAL_GetTick>
 800c606:	0002      	movs	r2, r0
 800c608:	693b      	ldr	r3, [r7, #16]
 800c60a:	1ad3      	subs	r3, r2, r3
 800c60c:	2b02      	cmp	r3, #2
 800c60e:	d901      	bls.n	800c614 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800c610:	2303      	movs	r3, #3
 800c612:	e0f3      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800c614:	4b57      	ldr	r3, [pc, #348]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c616:	681a      	ldr	r2, [r3, #0]
 800c618:	2380      	movs	r3, #128	@ 0x80
 800c61a:	041b      	lsls	r3, r3, #16
 800c61c:	4013      	ands	r3, r2
 800c61e:	d0f0      	beq.n	800c602 <HAL_RCC_OscConfig+0x4ba>
 800c620:	e019      	b.n	800c656 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c622:	4b54      	ldr	r3, [pc, #336]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c624:	681a      	ldr	r2, [r3, #0]
 800c626:	4b53      	ldr	r3, [pc, #332]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c628:	4956      	ldr	r1, [pc, #344]	@ (800c784 <HAL_RCC_OscConfig+0x63c>)
 800c62a:	400a      	ands	r2, r1
 800c62c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c62e:	f7fd f8c3 	bl	80097b8 <HAL_GetTick>
 800c632:	0003      	movs	r3, r0
 800c634:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800c636:	e008      	b.n	800c64a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c638:	f7fd f8be 	bl	80097b8 <HAL_GetTick>
 800c63c:	0002      	movs	r2, r0
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	1ad3      	subs	r3, r2, r3
 800c642:	2b02      	cmp	r3, #2
 800c644:	d901      	bls.n	800c64a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800c646:	2303      	movs	r3, #3
 800c648:	e0d8      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800c64a:	4b4a      	ldr	r3, [pc, #296]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c64c:	681a      	ldr	r2, [r3, #0]
 800c64e:	2380      	movs	r3, #128	@ 0x80
 800c650:	041b      	lsls	r3, r3, #16
 800c652:	4013      	ands	r3, r2
 800c654:	d1f0      	bne.n	800c638 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	6a1b      	ldr	r3, [r3, #32]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d100      	bne.n	800c660 <HAL_RCC_OscConfig+0x518>
 800c65e:	e0cc      	b.n	800c7fa <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c660:	4b44      	ldr	r3, [pc, #272]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c662:	689b      	ldr	r3, [r3, #8]
 800c664:	2238      	movs	r2, #56	@ 0x38
 800c666:	4013      	ands	r3, r2
 800c668:	2b10      	cmp	r3, #16
 800c66a:	d100      	bne.n	800c66e <HAL_RCC_OscConfig+0x526>
 800c66c:	e07b      	b.n	800c766 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6a1b      	ldr	r3, [r3, #32]
 800c672:	2b02      	cmp	r3, #2
 800c674:	d156      	bne.n	800c724 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c676:	4b3f      	ldr	r3, [pc, #252]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c678:	681a      	ldr	r2, [r3, #0]
 800c67a:	4b3e      	ldr	r3, [pc, #248]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c67c:	4942      	ldr	r1, [pc, #264]	@ (800c788 <HAL_RCC_OscConfig+0x640>)
 800c67e:	400a      	ands	r2, r1
 800c680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c682:	f7fd f899 	bl	80097b8 <HAL_GetTick>
 800c686:	0003      	movs	r3, r0
 800c688:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c68a:	e008      	b.n	800c69e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c68c:	f7fd f894 	bl	80097b8 <HAL_GetTick>
 800c690:	0002      	movs	r2, r0
 800c692:	693b      	ldr	r3, [r7, #16]
 800c694:	1ad3      	subs	r3, r2, r3
 800c696:	2b02      	cmp	r3, #2
 800c698:	d901      	bls.n	800c69e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800c69a:	2303      	movs	r3, #3
 800c69c:	e0ae      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c69e:	4b35      	ldr	r3, [pc, #212]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c6a0:	681a      	ldr	r2, [r3, #0]
 800c6a2:	2380      	movs	r3, #128	@ 0x80
 800c6a4:	049b      	lsls	r3, r3, #18
 800c6a6:	4013      	ands	r3, r2
 800c6a8:	d1f0      	bne.n	800c68c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c6aa:	4b32      	ldr	r3, [pc, #200]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c6ac:	68db      	ldr	r3, [r3, #12]
 800c6ae:	4a37      	ldr	r2, [pc, #220]	@ (800c78c <HAL_RCC_OscConfig+0x644>)
 800c6b0:	4013      	ands	r3, r2
 800c6b2:	0019      	movs	r1, r3
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6bc:	431a      	orrs	r2, r3
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6c2:	021b      	lsls	r3, r3, #8
 800c6c4:	431a      	orrs	r2, r3
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6ca:	431a      	orrs	r2, r3
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6d0:	431a      	orrs	r2, r3
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6d6:	431a      	orrs	r2, r3
 800c6d8:	4b26      	ldr	r3, [pc, #152]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c6da:	430a      	orrs	r2, r1
 800c6dc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c6de:	4b25      	ldr	r3, [pc, #148]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c6e0:	681a      	ldr	r2, [r3, #0]
 800c6e2:	4b24      	ldr	r3, [pc, #144]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c6e4:	2180      	movs	r1, #128	@ 0x80
 800c6e6:	0449      	lsls	r1, r1, #17
 800c6e8:	430a      	orrs	r2, r1
 800c6ea:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800c6ec:	4b21      	ldr	r3, [pc, #132]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c6ee:	68da      	ldr	r2, [r3, #12]
 800c6f0:	4b20      	ldr	r3, [pc, #128]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c6f2:	2180      	movs	r1, #128	@ 0x80
 800c6f4:	0549      	lsls	r1, r1, #21
 800c6f6:	430a      	orrs	r2, r1
 800c6f8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6fa:	f7fd f85d 	bl	80097b8 <HAL_GetTick>
 800c6fe:	0003      	movs	r3, r0
 800c700:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c702:	e008      	b.n	800c716 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c704:	f7fd f858 	bl	80097b8 <HAL_GetTick>
 800c708:	0002      	movs	r2, r0
 800c70a:	693b      	ldr	r3, [r7, #16]
 800c70c:	1ad3      	subs	r3, r2, r3
 800c70e:	2b02      	cmp	r3, #2
 800c710:	d901      	bls.n	800c716 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800c712:	2303      	movs	r3, #3
 800c714:	e072      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c716:	4b17      	ldr	r3, [pc, #92]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c718:	681a      	ldr	r2, [r3, #0]
 800c71a:	2380      	movs	r3, #128	@ 0x80
 800c71c:	049b      	lsls	r3, r3, #18
 800c71e:	4013      	ands	r3, r2
 800c720:	d0f0      	beq.n	800c704 <HAL_RCC_OscConfig+0x5bc>
 800c722:	e06a      	b.n	800c7fa <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c724:	4b13      	ldr	r3, [pc, #76]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c726:	681a      	ldr	r2, [r3, #0]
 800c728:	4b12      	ldr	r3, [pc, #72]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c72a:	4917      	ldr	r1, [pc, #92]	@ (800c788 <HAL_RCC_OscConfig+0x640>)
 800c72c:	400a      	ands	r2, r1
 800c72e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c730:	f7fd f842 	bl	80097b8 <HAL_GetTick>
 800c734:	0003      	movs	r3, r0
 800c736:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c738:	e008      	b.n	800c74c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c73a:	f7fd f83d 	bl	80097b8 <HAL_GetTick>
 800c73e:	0002      	movs	r2, r0
 800c740:	693b      	ldr	r3, [r7, #16]
 800c742:	1ad3      	subs	r3, r2, r3
 800c744:	2b02      	cmp	r3, #2
 800c746:	d901      	bls.n	800c74c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800c748:	2303      	movs	r3, #3
 800c74a:	e057      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c74c:	4b09      	ldr	r3, [pc, #36]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c74e:	681a      	ldr	r2, [r3, #0]
 800c750:	2380      	movs	r3, #128	@ 0x80
 800c752:	049b      	lsls	r3, r3, #18
 800c754:	4013      	ands	r3, r2
 800c756:	d1f0      	bne.n	800c73a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800c758:	4b06      	ldr	r3, [pc, #24]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c75a:	68da      	ldr	r2, [r3, #12]
 800c75c:	4b05      	ldr	r3, [pc, #20]	@ (800c774 <HAL_RCC_OscConfig+0x62c>)
 800c75e:	490c      	ldr	r1, [pc, #48]	@ (800c790 <HAL_RCC_OscConfig+0x648>)
 800c760:	400a      	ands	r2, r1
 800c762:	60da      	str	r2, [r3, #12]
 800c764:	e049      	b.n	800c7fa <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6a1b      	ldr	r3, [r3, #32]
 800c76a:	2b01      	cmp	r3, #1
 800c76c:	d112      	bne.n	800c794 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800c76e:	2301      	movs	r3, #1
 800c770:	e044      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
 800c772:	46c0      	nop			@ (mov r8, r8)
 800c774:	40021000 	.word	0x40021000
 800c778:	40007000 	.word	0x40007000
 800c77c:	00001388 	.word	0x00001388
 800c780:	efffffff 	.word	0xefffffff
 800c784:	ffbfffff 	.word	0xffbfffff
 800c788:	feffffff 	.word	0xfeffffff
 800c78c:	11c1808c 	.word	0x11c1808c
 800c790:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800c794:	4b1b      	ldr	r3, [pc, #108]	@ (800c804 <HAL_RCC_OscConfig+0x6bc>)
 800c796:	68db      	ldr	r3, [r3, #12]
 800c798:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c79a:	697b      	ldr	r3, [r7, #20]
 800c79c:	2203      	movs	r2, #3
 800c79e:	401a      	ands	r2, r3
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7a4:	429a      	cmp	r2, r3
 800c7a6:	d126      	bne.n	800c7f6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c7a8:	697b      	ldr	r3, [r7, #20]
 800c7aa:	2270      	movs	r2, #112	@ 0x70
 800c7ac:	401a      	ands	r2, r3
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d11f      	bne.n	800c7f6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c7b6:	697a      	ldr	r2, [r7, #20]
 800c7b8:	23fe      	movs	r3, #254	@ 0xfe
 800c7ba:	01db      	lsls	r3, r3, #7
 800c7bc:	401a      	ands	r2, r3
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7c2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c7c4:	429a      	cmp	r2, r3
 800c7c6:	d116      	bne.n	800c7f6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c7c8:	697a      	ldr	r2, [r7, #20]
 800c7ca:	23f8      	movs	r3, #248	@ 0xf8
 800c7cc:	039b      	lsls	r3, r3, #14
 800c7ce:	401a      	ands	r2, r3
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c7d4:	429a      	cmp	r2, r3
 800c7d6:	d10e      	bne.n	800c7f6 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c7d8:	697a      	ldr	r2, [r7, #20]
 800c7da:	23e0      	movs	r3, #224	@ 0xe0
 800c7dc:	051b      	lsls	r3, r3, #20
 800c7de:	401a      	ands	r2, r3
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	d106      	bne.n	800c7f6 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c7e8:	697b      	ldr	r3, [r7, #20]
 800c7ea:	0f5b      	lsrs	r3, r3, #29
 800c7ec:	075a      	lsls	r2, r3, #29
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c7f2:	429a      	cmp	r2, r3
 800c7f4:	d001      	beq.n	800c7fa <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	e000      	b.n	800c7fc <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800c7fa:	2300      	movs	r3, #0
}
 800c7fc:	0018      	movs	r0, r3
 800c7fe:	46bd      	mov	sp, r7
 800c800:	b008      	add	sp, #32
 800c802:	bd80      	pop	{r7, pc}
 800c804:	40021000 	.word	0x40021000

0800c808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b084      	sub	sp, #16
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
 800c810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d101      	bne.n	800c81c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c818:	2301      	movs	r3, #1
 800c81a:	e0e9      	b.n	800c9f0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c81c:	4b76      	ldr	r3, [pc, #472]	@ (800c9f8 <HAL_RCC_ClockConfig+0x1f0>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	2207      	movs	r2, #7
 800c822:	4013      	ands	r3, r2
 800c824:	683a      	ldr	r2, [r7, #0]
 800c826:	429a      	cmp	r2, r3
 800c828:	d91e      	bls.n	800c868 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c82a:	4b73      	ldr	r3, [pc, #460]	@ (800c9f8 <HAL_RCC_ClockConfig+0x1f0>)
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	2207      	movs	r2, #7
 800c830:	4393      	bics	r3, r2
 800c832:	0019      	movs	r1, r3
 800c834:	4b70      	ldr	r3, [pc, #448]	@ (800c9f8 <HAL_RCC_ClockConfig+0x1f0>)
 800c836:	683a      	ldr	r2, [r7, #0]
 800c838:	430a      	orrs	r2, r1
 800c83a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c83c:	f7fc ffbc 	bl	80097b8 <HAL_GetTick>
 800c840:	0003      	movs	r3, r0
 800c842:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c844:	e009      	b.n	800c85a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c846:	f7fc ffb7 	bl	80097b8 <HAL_GetTick>
 800c84a:	0002      	movs	r2, r0
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	1ad3      	subs	r3, r2, r3
 800c850:	4a6a      	ldr	r2, [pc, #424]	@ (800c9fc <HAL_RCC_ClockConfig+0x1f4>)
 800c852:	4293      	cmp	r3, r2
 800c854:	d901      	bls.n	800c85a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800c856:	2303      	movs	r3, #3
 800c858:	e0ca      	b.n	800c9f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c85a:	4b67      	ldr	r3, [pc, #412]	@ (800c9f8 <HAL_RCC_ClockConfig+0x1f0>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	2207      	movs	r2, #7
 800c860:	4013      	ands	r3, r2
 800c862:	683a      	ldr	r2, [r7, #0]
 800c864:	429a      	cmp	r2, r3
 800c866:	d1ee      	bne.n	800c846 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	2202      	movs	r2, #2
 800c86e:	4013      	ands	r3, r2
 800c870:	d015      	beq.n	800c89e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	2204      	movs	r2, #4
 800c878:	4013      	ands	r3, r2
 800c87a:	d006      	beq.n	800c88a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800c87c:	4b60      	ldr	r3, [pc, #384]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c87e:	689a      	ldr	r2, [r3, #8]
 800c880:	4b5f      	ldr	r3, [pc, #380]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c882:	21e0      	movs	r1, #224	@ 0xe0
 800c884:	01c9      	lsls	r1, r1, #7
 800c886:	430a      	orrs	r2, r1
 800c888:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c88a:	4b5d      	ldr	r3, [pc, #372]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	4a5d      	ldr	r2, [pc, #372]	@ (800ca04 <HAL_RCC_ClockConfig+0x1fc>)
 800c890:	4013      	ands	r3, r2
 800c892:	0019      	movs	r1, r3
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	689a      	ldr	r2, [r3, #8]
 800c898:	4b59      	ldr	r3, [pc, #356]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c89a:	430a      	orrs	r2, r1
 800c89c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	2201      	movs	r2, #1
 800c8a4:	4013      	ands	r3, r2
 800c8a6:	d057      	beq.n	800c958 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	685b      	ldr	r3, [r3, #4]
 800c8ac:	2b01      	cmp	r3, #1
 800c8ae:	d107      	bne.n	800c8c0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c8b0:	4b53      	ldr	r3, [pc, #332]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c8b2:	681a      	ldr	r2, [r3, #0]
 800c8b4:	2380      	movs	r3, #128	@ 0x80
 800c8b6:	029b      	lsls	r3, r3, #10
 800c8b8:	4013      	ands	r3, r2
 800c8ba:	d12b      	bne.n	800c914 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c8bc:	2301      	movs	r3, #1
 800c8be:	e097      	b.n	800c9f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	2b02      	cmp	r3, #2
 800c8c6:	d107      	bne.n	800c8d8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c8c8:	4b4d      	ldr	r3, [pc, #308]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c8ca:	681a      	ldr	r2, [r3, #0]
 800c8cc:	2380      	movs	r3, #128	@ 0x80
 800c8ce:	049b      	lsls	r3, r3, #18
 800c8d0:	4013      	ands	r3, r2
 800c8d2:	d11f      	bne.n	800c914 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c8d4:	2301      	movs	r3, #1
 800c8d6:	e08b      	b.n	800c9f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	685b      	ldr	r3, [r3, #4]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d107      	bne.n	800c8f0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c8e0:	4b47      	ldr	r3, [pc, #284]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c8e2:	681a      	ldr	r2, [r3, #0]
 800c8e4:	2380      	movs	r3, #128	@ 0x80
 800c8e6:	00db      	lsls	r3, r3, #3
 800c8e8:	4013      	ands	r3, r2
 800c8ea:	d113      	bne.n	800c914 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	e07f      	b.n	800c9f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	2b03      	cmp	r3, #3
 800c8f6:	d106      	bne.n	800c906 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c8f8:	4b41      	ldr	r3, [pc, #260]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c8fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8fc:	2202      	movs	r2, #2
 800c8fe:	4013      	ands	r3, r2
 800c900:	d108      	bne.n	800c914 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c902:	2301      	movs	r3, #1
 800c904:	e074      	b.n	800c9f0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c906:	4b3e      	ldr	r3, [pc, #248]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c90a:	2202      	movs	r2, #2
 800c90c:	4013      	ands	r3, r2
 800c90e:	d101      	bne.n	800c914 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c910:	2301      	movs	r3, #1
 800c912:	e06d      	b.n	800c9f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c914:	4b3a      	ldr	r3, [pc, #232]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c916:	689b      	ldr	r3, [r3, #8]
 800c918:	2207      	movs	r2, #7
 800c91a:	4393      	bics	r3, r2
 800c91c:	0019      	movs	r1, r3
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	685a      	ldr	r2, [r3, #4]
 800c922:	4b37      	ldr	r3, [pc, #220]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c924:	430a      	orrs	r2, r1
 800c926:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c928:	f7fc ff46 	bl	80097b8 <HAL_GetTick>
 800c92c:	0003      	movs	r3, r0
 800c92e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c930:	e009      	b.n	800c946 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c932:	f7fc ff41 	bl	80097b8 <HAL_GetTick>
 800c936:	0002      	movs	r2, r0
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	1ad3      	subs	r3, r2, r3
 800c93c:	4a2f      	ldr	r2, [pc, #188]	@ (800c9fc <HAL_RCC_ClockConfig+0x1f4>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	d901      	bls.n	800c946 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800c942:	2303      	movs	r3, #3
 800c944:	e054      	b.n	800c9f0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c946:	4b2e      	ldr	r3, [pc, #184]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c948:	689b      	ldr	r3, [r3, #8]
 800c94a:	2238      	movs	r2, #56	@ 0x38
 800c94c:	401a      	ands	r2, r3
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	685b      	ldr	r3, [r3, #4]
 800c952:	00db      	lsls	r3, r3, #3
 800c954:	429a      	cmp	r2, r3
 800c956:	d1ec      	bne.n	800c932 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c958:	4b27      	ldr	r3, [pc, #156]	@ (800c9f8 <HAL_RCC_ClockConfig+0x1f0>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	2207      	movs	r2, #7
 800c95e:	4013      	ands	r3, r2
 800c960:	683a      	ldr	r2, [r7, #0]
 800c962:	429a      	cmp	r2, r3
 800c964:	d21e      	bcs.n	800c9a4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c966:	4b24      	ldr	r3, [pc, #144]	@ (800c9f8 <HAL_RCC_ClockConfig+0x1f0>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	2207      	movs	r2, #7
 800c96c:	4393      	bics	r3, r2
 800c96e:	0019      	movs	r1, r3
 800c970:	4b21      	ldr	r3, [pc, #132]	@ (800c9f8 <HAL_RCC_ClockConfig+0x1f0>)
 800c972:	683a      	ldr	r2, [r7, #0]
 800c974:	430a      	orrs	r2, r1
 800c976:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c978:	f7fc ff1e 	bl	80097b8 <HAL_GetTick>
 800c97c:	0003      	movs	r3, r0
 800c97e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c980:	e009      	b.n	800c996 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c982:	f7fc ff19 	bl	80097b8 <HAL_GetTick>
 800c986:	0002      	movs	r2, r0
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	1ad3      	subs	r3, r2, r3
 800c98c:	4a1b      	ldr	r2, [pc, #108]	@ (800c9fc <HAL_RCC_ClockConfig+0x1f4>)
 800c98e:	4293      	cmp	r3, r2
 800c990:	d901      	bls.n	800c996 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800c992:	2303      	movs	r3, #3
 800c994:	e02c      	b.n	800c9f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c996:	4b18      	ldr	r3, [pc, #96]	@ (800c9f8 <HAL_RCC_ClockConfig+0x1f0>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	2207      	movs	r2, #7
 800c99c:	4013      	ands	r3, r2
 800c99e:	683a      	ldr	r2, [r7, #0]
 800c9a0:	429a      	cmp	r2, r3
 800c9a2:	d1ee      	bne.n	800c982 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	2204      	movs	r2, #4
 800c9aa:	4013      	ands	r3, r2
 800c9ac:	d009      	beq.n	800c9c2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800c9ae:	4b14      	ldr	r3, [pc, #80]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c9b0:	689b      	ldr	r3, [r3, #8]
 800c9b2:	4a15      	ldr	r2, [pc, #84]	@ (800ca08 <HAL_RCC_ClockConfig+0x200>)
 800c9b4:	4013      	ands	r3, r2
 800c9b6:	0019      	movs	r1, r3
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	68da      	ldr	r2, [r3, #12]
 800c9bc:	4b10      	ldr	r3, [pc, #64]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c9be:	430a      	orrs	r2, r1
 800c9c0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800c9c2:	f000 f829 	bl	800ca18 <HAL_RCC_GetSysClockFreq>
 800c9c6:	0001      	movs	r1, r0
 800c9c8:	4b0d      	ldr	r3, [pc, #52]	@ (800ca00 <HAL_RCC_ClockConfig+0x1f8>)
 800c9ca:	689b      	ldr	r3, [r3, #8]
 800c9cc:	0a1b      	lsrs	r3, r3, #8
 800c9ce:	220f      	movs	r2, #15
 800c9d0:	401a      	ands	r2, r3
 800c9d2:	4b0e      	ldr	r3, [pc, #56]	@ (800ca0c <HAL_RCC_ClockConfig+0x204>)
 800c9d4:	0092      	lsls	r2, r2, #2
 800c9d6:	58d3      	ldr	r3, [r2, r3]
 800c9d8:	221f      	movs	r2, #31
 800c9da:	4013      	ands	r3, r2
 800c9dc:	000a      	movs	r2, r1
 800c9de:	40da      	lsrs	r2, r3
 800c9e0:	4b0b      	ldr	r3, [pc, #44]	@ (800ca10 <HAL_RCC_ClockConfig+0x208>)
 800c9e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c9e4:	4b0b      	ldr	r3, [pc, #44]	@ (800ca14 <HAL_RCC_ClockConfig+0x20c>)
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	0018      	movs	r0, r3
 800c9ea:	f7fc fe89 	bl	8009700 <HAL_InitTick>
 800c9ee:	0003      	movs	r3, r0
}
 800c9f0:	0018      	movs	r0, r3
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	b004      	add	sp, #16
 800c9f6:	bd80      	pop	{r7, pc}
 800c9f8:	40022000 	.word	0x40022000
 800c9fc:	00001388 	.word	0x00001388
 800ca00:	40021000 	.word	0x40021000
 800ca04:	fffff0ff 	.word	0xfffff0ff
 800ca08:	ffff8fff 	.word	0xffff8fff
 800ca0c:	0801541c 	.word	0x0801541c
 800ca10:	2000019c 	.word	0x2000019c
 800ca14:	200001a0 	.word	0x200001a0

0800ca18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b086      	sub	sp, #24
 800ca1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ca1e:	4b3c      	ldr	r3, [pc, #240]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca20:	689b      	ldr	r3, [r3, #8]
 800ca22:	2238      	movs	r2, #56	@ 0x38
 800ca24:	4013      	ands	r3, r2
 800ca26:	d10f      	bne.n	800ca48 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800ca28:	4b39      	ldr	r3, [pc, #228]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	0adb      	lsrs	r3, r3, #11
 800ca2e:	2207      	movs	r2, #7
 800ca30:	4013      	ands	r3, r2
 800ca32:	2201      	movs	r2, #1
 800ca34:	409a      	lsls	r2, r3
 800ca36:	0013      	movs	r3, r2
 800ca38:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800ca3a:	6839      	ldr	r1, [r7, #0]
 800ca3c:	4835      	ldr	r0, [pc, #212]	@ (800cb14 <HAL_RCC_GetSysClockFreq+0xfc>)
 800ca3e:	f7f9 fbc5 	bl	80061cc <__udivsi3>
 800ca42:	0003      	movs	r3, r0
 800ca44:	613b      	str	r3, [r7, #16]
 800ca46:	e05d      	b.n	800cb04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ca48:	4b31      	ldr	r3, [pc, #196]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca4a:	689b      	ldr	r3, [r3, #8]
 800ca4c:	2238      	movs	r2, #56	@ 0x38
 800ca4e:	4013      	ands	r3, r2
 800ca50:	2b08      	cmp	r3, #8
 800ca52:	d102      	bne.n	800ca5a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ca54:	4b30      	ldr	r3, [pc, #192]	@ (800cb18 <HAL_RCC_GetSysClockFreq+0x100>)
 800ca56:	613b      	str	r3, [r7, #16]
 800ca58:	e054      	b.n	800cb04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ca5a:	4b2d      	ldr	r3, [pc, #180]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca5c:	689b      	ldr	r3, [r3, #8]
 800ca5e:	2238      	movs	r2, #56	@ 0x38
 800ca60:	4013      	ands	r3, r2
 800ca62:	2b10      	cmp	r3, #16
 800ca64:	d138      	bne.n	800cad8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800ca66:	4b2a      	ldr	r3, [pc, #168]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca68:	68db      	ldr	r3, [r3, #12]
 800ca6a:	2203      	movs	r2, #3
 800ca6c:	4013      	ands	r3, r2
 800ca6e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ca70:	4b27      	ldr	r3, [pc, #156]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca72:	68db      	ldr	r3, [r3, #12]
 800ca74:	091b      	lsrs	r3, r3, #4
 800ca76:	2207      	movs	r2, #7
 800ca78:	4013      	ands	r3, r2
 800ca7a:	3301      	adds	r3, #1
 800ca7c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	2b03      	cmp	r3, #3
 800ca82:	d10d      	bne.n	800caa0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ca84:	68b9      	ldr	r1, [r7, #8]
 800ca86:	4824      	ldr	r0, [pc, #144]	@ (800cb18 <HAL_RCC_GetSysClockFreq+0x100>)
 800ca88:	f7f9 fba0 	bl	80061cc <__udivsi3>
 800ca8c:	0003      	movs	r3, r0
 800ca8e:	0019      	movs	r1, r3
 800ca90:	4b1f      	ldr	r3, [pc, #124]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca92:	68db      	ldr	r3, [r3, #12]
 800ca94:	0a1b      	lsrs	r3, r3, #8
 800ca96:	227f      	movs	r2, #127	@ 0x7f
 800ca98:	4013      	ands	r3, r2
 800ca9a:	434b      	muls	r3, r1
 800ca9c:	617b      	str	r3, [r7, #20]
        break;
 800ca9e:	e00d      	b.n	800cabc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800caa0:	68b9      	ldr	r1, [r7, #8]
 800caa2:	481c      	ldr	r0, [pc, #112]	@ (800cb14 <HAL_RCC_GetSysClockFreq+0xfc>)
 800caa4:	f7f9 fb92 	bl	80061cc <__udivsi3>
 800caa8:	0003      	movs	r3, r0
 800caaa:	0019      	movs	r1, r3
 800caac:	4b18      	ldr	r3, [pc, #96]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800caae:	68db      	ldr	r3, [r3, #12]
 800cab0:	0a1b      	lsrs	r3, r3, #8
 800cab2:	227f      	movs	r2, #127	@ 0x7f
 800cab4:	4013      	ands	r3, r2
 800cab6:	434b      	muls	r3, r1
 800cab8:	617b      	str	r3, [r7, #20]
        break;
 800caba:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800cabc:	4b14      	ldr	r3, [pc, #80]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800cabe:	68db      	ldr	r3, [r3, #12]
 800cac0:	0f5b      	lsrs	r3, r3, #29
 800cac2:	2207      	movs	r2, #7
 800cac4:	4013      	ands	r3, r2
 800cac6:	3301      	adds	r3, #1
 800cac8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800caca:	6879      	ldr	r1, [r7, #4]
 800cacc:	6978      	ldr	r0, [r7, #20]
 800cace:	f7f9 fb7d 	bl	80061cc <__udivsi3>
 800cad2:	0003      	movs	r3, r0
 800cad4:	613b      	str	r3, [r7, #16]
 800cad6:	e015      	b.n	800cb04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800cad8:	4b0d      	ldr	r3, [pc, #52]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800cada:	689b      	ldr	r3, [r3, #8]
 800cadc:	2238      	movs	r2, #56	@ 0x38
 800cade:	4013      	ands	r3, r2
 800cae0:	2b20      	cmp	r3, #32
 800cae2:	d103      	bne.n	800caec <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800cae4:	2380      	movs	r3, #128	@ 0x80
 800cae6:	021b      	lsls	r3, r3, #8
 800cae8:	613b      	str	r3, [r7, #16]
 800caea:	e00b      	b.n	800cb04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800caec:	4b08      	ldr	r3, [pc, #32]	@ (800cb10 <HAL_RCC_GetSysClockFreq+0xf8>)
 800caee:	689b      	ldr	r3, [r3, #8]
 800caf0:	2238      	movs	r2, #56	@ 0x38
 800caf2:	4013      	ands	r3, r2
 800caf4:	2b18      	cmp	r3, #24
 800caf6:	d103      	bne.n	800cb00 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800caf8:	23fa      	movs	r3, #250	@ 0xfa
 800cafa:	01db      	lsls	r3, r3, #7
 800cafc:	613b      	str	r3, [r7, #16]
 800cafe:	e001      	b.n	800cb04 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800cb00:	2300      	movs	r3, #0
 800cb02:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800cb04:	693b      	ldr	r3, [r7, #16]
}
 800cb06:	0018      	movs	r0, r3
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	b006      	add	sp, #24
 800cb0c:	bd80      	pop	{r7, pc}
 800cb0e:	46c0      	nop			@ (mov r8, r8)
 800cb10:	40021000 	.word	0x40021000
 800cb14:	00f42400 	.word	0x00f42400
 800cb18:	007a1200 	.word	0x007a1200

0800cb1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cb1c:	b580      	push	{r7, lr}
 800cb1e:	b086      	sub	sp, #24
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800cb24:	2313      	movs	r3, #19
 800cb26:	18fb      	adds	r3, r7, r3
 800cb28:	2200      	movs	r2, #0
 800cb2a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800cb2c:	2312      	movs	r3, #18
 800cb2e:	18fb      	adds	r3, r7, r3
 800cb30:	2200      	movs	r2, #0
 800cb32:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681a      	ldr	r2, [r3, #0]
 800cb38:	2380      	movs	r3, #128	@ 0x80
 800cb3a:	029b      	lsls	r3, r3, #10
 800cb3c:	4013      	ands	r3, r2
 800cb3e:	d100      	bne.n	800cb42 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800cb40:	e0ad      	b.n	800cc9e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cb42:	2011      	movs	r0, #17
 800cb44:	183b      	adds	r3, r7, r0
 800cb46:	2200      	movs	r2, #0
 800cb48:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cb4a:	4b47      	ldr	r3, [pc, #284]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cb4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb4e:	2380      	movs	r3, #128	@ 0x80
 800cb50:	055b      	lsls	r3, r3, #21
 800cb52:	4013      	ands	r3, r2
 800cb54:	d110      	bne.n	800cb78 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cb56:	4b44      	ldr	r3, [pc, #272]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cb58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb5a:	4b43      	ldr	r3, [pc, #268]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cb5c:	2180      	movs	r1, #128	@ 0x80
 800cb5e:	0549      	lsls	r1, r1, #21
 800cb60:	430a      	orrs	r2, r1
 800cb62:	63da      	str	r2, [r3, #60]	@ 0x3c
 800cb64:	4b40      	ldr	r3, [pc, #256]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cb66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb68:	2380      	movs	r3, #128	@ 0x80
 800cb6a:	055b      	lsls	r3, r3, #21
 800cb6c:	4013      	ands	r3, r2
 800cb6e:	60bb      	str	r3, [r7, #8]
 800cb70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cb72:	183b      	adds	r3, r7, r0
 800cb74:	2201      	movs	r2, #1
 800cb76:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cb78:	4b3c      	ldr	r3, [pc, #240]	@ (800cc6c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800cb7a:	681a      	ldr	r2, [r3, #0]
 800cb7c:	4b3b      	ldr	r3, [pc, #236]	@ (800cc6c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800cb7e:	2180      	movs	r1, #128	@ 0x80
 800cb80:	0049      	lsls	r1, r1, #1
 800cb82:	430a      	orrs	r2, r1
 800cb84:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cb86:	f7fc fe17 	bl	80097b8 <HAL_GetTick>
 800cb8a:	0003      	movs	r3, r0
 800cb8c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cb8e:	e00b      	b.n	800cba8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cb90:	f7fc fe12 	bl	80097b8 <HAL_GetTick>
 800cb94:	0002      	movs	r2, r0
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	1ad3      	subs	r3, r2, r3
 800cb9a:	2b02      	cmp	r3, #2
 800cb9c:	d904      	bls.n	800cba8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800cb9e:	2313      	movs	r3, #19
 800cba0:	18fb      	adds	r3, r7, r3
 800cba2:	2203      	movs	r2, #3
 800cba4:	701a      	strb	r2, [r3, #0]
        break;
 800cba6:	e005      	b.n	800cbb4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cba8:	4b30      	ldr	r3, [pc, #192]	@ (800cc6c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800cbaa:	681a      	ldr	r2, [r3, #0]
 800cbac:	2380      	movs	r3, #128	@ 0x80
 800cbae:	005b      	lsls	r3, r3, #1
 800cbb0:	4013      	ands	r3, r2
 800cbb2:	d0ed      	beq.n	800cb90 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800cbb4:	2313      	movs	r3, #19
 800cbb6:	18fb      	adds	r3, r7, r3
 800cbb8:	781b      	ldrb	r3, [r3, #0]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d15e      	bne.n	800cc7c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800cbbe:	4b2a      	ldr	r3, [pc, #168]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbc0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800cbc2:	23c0      	movs	r3, #192	@ 0xc0
 800cbc4:	009b      	lsls	r3, r3, #2
 800cbc6:	4013      	ands	r3, r2
 800cbc8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800cbca:	697b      	ldr	r3, [r7, #20]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d019      	beq.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbd4:	697a      	ldr	r2, [r7, #20]
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	d014      	beq.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800cbda:	4b23      	ldr	r3, [pc, #140]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cbde:	4a24      	ldr	r2, [pc, #144]	@ (800cc70 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800cbe0:	4013      	ands	r3, r2
 800cbe2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cbe4:	4b20      	ldr	r3, [pc, #128]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbe6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800cbe8:	4b1f      	ldr	r3, [pc, #124]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbea:	2180      	movs	r1, #128	@ 0x80
 800cbec:	0249      	lsls	r1, r1, #9
 800cbee:	430a      	orrs	r2, r1
 800cbf0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cbf2:	4b1d      	ldr	r3, [pc, #116]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbf4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800cbf6:	4b1c      	ldr	r3, [pc, #112]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbf8:	491e      	ldr	r1, [pc, #120]	@ (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800cbfa:	400a      	ands	r2, r1
 800cbfc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800cbfe:	4b1a      	ldr	r3, [pc, #104]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc00:	697a      	ldr	r2, [r7, #20]
 800cc02:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800cc04:	697b      	ldr	r3, [r7, #20]
 800cc06:	2201      	movs	r2, #1
 800cc08:	4013      	ands	r3, r2
 800cc0a:	d016      	beq.n	800cc3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc0c:	f7fc fdd4 	bl	80097b8 <HAL_GetTick>
 800cc10:	0003      	movs	r3, r0
 800cc12:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cc14:	e00c      	b.n	800cc30 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc16:	f7fc fdcf 	bl	80097b8 <HAL_GetTick>
 800cc1a:	0002      	movs	r2, r0
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	1ad3      	subs	r3, r2, r3
 800cc20:	4a15      	ldr	r2, [pc, #84]	@ (800cc78 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800cc22:	4293      	cmp	r3, r2
 800cc24:	d904      	bls.n	800cc30 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800cc26:	2313      	movs	r3, #19
 800cc28:	18fb      	adds	r3, r7, r3
 800cc2a:	2203      	movs	r2, #3
 800cc2c:	701a      	strb	r2, [r3, #0]
            break;
 800cc2e:	e004      	b.n	800cc3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cc30:	4b0d      	ldr	r3, [pc, #52]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc34:	2202      	movs	r2, #2
 800cc36:	4013      	ands	r3, r2
 800cc38:	d0ed      	beq.n	800cc16 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800cc3a:	2313      	movs	r3, #19
 800cc3c:	18fb      	adds	r3, r7, r3
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d10a      	bne.n	800cc5a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cc44:	4b08      	ldr	r3, [pc, #32]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc48:	4a09      	ldr	r2, [pc, #36]	@ (800cc70 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800cc4a:	4013      	ands	r3, r2
 800cc4c:	0019      	movs	r1, r3
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cc52:	4b05      	ldr	r3, [pc, #20]	@ (800cc68 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc54:	430a      	orrs	r2, r1
 800cc56:	65da      	str	r2, [r3, #92]	@ 0x5c
 800cc58:	e016      	b.n	800cc88 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800cc5a:	2312      	movs	r3, #18
 800cc5c:	18fb      	adds	r3, r7, r3
 800cc5e:	2213      	movs	r2, #19
 800cc60:	18ba      	adds	r2, r7, r2
 800cc62:	7812      	ldrb	r2, [r2, #0]
 800cc64:	701a      	strb	r2, [r3, #0]
 800cc66:	e00f      	b.n	800cc88 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800cc68:	40021000 	.word	0x40021000
 800cc6c:	40007000 	.word	0x40007000
 800cc70:	fffffcff 	.word	0xfffffcff
 800cc74:	fffeffff 	.word	0xfffeffff
 800cc78:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc7c:	2312      	movs	r3, #18
 800cc7e:	18fb      	adds	r3, r7, r3
 800cc80:	2213      	movs	r2, #19
 800cc82:	18ba      	adds	r2, r7, r2
 800cc84:	7812      	ldrb	r2, [r2, #0]
 800cc86:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cc88:	2311      	movs	r3, #17
 800cc8a:	18fb      	adds	r3, r7, r3
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	2b01      	cmp	r3, #1
 800cc90:	d105      	bne.n	800cc9e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cc92:	4bb6      	ldr	r3, [pc, #728]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cc94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cc96:	4bb5      	ldr	r3, [pc, #724]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cc98:	49b5      	ldr	r1, [pc, #724]	@ (800cf70 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800cc9a:	400a      	ands	r2, r1
 800cc9c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	2201      	movs	r2, #1
 800cca4:	4013      	ands	r3, r2
 800cca6:	d009      	beq.n	800ccbc <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800cca8:	4bb0      	ldr	r3, [pc, #704]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ccaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ccac:	2203      	movs	r2, #3
 800ccae:	4393      	bics	r3, r2
 800ccb0:	0019      	movs	r1, r3
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	685a      	ldr	r2, [r3, #4]
 800ccb6:	4bad      	ldr	r3, [pc, #692]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ccb8:	430a      	orrs	r2, r1
 800ccba:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	2202      	movs	r2, #2
 800ccc2:	4013      	ands	r3, r2
 800ccc4:	d009      	beq.n	800ccda <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ccc6:	4ba9      	ldr	r3, [pc, #676]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ccc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ccca:	220c      	movs	r2, #12
 800cccc:	4393      	bics	r3, r2
 800ccce:	0019      	movs	r1, r3
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	689a      	ldr	r2, [r3, #8]
 800ccd4:	4ba5      	ldr	r3, [pc, #660]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ccd6:	430a      	orrs	r2, r1
 800ccd8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	2204      	movs	r2, #4
 800cce0:	4013      	ands	r3, r2
 800cce2:	d009      	beq.n	800ccf8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800cce4:	4ba1      	ldr	r3, [pc, #644]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cce8:	2230      	movs	r2, #48	@ 0x30
 800ccea:	4393      	bics	r3, r2
 800ccec:	0019      	movs	r1, r3
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	68da      	ldr	r2, [r3, #12]
 800ccf2:	4b9e      	ldr	r3, [pc, #632]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ccf4:	430a      	orrs	r2, r1
 800ccf6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	2210      	movs	r2, #16
 800ccfe:	4013      	ands	r3, r2
 800cd00:	d009      	beq.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cd02:	4b9a      	ldr	r3, [pc, #616]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd06:	4a9b      	ldr	r2, [pc, #620]	@ (800cf74 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800cd08:	4013      	ands	r3, r2
 800cd0a:	0019      	movs	r1, r3
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	691a      	ldr	r2, [r3, #16]
 800cd10:	4b96      	ldr	r3, [pc, #600]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd12:	430a      	orrs	r2, r1
 800cd14:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681a      	ldr	r2, [r3, #0]
 800cd1a:	2380      	movs	r3, #128	@ 0x80
 800cd1c:	015b      	lsls	r3, r3, #5
 800cd1e:	4013      	ands	r3, r2
 800cd20:	d009      	beq.n	800cd36 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800cd22:	4b92      	ldr	r3, [pc, #584]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd26:	4a94      	ldr	r2, [pc, #592]	@ (800cf78 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800cd28:	4013      	ands	r3, r2
 800cd2a:	0019      	movs	r1, r3
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	695a      	ldr	r2, [r3, #20]
 800cd30:	4b8e      	ldr	r3, [pc, #568]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd32:	430a      	orrs	r2, r1
 800cd34:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681a      	ldr	r2, [r3, #0]
 800cd3a:	2380      	movs	r3, #128	@ 0x80
 800cd3c:	009b      	lsls	r3, r3, #2
 800cd3e:	4013      	ands	r3, r2
 800cd40:	d009      	beq.n	800cd56 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cd42:	4b8a      	ldr	r3, [pc, #552]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd46:	4a8d      	ldr	r2, [pc, #564]	@ (800cf7c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800cd48:	4013      	ands	r3, r2
 800cd4a:	0019      	movs	r1, r3
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cd50:	4b86      	ldr	r3, [pc, #536]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd52:	430a      	orrs	r2, r1
 800cd54:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681a      	ldr	r2, [r3, #0]
 800cd5a:	2380      	movs	r3, #128	@ 0x80
 800cd5c:	00db      	lsls	r3, r3, #3
 800cd5e:	4013      	ands	r3, r2
 800cd60:	d009      	beq.n	800cd76 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cd62:	4b82      	ldr	r3, [pc, #520]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd66:	4a86      	ldr	r2, [pc, #536]	@ (800cf80 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800cd68:	4013      	ands	r3, r2
 800cd6a:	0019      	movs	r1, r3
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd70:	4b7e      	ldr	r3, [pc, #504]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd72:	430a      	orrs	r2, r1
 800cd74:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	2220      	movs	r2, #32
 800cd7c:	4013      	ands	r3, r2
 800cd7e:	d009      	beq.n	800cd94 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800cd80:	4b7a      	ldr	r3, [pc, #488]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd84:	4a7f      	ldr	r2, [pc, #508]	@ (800cf84 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cd86:	4013      	ands	r3, r2
 800cd88:	0019      	movs	r1, r3
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	699a      	ldr	r2, [r3, #24]
 800cd8e:	4b77      	ldr	r3, [pc, #476]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd90:	430a      	orrs	r2, r1
 800cd92:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	2240      	movs	r2, #64	@ 0x40
 800cd9a:	4013      	ands	r3, r2
 800cd9c:	d009      	beq.n	800cdb2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800cd9e:	4b73      	ldr	r3, [pc, #460]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cda0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cda2:	4a79      	ldr	r2, [pc, #484]	@ (800cf88 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800cda4:	4013      	ands	r3, r2
 800cda6:	0019      	movs	r1, r3
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	69da      	ldr	r2, [r3, #28]
 800cdac:	4b6f      	ldr	r3, [pc, #444]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdae:	430a      	orrs	r2, r1
 800cdb0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681a      	ldr	r2, [r3, #0]
 800cdb6:	2380      	movs	r3, #128	@ 0x80
 800cdb8:	01db      	lsls	r3, r3, #7
 800cdba:	4013      	ands	r3, r2
 800cdbc:	d015      	beq.n	800cdea <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800cdbe:	4b6b      	ldr	r3, [pc, #428]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdc2:	009b      	lsls	r3, r3, #2
 800cdc4:	0899      	lsrs	r1, r3, #2
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cdca:	4b68      	ldr	r3, [pc, #416]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdcc:	430a      	orrs	r2, r1
 800cdce:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cdd4:	2380      	movs	r3, #128	@ 0x80
 800cdd6:	05db      	lsls	r3, r3, #23
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	d106      	bne.n	800cdea <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800cddc:	4b63      	ldr	r3, [pc, #396]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdde:	68da      	ldr	r2, [r3, #12]
 800cde0:	4b62      	ldr	r3, [pc, #392]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cde2:	2180      	movs	r1, #128	@ 0x80
 800cde4:	0249      	lsls	r1, r1, #9
 800cde6:	430a      	orrs	r2, r1
 800cde8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681a      	ldr	r2, [r3, #0]
 800cdee:	2380      	movs	r3, #128	@ 0x80
 800cdf0:	031b      	lsls	r3, r3, #12
 800cdf2:	4013      	ands	r3, r2
 800cdf4:	d009      	beq.n	800ce0a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800cdf6:	4b5d      	ldr	r3, [pc, #372]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdfa:	2240      	movs	r2, #64	@ 0x40
 800cdfc:	4393      	bics	r3, r2
 800cdfe:	0019      	movs	r1, r3
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce04:	4b59      	ldr	r3, [pc, #356]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce06:	430a      	orrs	r2, r1
 800ce08:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681a      	ldr	r2, [r3, #0]
 800ce0e:	2380      	movs	r3, #128	@ 0x80
 800ce10:	039b      	lsls	r3, r3, #14
 800ce12:	4013      	ands	r3, r2
 800ce14:	d016      	beq.n	800ce44 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800ce16:	4b55      	ldr	r3, [pc, #340]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce1a:	4a5c      	ldr	r2, [pc, #368]	@ (800cf8c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800ce1c:	4013      	ands	r3, r2
 800ce1e:	0019      	movs	r1, r3
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ce24:	4b51      	ldr	r3, [pc, #324]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce26:	430a      	orrs	r2, r1
 800ce28:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ce2e:	2380      	movs	r3, #128	@ 0x80
 800ce30:	03db      	lsls	r3, r3, #15
 800ce32:	429a      	cmp	r2, r3
 800ce34:	d106      	bne.n	800ce44 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800ce36:	4b4d      	ldr	r3, [pc, #308]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce38:	68da      	ldr	r2, [r3, #12]
 800ce3a:	4b4c      	ldr	r3, [pc, #304]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce3c:	2180      	movs	r1, #128	@ 0x80
 800ce3e:	0449      	lsls	r1, r1, #17
 800ce40:	430a      	orrs	r2, r1
 800ce42:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681a      	ldr	r2, [r3, #0]
 800ce48:	2380      	movs	r3, #128	@ 0x80
 800ce4a:	03db      	lsls	r3, r3, #15
 800ce4c:	4013      	ands	r3, r2
 800ce4e:	d016      	beq.n	800ce7e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800ce50:	4b46      	ldr	r3, [pc, #280]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce54:	4a4e      	ldr	r2, [pc, #312]	@ (800cf90 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ce56:	4013      	ands	r3, r2
 800ce58:	0019      	movs	r1, r3
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ce5e:	4b43      	ldr	r3, [pc, #268]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce60:	430a      	orrs	r2, r1
 800ce62:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ce68:	2380      	movs	r3, #128	@ 0x80
 800ce6a:	045b      	lsls	r3, r3, #17
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d106      	bne.n	800ce7e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800ce70:	4b3e      	ldr	r3, [pc, #248]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce72:	68da      	ldr	r2, [r3, #12]
 800ce74:	4b3d      	ldr	r3, [pc, #244]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce76:	2180      	movs	r1, #128	@ 0x80
 800ce78:	0449      	lsls	r1, r1, #17
 800ce7a:	430a      	orrs	r2, r1
 800ce7c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681a      	ldr	r2, [r3, #0]
 800ce82:	2380      	movs	r3, #128	@ 0x80
 800ce84:	011b      	lsls	r3, r3, #4
 800ce86:	4013      	ands	r3, r2
 800ce88:	d014      	beq.n	800ceb4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800ce8a:	4b38      	ldr	r3, [pc, #224]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce8e:	2203      	movs	r2, #3
 800ce90:	4393      	bics	r3, r2
 800ce92:	0019      	movs	r1, r3
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	6a1a      	ldr	r2, [r3, #32]
 800ce98:	4b34      	ldr	r3, [pc, #208]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce9a:	430a      	orrs	r2, r1
 800ce9c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	6a1b      	ldr	r3, [r3, #32]
 800cea2:	2b01      	cmp	r3, #1
 800cea4:	d106      	bne.n	800ceb4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800cea6:	4b31      	ldr	r3, [pc, #196]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cea8:	68da      	ldr	r2, [r3, #12]
 800ceaa:	4b30      	ldr	r3, [pc, #192]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ceac:	2180      	movs	r1, #128	@ 0x80
 800ceae:	0249      	lsls	r1, r1, #9
 800ceb0:	430a      	orrs	r2, r1
 800ceb2:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	681a      	ldr	r2, [r3, #0]
 800ceb8:	2380      	movs	r3, #128	@ 0x80
 800ceba:	019b      	lsls	r3, r3, #6
 800cebc:	4013      	ands	r3, r2
 800cebe:	d014      	beq.n	800ceea <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800cec0:	4b2a      	ldr	r3, [pc, #168]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cec4:	220c      	movs	r2, #12
 800cec6:	4393      	bics	r3, r2
 800cec8:	0019      	movs	r1, r3
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cece:	4b27      	ldr	r3, [pc, #156]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ced0:	430a      	orrs	r2, r1
 800ced2:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ced8:	2b04      	cmp	r3, #4
 800ceda:	d106      	bne.n	800ceea <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800cedc:	4b23      	ldr	r3, [pc, #140]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cede:	68da      	ldr	r2, [r3, #12]
 800cee0:	4b22      	ldr	r3, [pc, #136]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cee2:	2180      	movs	r1, #128	@ 0x80
 800cee4:	0249      	lsls	r1, r1, #9
 800cee6:	430a      	orrs	r2, r1
 800cee8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681a      	ldr	r2, [r3, #0]
 800ceee:	2380      	movs	r3, #128	@ 0x80
 800cef0:	045b      	lsls	r3, r3, #17
 800cef2:	4013      	ands	r3, r2
 800cef4:	d016      	beq.n	800cf24 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cef6:	4b1d      	ldr	r3, [pc, #116]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cefa:	4a22      	ldr	r2, [pc, #136]	@ (800cf84 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cefc:	4013      	ands	r3, r2
 800cefe:	0019      	movs	r1, r3
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cf04:	4b19      	ldr	r3, [pc, #100]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf06:	430a      	orrs	r2, r1
 800cf08:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cf0e:	2380      	movs	r3, #128	@ 0x80
 800cf10:	019b      	lsls	r3, r3, #6
 800cf12:	429a      	cmp	r2, r3
 800cf14:	d106      	bne.n	800cf24 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cf16:	4b15      	ldr	r3, [pc, #84]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf18:	68da      	ldr	r2, [r3, #12]
 800cf1a:	4b14      	ldr	r3, [pc, #80]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf1c:	2180      	movs	r1, #128	@ 0x80
 800cf1e:	0449      	lsls	r1, r1, #17
 800cf20:	430a      	orrs	r2, r1
 800cf22:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681a      	ldr	r2, [r3, #0]
 800cf28:	2380      	movs	r3, #128	@ 0x80
 800cf2a:	049b      	lsls	r3, r3, #18
 800cf2c:	4013      	ands	r3, r2
 800cf2e:	d016      	beq.n	800cf5e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cf30:	4b0e      	ldr	r3, [pc, #56]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf34:	4a10      	ldr	r2, [pc, #64]	@ (800cf78 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800cf36:	4013      	ands	r3, r2
 800cf38:	0019      	movs	r1, r3
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cf3e:	4b0b      	ldr	r3, [pc, #44]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf40:	430a      	orrs	r2, r1
 800cf42:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cf48:	2380      	movs	r3, #128	@ 0x80
 800cf4a:	005b      	lsls	r3, r3, #1
 800cf4c:	429a      	cmp	r2, r3
 800cf4e:	d106      	bne.n	800cf5e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cf50:	4b06      	ldr	r3, [pc, #24]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf52:	68da      	ldr	r2, [r3, #12]
 800cf54:	4b05      	ldr	r3, [pc, #20]	@ (800cf6c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf56:	2180      	movs	r1, #128	@ 0x80
 800cf58:	0449      	lsls	r1, r1, #17
 800cf5a:	430a      	orrs	r2, r1
 800cf5c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800cf5e:	2312      	movs	r3, #18
 800cf60:	18fb      	adds	r3, r7, r3
 800cf62:	781b      	ldrb	r3, [r3, #0]
}
 800cf64:	0018      	movs	r0, r3
 800cf66:	46bd      	mov	sp, r7
 800cf68:	b006      	add	sp, #24
 800cf6a:	bd80      	pop	{r7, pc}
 800cf6c:	40021000 	.word	0x40021000
 800cf70:	efffffff 	.word	0xefffffff
 800cf74:	fffff3ff 	.word	0xfffff3ff
 800cf78:	fffffcff 	.word	0xfffffcff
 800cf7c:	fff3ffff 	.word	0xfff3ffff
 800cf80:	ffcfffff 	.word	0xffcfffff
 800cf84:	ffffcfff 	.word	0xffffcfff
 800cf88:	ffff3fff 	.word	0xffff3fff
 800cf8c:	ffbfffff 	.word	0xffbfffff
 800cf90:	feffffff 	.word	0xfeffffff

0800cf94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b082      	sub	sp, #8
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d101      	bne.n	800cfa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cfa2:	2301      	movs	r3, #1
 800cfa4:	e04a      	b.n	800d03c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	223d      	movs	r2, #61	@ 0x3d
 800cfaa:	5c9b      	ldrb	r3, [r3, r2]
 800cfac:	b2db      	uxtb	r3, r3
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d107      	bne.n	800cfc2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	223c      	movs	r2, #60	@ 0x3c
 800cfb6:	2100      	movs	r1, #0
 800cfb8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	0018      	movs	r0, r3
 800cfbe:	f7fc fa91 	bl	80094e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	223d      	movs	r2, #61	@ 0x3d
 800cfc6:	2102      	movs	r1, #2
 800cfc8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681a      	ldr	r2, [r3, #0]
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	3304      	adds	r3, #4
 800cfd2:	0019      	movs	r1, r3
 800cfd4:	0010      	movs	r0, r2
 800cfd6:	f000 fb5b 	bl	800d690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	2248      	movs	r2, #72	@ 0x48
 800cfde:	2101      	movs	r1, #1
 800cfe0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	223e      	movs	r2, #62	@ 0x3e
 800cfe6:	2101      	movs	r1, #1
 800cfe8:	5499      	strb	r1, [r3, r2]
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	223f      	movs	r2, #63	@ 0x3f
 800cfee:	2101      	movs	r1, #1
 800cff0:	5499      	strb	r1, [r3, r2]
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	2240      	movs	r2, #64	@ 0x40
 800cff6:	2101      	movs	r1, #1
 800cff8:	5499      	strb	r1, [r3, r2]
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2241      	movs	r2, #65	@ 0x41
 800cffe:	2101      	movs	r1, #1
 800d000:	5499      	strb	r1, [r3, r2]
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2242      	movs	r2, #66	@ 0x42
 800d006:	2101      	movs	r1, #1
 800d008:	5499      	strb	r1, [r3, r2]
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	2243      	movs	r2, #67	@ 0x43
 800d00e:	2101      	movs	r1, #1
 800d010:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2244      	movs	r2, #68	@ 0x44
 800d016:	2101      	movs	r1, #1
 800d018:	5499      	strb	r1, [r3, r2]
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2245      	movs	r2, #69	@ 0x45
 800d01e:	2101      	movs	r1, #1
 800d020:	5499      	strb	r1, [r3, r2]
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2246      	movs	r2, #70	@ 0x46
 800d026:	2101      	movs	r1, #1
 800d028:	5499      	strb	r1, [r3, r2]
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2247      	movs	r2, #71	@ 0x47
 800d02e:	2101      	movs	r1, #1
 800d030:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	223d      	movs	r2, #61	@ 0x3d
 800d036:	2101      	movs	r1, #1
 800d038:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d03a:	2300      	movs	r3, #0
}
 800d03c:	0018      	movs	r0, r3
 800d03e:	46bd      	mov	sp, r7
 800d040:	b002      	add	sp, #8
 800d042:	bd80      	pop	{r7, pc}

0800d044 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b082      	sub	sp, #8
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d101      	bne.n	800d056 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d052:	2301      	movs	r3, #1
 800d054:	e04a      	b.n	800d0ec <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	223d      	movs	r2, #61	@ 0x3d
 800d05a:	5c9b      	ldrb	r3, [r3, r2]
 800d05c:	b2db      	uxtb	r3, r3
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d107      	bne.n	800d072 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	223c      	movs	r2, #60	@ 0x3c
 800d066:	2100      	movs	r1, #0
 800d068:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	0018      	movs	r0, r3
 800d06e:	f000 f841 	bl	800d0f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	223d      	movs	r2, #61	@ 0x3d
 800d076:	2102      	movs	r1, #2
 800d078:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681a      	ldr	r2, [r3, #0]
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	3304      	adds	r3, #4
 800d082:	0019      	movs	r1, r3
 800d084:	0010      	movs	r0, r2
 800d086:	f000 fb03 	bl	800d690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2248      	movs	r2, #72	@ 0x48
 800d08e:	2101      	movs	r1, #1
 800d090:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	223e      	movs	r2, #62	@ 0x3e
 800d096:	2101      	movs	r1, #1
 800d098:	5499      	strb	r1, [r3, r2]
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	223f      	movs	r2, #63	@ 0x3f
 800d09e:	2101      	movs	r1, #1
 800d0a0:	5499      	strb	r1, [r3, r2]
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	2240      	movs	r2, #64	@ 0x40
 800d0a6:	2101      	movs	r1, #1
 800d0a8:	5499      	strb	r1, [r3, r2]
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2241      	movs	r2, #65	@ 0x41
 800d0ae:	2101      	movs	r1, #1
 800d0b0:	5499      	strb	r1, [r3, r2]
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2242      	movs	r2, #66	@ 0x42
 800d0b6:	2101      	movs	r1, #1
 800d0b8:	5499      	strb	r1, [r3, r2]
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2243      	movs	r2, #67	@ 0x43
 800d0be:	2101      	movs	r1, #1
 800d0c0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	2244      	movs	r2, #68	@ 0x44
 800d0c6:	2101      	movs	r1, #1
 800d0c8:	5499      	strb	r1, [r3, r2]
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2245      	movs	r2, #69	@ 0x45
 800d0ce:	2101      	movs	r1, #1
 800d0d0:	5499      	strb	r1, [r3, r2]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	2246      	movs	r2, #70	@ 0x46
 800d0d6:	2101      	movs	r1, #1
 800d0d8:	5499      	strb	r1, [r3, r2]
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	2247      	movs	r2, #71	@ 0x47
 800d0de:	2101      	movs	r1, #1
 800d0e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	223d      	movs	r2, #61	@ 0x3d
 800d0e6:	2101      	movs	r1, #1
 800d0e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d0ea:	2300      	movs	r3, #0
}
 800d0ec:	0018      	movs	r0, r3
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	b002      	add	sp, #8
 800d0f2:	bd80      	pop	{r7, pc}

0800d0f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b082      	sub	sp, #8
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d0fc:	46c0      	nop			@ (mov r8, r8)
 800d0fe:	46bd      	mov	sp, r7
 800d100:	b002      	add	sp, #8
 800d102:	bd80      	pop	{r7, pc}

0800d104 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b084      	sub	sp, #16
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
 800d10c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d108      	bne.n	800d126 <HAL_TIM_PWM_Start+0x22>
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	223e      	movs	r2, #62	@ 0x3e
 800d118:	5c9b      	ldrb	r3, [r3, r2]
 800d11a:	b2db      	uxtb	r3, r3
 800d11c:	3b01      	subs	r3, #1
 800d11e:	1e5a      	subs	r2, r3, #1
 800d120:	4193      	sbcs	r3, r2
 800d122:	b2db      	uxtb	r3, r3
 800d124:	e037      	b.n	800d196 <HAL_TIM_PWM_Start+0x92>
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	2b04      	cmp	r3, #4
 800d12a:	d108      	bne.n	800d13e <HAL_TIM_PWM_Start+0x3a>
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	223f      	movs	r2, #63	@ 0x3f
 800d130:	5c9b      	ldrb	r3, [r3, r2]
 800d132:	b2db      	uxtb	r3, r3
 800d134:	3b01      	subs	r3, #1
 800d136:	1e5a      	subs	r2, r3, #1
 800d138:	4193      	sbcs	r3, r2
 800d13a:	b2db      	uxtb	r3, r3
 800d13c:	e02b      	b.n	800d196 <HAL_TIM_PWM_Start+0x92>
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	2b08      	cmp	r3, #8
 800d142:	d108      	bne.n	800d156 <HAL_TIM_PWM_Start+0x52>
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	2240      	movs	r2, #64	@ 0x40
 800d148:	5c9b      	ldrb	r3, [r3, r2]
 800d14a:	b2db      	uxtb	r3, r3
 800d14c:	3b01      	subs	r3, #1
 800d14e:	1e5a      	subs	r2, r3, #1
 800d150:	4193      	sbcs	r3, r2
 800d152:	b2db      	uxtb	r3, r3
 800d154:	e01f      	b.n	800d196 <HAL_TIM_PWM_Start+0x92>
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	2b0c      	cmp	r3, #12
 800d15a:	d108      	bne.n	800d16e <HAL_TIM_PWM_Start+0x6a>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2241      	movs	r2, #65	@ 0x41
 800d160:	5c9b      	ldrb	r3, [r3, r2]
 800d162:	b2db      	uxtb	r3, r3
 800d164:	3b01      	subs	r3, #1
 800d166:	1e5a      	subs	r2, r3, #1
 800d168:	4193      	sbcs	r3, r2
 800d16a:	b2db      	uxtb	r3, r3
 800d16c:	e013      	b.n	800d196 <HAL_TIM_PWM_Start+0x92>
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	2b10      	cmp	r3, #16
 800d172:	d108      	bne.n	800d186 <HAL_TIM_PWM_Start+0x82>
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2242      	movs	r2, #66	@ 0x42
 800d178:	5c9b      	ldrb	r3, [r3, r2]
 800d17a:	b2db      	uxtb	r3, r3
 800d17c:	3b01      	subs	r3, #1
 800d17e:	1e5a      	subs	r2, r3, #1
 800d180:	4193      	sbcs	r3, r2
 800d182:	b2db      	uxtb	r3, r3
 800d184:	e007      	b.n	800d196 <HAL_TIM_PWM_Start+0x92>
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2243      	movs	r2, #67	@ 0x43
 800d18a:	5c9b      	ldrb	r3, [r3, r2]
 800d18c:	b2db      	uxtb	r3, r3
 800d18e:	3b01      	subs	r3, #1
 800d190:	1e5a      	subs	r2, r3, #1
 800d192:	4193      	sbcs	r3, r2
 800d194:	b2db      	uxtb	r3, r3
 800d196:	2b00      	cmp	r3, #0
 800d198:	d001      	beq.n	800d19e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800d19a:	2301      	movs	r3, #1
 800d19c:	e090      	b.n	800d2c0 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d104      	bne.n	800d1ae <HAL_TIM_PWM_Start+0xaa>
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	223e      	movs	r2, #62	@ 0x3e
 800d1a8:	2102      	movs	r1, #2
 800d1aa:	5499      	strb	r1, [r3, r2]
 800d1ac:	e023      	b.n	800d1f6 <HAL_TIM_PWM_Start+0xf2>
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	2b04      	cmp	r3, #4
 800d1b2:	d104      	bne.n	800d1be <HAL_TIM_PWM_Start+0xba>
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	223f      	movs	r2, #63	@ 0x3f
 800d1b8:	2102      	movs	r1, #2
 800d1ba:	5499      	strb	r1, [r3, r2]
 800d1bc:	e01b      	b.n	800d1f6 <HAL_TIM_PWM_Start+0xf2>
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	2b08      	cmp	r3, #8
 800d1c2:	d104      	bne.n	800d1ce <HAL_TIM_PWM_Start+0xca>
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2240      	movs	r2, #64	@ 0x40
 800d1c8:	2102      	movs	r1, #2
 800d1ca:	5499      	strb	r1, [r3, r2]
 800d1cc:	e013      	b.n	800d1f6 <HAL_TIM_PWM_Start+0xf2>
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	2b0c      	cmp	r3, #12
 800d1d2:	d104      	bne.n	800d1de <HAL_TIM_PWM_Start+0xda>
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	2241      	movs	r2, #65	@ 0x41
 800d1d8:	2102      	movs	r1, #2
 800d1da:	5499      	strb	r1, [r3, r2]
 800d1dc:	e00b      	b.n	800d1f6 <HAL_TIM_PWM_Start+0xf2>
 800d1de:	683b      	ldr	r3, [r7, #0]
 800d1e0:	2b10      	cmp	r3, #16
 800d1e2:	d104      	bne.n	800d1ee <HAL_TIM_PWM_Start+0xea>
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	2242      	movs	r2, #66	@ 0x42
 800d1e8:	2102      	movs	r1, #2
 800d1ea:	5499      	strb	r1, [r3, r2]
 800d1ec:	e003      	b.n	800d1f6 <HAL_TIM_PWM_Start+0xf2>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2243      	movs	r2, #67	@ 0x43
 800d1f2:	2102      	movs	r1, #2
 800d1f4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	6839      	ldr	r1, [r7, #0]
 800d1fc:	2201      	movs	r2, #1
 800d1fe:	0018      	movs	r0, r3
 800d200:	f000 fe3e 	bl	800de80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	4a2f      	ldr	r2, [pc, #188]	@ (800d2c8 <HAL_TIM_PWM_Start+0x1c4>)
 800d20a:	4293      	cmp	r3, r2
 800d20c:	d00e      	beq.n	800d22c <HAL_TIM_PWM_Start+0x128>
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	4a2e      	ldr	r2, [pc, #184]	@ (800d2cc <HAL_TIM_PWM_Start+0x1c8>)
 800d214:	4293      	cmp	r3, r2
 800d216:	d009      	beq.n	800d22c <HAL_TIM_PWM_Start+0x128>
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	4a2c      	ldr	r2, [pc, #176]	@ (800d2d0 <HAL_TIM_PWM_Start+0x1cc>)
 800d21e:	4293      	cmp	r3, r2
 800d220:	d004      	beq.n	800d22c <HAL_TIM_PWM_Start+0x128>
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	4a2b      	ldr	r2, [pc, #172]	@ (800d2d4 <HAL_TIM_PWM_Start+0x1d0>)
 800d228:	4293      	cmp	r3, r2
 800d22a:	d101      	bne.n	800d230 <HAL_TIM_PWM_Start+0x12c>
 800d22c:	2301      	movs	r3, #1
 800d22e:	e000      	b.n	800d232 <HAL_TIM_PWM_Start+0x12e>
 800d230:	2300      	movs	r3, #0
 800d232:	2b00      	cmp	r3, #0
 800d234:	d008      	beq.n	800d248 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	2180      	movs	r1, #128	@ 0x80
 800d242:	0209      	lsls	r1, r1, #8
 800d244:	430a      	orrs	r2, r1
 800d246:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	4a1e      	ldr	r2, [pc, #120]	@ (800d2c8 <HAL_TIM_PWM_Start+0x1c4>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d014      	beq.n	800d27c <HAL_TIM_PWM_Start+0x178>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681a      	ldr	r2, [r3, #0]
 800d256:	2380      	movs	r3, #128	@ 0x80
 800d258:	05db      	lsls	r3, r3, #23
 800d25a:	429a      	cmp	r2, r3
 800d25c:	d00e      	beq.n	800d27c <HAL_TIM_PWM_Start+0x178>
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	4a1d      	ldr	r2, [pc, #116]	@ (800d2d8 <HAL_TIM_PWM_Start+0x1d4>)
 800d264:	4293      	cmp	r3, r2
 800d266:	d009      	beq.n	800d27c <HAL_TIM_PWM_Start+0x178>
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	4a1b      	ldr	r2, [pc, #108]	@ (800d2dc <HAL_TIM_PWM_Start+0x1d8>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d004      	beq.n	800d27c <HAL_TIM_PWM_Start+0x178>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	4a15      	ldr	r2, [pc, #84]	@ (800d2cc <HAL_TIM_PWM_Start+0x1c8>)
 800d278:	4293      	cmp	r3, r2
 800d27a:	d116      	bne.n	800d2aa <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	689b      	ldr	r3, [r3, #8]
 800d282:	4a17      	ldr	r2, [pc, #92]	@ (800d2e0 <HAL_TIM_PWM_Start+0x1dc>)
 800d284:	4013      	ands	r3, r2
 800d286:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2b06      	cmp	r3, #6
 800d28c:	d016      	beq.n	800d2bc <HAL_TIM_PWM_Start+0x1b8>
 800d28e:	68fa      	ldr	r2, [r7, #12]
 800d290:	2380      	movs	r3, #128	@ 0x80
 800d292:	025b      	lsls	r3, r3, #9
 800d294:	429a      	cmp	r2, r3
 800d296:	d011      	beq.n	800d2bc <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	681a      	ldr	r2, [r3, #0]
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	2101      	movs	r1, #1
 800d2a4:	430a      	orrs	r2, r1
 800d2a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d2a8:	e008      	b.n	800d2bc <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	681a      	ldr	r2, [r3, #0]
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	2101      	movs	r1, #1
 800d2b6:	430a      	orrs	r2, r1
 800d2b8:	601a      	str	r2, [r3, #0]
 800d2ba:	e000      	b.n	800d2be <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d2bc:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800d2be:	2300      	movs	r3, #0
}
 800d2c0:	0018      	movs	r0, r3
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	b004      	add	sp, #16
 800d2c6:	bd80      	pop	{r7, pc}
 800d2c8:	40012c00 	.word	0x40012c00
 800d2cc:	40014000 	.word	0x40014000
 800d2d0:	40014400 	.word	0x40014400
 800d2d4:	40014800 	.word	0x40014800
 800d2d8:	40000400 	.word	0x40000400
 800d2dc:	40000800 	.word	0x40000800
 800d2e0:	00010007 	.word	0x00010007

0800d2e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b086      	sub	sp, #24
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	60f8      	str	r0, [r7, #12]
 800d2ec:	60b9      	str	r1, [r7, #8]
 800d2ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d2f0:	2317      	movs	r3, #23
 800d2f2:	18fb      	adds	r3, r7, r3
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	223c      	movs	r2, #60	@ 0x3c
 800d2fc:	5c9b      	ldrb	r3, [r3, r2]
 800d2fe:	2b01      	cmp	r3, #1
 800d300:	d101      	bne.n	800d306 <HAL_TIM_PWM_ConfigChannel+0x22>
 800d302:	2302      	movs	r3, #2
 800d304:	e0e5      	b.n	800d4d2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	223c      	movs	r2, #60	@ 0x3c
 800d30a:	2101      	movs	r1, #1
 800d30c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2b14      	cmp	r3, #20
 800d312:	d900      	bls.n	800d316 <HAL_TIM_PWM_ConfigChannel+0x32>
 800d314:	e0d1      	b.n	800d4ba <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	009a      	lsls	r2, r3, #2
 800d31a:	4b70      	ldr	r3, [pc, #448]	@ (800d4dc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800d31c:	18d3      	adds	r3, r2, r3
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	68ba      	ldr	r2, [r7, #8]
 800d328:	0011      	movs	r1, r2
 800d32a:	0018      	movs	r0, r3
 800d32c:	f000 fa48 	bl	800d7c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	699a      	ldr	r2, [r3, #24]
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	2108      	movs	r1, #8
 800d33c:	430a      	orrs	r2, r1
 800d33e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	699a      	ldr	r2, [r3, #24]
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	2104      	movs	r1, #4
 800d34c:	438a      	bics	r2, r1
 800d34e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	6999      	ldr	r1, [r3, #24]
 800d356:	68bb      	ldr	r3, [r7, #8]
 800d358:	691a      	ldr	r2, [r3, #16]
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	430a      	orrs	r2, r1
 800d360:	619a      	str	r2, [r3, #24]
      break;
 800d362:	e0af      	b.n	800d4c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	68ba      	ldr	r2, [r7, #8]
 800d36a:	0011      	movs	r1, r2
 800d36c:	0018      	movs	r0, r3
 800d36e:	f000 fab1 	bl	800d8d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	699a      	ldr	r2, [r3, #24]
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	2180      	movs	r1, #128	@ 0x80
 800d37e:	0109      	lsls	r1, r1, #4
 800d380:	430a      	orrs	r2, r1
 800d382:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	699a      	ldr	r2, [r3, #24]
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	4954      	ldr	r1, [pc, #336]	@ (800d4e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800d390:	400a      	ands	r2, r1
 800d392:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	6999      	ldr	r1, [r3, #24]
 800d39a:	68bb      	ldr	r3, [r7, #8]
 800d39c:	691b      	ldr	r3, [r3, #16]
 800d39e:	021a      	lsls	r2, r3, #8
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	430a      	orrs	r2, r1
 800d3a6:	619a      	str	r2, [r3, #24]
      break;
 800d3a8:	e08c      	b.n	800d4c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	68ba      	ldr	r2, [r7, #8]
 800d3b0:	0011      	movs	r1, r2
 800d3b2:	0018      	movs	r0, r3
 800d3b4:	f000 fb12 	bl	800d9dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	69da      	ldr	r2, [r3, #28]
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	2108      	movs	r1, #8
 800d3c4:	430a      	orrs	r2, r1
 800d3c6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	69da      	ldr	r2, [r3, #28]
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	2104      	movs	r1, #4
 800d3d4:	438a      	bics	r2, r1
 800d3d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	69d9      	ldr	r1, [r3, #28]
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	691a      	ldr	r2, [r3, #16]
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	430a      	orrs	r2, r1
 800d3e8:	61da      	str	r2, [r3, #28]
      break;
 800d3ea:	e06b      	b.n	800d4c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	68ba      	ldr	r2, [r7, #8]
 800d3f2:	0011      	movs	r1, r2
 800d3f4:	0018      	movs	r0, r3
 800d3f6:	f000 fb79 	bl	800daec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	69da      	ldr	r2, [r3, #28]
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	2180      	movs	r1, #128	@ 0x80
 800d406:	0109      	lsls	r1, r1, #4
 800d408:	430a      	orrs	r2, r1
 800d40a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	69da      	ldr	r2, [r3, #28]
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	4932      	ldr	r1, [pc, #200]	@ (800d4e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800d418:	400a      	ands	r2, r1
 800d41a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	69d9      	ldr	r1, [r3, #28]
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	691b      	ldr	r3, [r3, #16]
 800d426:	021a      	lsls	r2, r3, #8
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	430a      	orrs	r2, r1
 800d42e:	61da      	str	r2, [r3, #28]
      break;
 800d430:	e048      	b.n	800d4c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	68ba      	ldr	r2, [r7, #8]
 800d438:	0011      	movs	r1, r2
 800d43a:	0018      	movs	r0, r3
 800d43c:	f000 fbc0 	bl	800dbc0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	2108      	movs	r1, #8
 800d44c:	430a      	orrs	r2, r1
 800d44e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	2104      	movs	r1, #4
 800d45c:	438a      	bics	r2, r1
 800d45e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d466:	68bb      	ldr	r3, [r7, #8]
 800d468:	691a      	ldr	r2, [r3, #16]
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	430a      	orrs	r2, r1
 800d470:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d472:	e027      	b.n	800d4c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	68ba      	ldr	r2, [r7, #8]
 800d47a:	0011      	movs	r1, r2
 800d47c:	0018      	movs	r0, r3
 800d47e:	f000 fbff 	bl	800dc80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	2180      	movs	r1, #128	@ 0x80
 800d48e:	0109      	lsls	r1, r1, #4
 800d490:	430a      	orrs	r2, r1
 800d492:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	4910      	ldr	r1, [pc, #64]	@ (800d4e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800d4a0:	400a      	ands	r2, r1
 800d4a2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	691b      	ldr	r3, [r3, #16]
 800d4ae:	021a      	lsls	r2, r3, #8
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	430a      	orrs	r2, r1
 800d4b6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d4b8:	e004      	b.n	800d4c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800d4ba:	2317      	movs	r3, #23
 800d4bc:	18fb      	adds	r3, r7, r3
 800d4be:	2201      	movs	r2, #1
 800d4c0:	701a      	strb	r2, [r3, #0]
      break;
 800d4c2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	223c      	movs	r2, #60	@ 0x3c
 800d4c8:	2100      	movs	r1, #0
 800d4ca:	5499      	strb	r1, [r3, r2]

  return status;
 800d4cc:	2317      	movs	r3, #23
 800d4ce:	18fb      	adds	r3, r7, r3
 800d4d0:	781b      	ldrb	r3, [r3, #0]
}
 800d4d2:	0018      	movs	r0, r3
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	b006      	add	sp, #24
 800d4d8:	bd80      	pop	{r7, pc}
 800d4da:	46c0      	nop			@ (mov r8, r8)
 800d4dc:	0801545c 	.word	0x0801545c
 800d4e0:	fffffbff 	.word	0xfffffbff

0800d4e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b084      	sub	sp, #16
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
 800d4ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d4ee:	230f      	movs	r3, #15
 800d4f0:	18fb      	adds	r3, r7, r3
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	223c      	movs	r2, #60	@ 0x3c
 800d4fa:	5c9b      	ldrb	r3, [r3, r2]
 800d4fc:	2b01      	cmp	r3, #1
 800d4fe:	d101      	bne.n	800d504 <HAL_TIM_ConfigClockSource+0x20>
 800d500:	2302      	movs	r3, #2
 800d502:	e0bc      	b.n	800d67e <HAL_TIM_ConfigClockSource+0x19a>
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	223c      	movs	r2, #60	@ 0x3c
 800d508:	2101      	movs	r1, #1
 800d50a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	223d      	movs	r2, #61	@ 0x3d
 800d510:	2102      	movs	r1, #2
 800d512:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	689b      	ldr	r3, [r3, #8]
 800d51a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d51c:	68bb      	ldr	r3, [r7, #8]
 800d51e:	4a5a      	ldr	r2, [pc, #360]	@ (800d688 <HAL_TIM_ConfigClockSource+0x1a4>)
 800d520:	4013      	ands	r3, r2
 800d522:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d524:	68bb      	ldr	r3, [r7, #8]
 800d526:	4a59      	ldr	r2, [pc, #356]	@ (800d68c <HAL_TIM_ConfigClockSource+0x1a8>)
 800d528:	4013      	ands	r3, r2
 800d52a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	68ba      	ldr	r2, [r7, #8]
 800d532:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	2280      	movs	r2, #128	@ 0x80
 800d53a:	0192      	lsls	r2, r2, #6
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d040      	beq.n	800d5c2 <HAL_TIM_ConfigClockSource+0xde>
 800d540:	2280      	movs	r2, #128	@ 0x80
 800d542:	0192      	lsls	r2, r2, #6
 800d544:	4293      	cmp	r3, r2
 800d546:	d900      	bls.n	800d54a <HAL_TIM_ConfigClockSource+0x66>
 800d548:	e088      	b.n	800d65c <HAL_TIM_ConfigClockSource+0x178>
 800d54a:	2280      	movs	r2, #128	@ 0x80
 800d54c:	0152      	lsls	r2, r2, #5
 800d54e:	4293      	cmp	r3, r2
 800d550:	d100      	bne.n	800d554 <HAL_TIM_ConfigClockSource+0x70>
 800d552:	e088      	b.n	800d666 <HAL_TIM_ConfigClockSource+0x182>
 800d554:	2280      	movs	r2, #128	@ 0x80
 800d556:	0152      	lsls	r2, r2, #5
 800d558:	4293      	cmp	r3, r2
 800d55a:	d900      	bls.n	800d55e <HAL_TIM_ConfigClockSource+0x7a>
 800d55c:	e07e      	b.n	800d65c <HAL_TIM_ConfigClockSource+0x178>
 800d55e:	2b70      	cmp	r3, #112	@ 0x70
 800d560:	d018      	beq.n	800d594 <HAL_TIM_ConfigClockSource+0xb0>
 800d562:	d900      	bls.n	800d566 <HAL_TIM_ConfigClockSource+0x82>
 800d564:	e07a      	b.n	800d65c <HAL_TIM_ConfigClockSource+0x178>
 800d566:	2b60      	cmp	r3, #96	@ 0x60
 800d568:	d04f      	beq.n	800d60a <HAL_TIM_ConfigClockSource+0x126>
 800d56a:	d900      	bls.n	800d56e <HAL_TIM_ConfigClockSource+0x8a>
 800d56c:	e076      	b.n	800d65c <HAL_TIM_ConfigClockSource+0x178>
 800d56e:	2b50      	cmp	r3, #80	@ 0x50
 800d570:	d03b      	beq.n	800d5ea <HAL_TIM_ConfigClockSource+0x106>
 800d572:	d900      	bls.n	800d576 <HAL_TIM_ConfigClockSource+0x92>
 800d574:	e072      	b.n	800d65c <HAL_TIM_ConfigClockSource+0x178>
 800d576:	2b40      	cmp	r3, #64	@ 0x40
 800d578:	d057      	beq.n	800d62a <HAL_TIM_ConfigClockSource+0x146>
 800d57a:	d900      	bls.n	800d57e <HAL_TIM_ConfigClockSource+0x9a>
 800d57c:	e06e      	b.n	800d65c <HAL_TIM_ConfigClockSource+0x178>
 800d57e:	2b30      	cmp	r3, #48	@ 0x30
 800d580:	d063      	beq.n	800d64a <HAL_TIM_ConfigClockSource+0x166>
 800d582:	d86b      	bhi.n	800d65c <HAL_TIM_ConfigClockSource+0x178>
 800d584:	2b20      	cmp	r3, #32
 800d586:	d060      	beq.n	800d64a <HAL_TIM_ConfigClockSource+0x166>
 800d588:	d868      	bhi.n	800d65c <HAL_TIM_ConfigClockSource+0x178>
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d05d      	beq.n	800d64a <HAL_TIM_ConfigClockSource+0x166>
 800d58e:	2b10      	cmp	r3, #16
 800d590:	d05b      	beq.n	800d64a <HAL_TIM_ConfigClockSource+0x166>
 800d592:	e063      	b.n	800d65c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d5a4:	f000 fc4c 	bl	800de40 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	689b      	ldr	r3, [r3, #8]
 800d5ae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	2277      	movs	r2, #119	@ 0x77
 800d5b4:	4313      	orrs	r3, r2
 800d5b6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	68ba      	ldr	r2, [r7, #8]
 800d5be:	609a      	str	r2, [r3, #8]
      break;
 800d5c0:	e052      	b.n	800d668 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d5ca:	683b      	ldr	r3, [r7, #0]
 800d5cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d5ce:	683b      	ldr	r3, [r7, #0]
 800d5d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d5d2:	f000 fc35 	bl	800de40 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	689a      	ldr	r2, [r3, #8]
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	2180      	movs	r1, #128	@ 0x80
 800d5e2:	01c9      	lsls	r1, r1, #7
 800d5e4:	430a      	orrs	r2, r1
 800d5e6:	609a      	str	r2, [r3, #8]
      break;
 800d5e8:	e03e      	b.n	800d668 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d5f6:	001a      	movs	r2, r3
 800d5f8:	f000 fba6 	bl	800dd48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	2150      	movs	r1, #80	@ 0x50
 800d602:	0018      	movs	r0, r3
 800d604:	f000 fc00 	bl	800de08 <TIM_ITRx_SetConfig>
      break;
 800d608:	e02e      	b.n	800d668 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d616:	001a      	movs	r2, r3
 800d618:	f000 fbc4 	bl	800dda4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	2160      	movs	r1, #96	@ 0x60
 800d622:	0018      	movs	r0, r3
 800d624:	f000 fbf0 	bl	800de08 <TIM_ITRx_SetConfig>
      break;
 800d628:	e01e      	b.n	800d668 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d636:	001a      	movs	r2, r3
 800d638:	f000 fb86 	bl	800dd48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	2140      	movs	r1, #64	@ 0x40
 800d642:	0018      	movs	r0, r3
 800d644:	f000 fbe0 	bl	800de08 <TIM_ITRx_SetConfig>
      break;
 800d648:	e00e      	b.n	800d668 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681a      	ldr	r2, [r3, #0]
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	0019      	movs	r1, r3
 800d654:	0010      	movs	r0, r2
 800d656:	f000 fbd7 	bl	800de08 <TIM_ITRx_SetConfig>
      break;
 800d65a:	e005      	b.n	800d668 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800d65c:	230f      	movs	r3, #15
 800d65e:	18fb      	adds	r3, r7, r3
 800d660:	2201      	movs	r2, #1
 800d662:	701a      	strb	r2, [r3, #0]
      break;
 800d664:	e000      	b.n	800d668 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800d666:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	223d      	movs	r2, #61	@ 0x3d
 800d66c:	2101      	movs	r1, #1
 800d66e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	223c      	movs	r2, #60	@ 0x3c
 800d674:	2100      	movs	r1, #0
 800d676:	5499      	strb	r1, [r3, r2]

  return status;
 800d678:	230f      	movs	r3, #15
 800d67a:	18fb      	adds	r3, r7, r3
 800d67c:	781b      	ldrb	r3, [r3, #0]
}
 800d67e:	0018      	movs	r0, r3
 800d680:	46bd      	mov	sp, r7
 800d682:	b004      	add	sp, #16
 800d684:	bd80      	pop	{r7, pc}
 800d686:	46c0      	nop			@ (mov r8, r8)
 800d688:	ffceff88 	.word	0xffceff88
 800d68c:	ffff00ff 	.word	0xffff00ff

0800d690 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d690:	b580      	push	{r7, lr}
 800d692:	b084      	sub	sp, #16
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
 800d698:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	4a3f      	ldr	r2, [pc, #252]	@ (800d7a0 <TIM_Base_SetConfig+0x110>)
 800d6a4:	4293      	cmp	r3, r2
 800d6a6:	d00c      	beq.n	800d6c2 <TIM_Base_SetConfig+0x32>
 800d6a8:	687a      	ldr	r2, [r7, #4]
 800d6aa:	2380      	movs	r3, #128	@ 0x80
 800d6ac:	05db      	lsls	r3, r3, #23
 800d6ae:	429a      	cmp	r2, r3
 800d6b0:	d007      	beq.n	800d6c2 <TIM_Base_SetConfig+0x32>
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	4a3b      	ldr	r2, [pc, #236]	@ (800d7a4 <TIM_Base_SetConfig+0x114>)
 800d6b6:	4293      	cmp	r3, r2
 800d6b8:	d003      	beq.n	800d6c2 <TIM_Base_SetConfig+0x32>
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	4a3a      	ldr	r2, [pc, #232]	@ (800d7a8 <TIM_Base_SetConfig+0x118>)
 800d6be:	4293      	cmp	r3, r2
 800d6c0:	d108      	bne.n	800d6d4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	2270      	movs	r2, #112	@ 0x70
 800d6c6:	4393      	bics	r3, r2
 800d6c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	685b      	ldr	r3, [r3, #4]
 800d6ce:	68fa      	ldr	r2, [r7, #12]
 800d6d0:	4313      	orrs	r3, r2
 800d6d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	4a32      	ldr	r2, [pc, #200]	@ (800d7a0 <TIM_Base_SetConfig+0x110>)
 800d6d8:	4293      	cmp	r3, r2
 800d6da:	d01c      	beq.n	800d716 <TIM_Base_SetConfig+0x86>
 800d6dc:	687a      	ldr	r2, [r7, #4]
 800d6de:	2380      	movs	r3, #128	@ 0x80
 800d6e0:	05db      	lsls	r3, r3, #23
 800d6e2:	429a      	cmp	r2, r3
 800d6e4:	d017      	beq.n	800d716 <TIM_Base_SetConfig+0x86>
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	4a2e      	ldr	r2, [pc, #184]	@ (800d7a4 <TIM_Base_SetConfig+0x114>)
 800d6ea:	4293      	cmp	r3, r2
 800d6ec:	d013      	beq.n	800d716 <TIM_Base_SetConfig+0x86>
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	4a2d      	ldr	r2, [pc, #180]	@ (800d7a8 <TIM_Base_SetConfig+0x118>)
 800d6f2:	4293      	cmp	r3, r2
 800d6f4:	d00f      	beq.n	800d716 <TIM_Base_SetConfig+0x86>
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	4a2c      	ldr	r2, [pc, #176]	@ (800d7ac <TIM_Base_SetConfig+0x11c>)
 800d6fa:	4293      	cmp	r3, r2
 800d6fc:	d00b      	beq.n	800d716 <TIM_Base_SetConfig+0x86>
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	4a2b      	ldr	r2, [pc, #172]	@ (800d7b0 <TIM_Base_SetConfig+0x120>)
 800d702:	4293      	cmp	r3, r2
 800d704:	d007      	beq.n	800d716 <TIM_Base_SetConfig+0x86>
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	4a2a      	ldr	r2, [pc, #168]	@ (800d7b4 <TIM_Base_SetConfig+0x124>)
 800d70a:	4293      	cmp	r3, r2
 800d70c:	d003      	beq.n	800d716 <TIM_Base_SetConfig+0x86>
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	4a29      	ldr	r2, [pc, #164]	@ (800d7b8 <TIM_Base_SetConfig+0x128>)
 800d712:	4293      	cmp	r3, r2
 800d714:	d108      	bne.n	800d728 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	4a28      	ldr	r2, [pc, #160]	@ (800d7bc <TIM_Base_SetConfig+0x12c>)
 800d71a:	4013      	ands	r3, r2
 800d71c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	68db      	ldr	r3, [r3, #12]
 800d722:	68fa      	ldr	r2, [r7, #12]
 800d724:	4313      	orrs	r3, r2
 800d726:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	2280      	movs	r2, #128	@ 0x80
 800d72c:	4393      	bics	r3, r2
 800d72e:	001a      	movs	r2, r3
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	695b      	ldr	r3, [r3, #20]
 800d734:	4313      	orrs	r3, r2
 800d736:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	68fa      	ldr	r2, [r7, #12]
 800d73c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	689a      	ldr	r2, [r3, #8]
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	681a      	ldr	r2, [r3, #0]
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	4a13      	ldr	r2, [pc, #76]	@ (800d7a0 <TIM_Base_SetConfig+0x110>)
 800d752:	4293      	cmp	r3, r2
 800d754:	d00b      	beq.n	800d76e <TIM_Base_SetConfig+0xde>
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	4a15      	ldr	r2, [pc, #84]	@ (800d7b0 <TIM_Base_SetConfig+0x120>)
 800d75a:	4293      	cmp	r3, r2
 800d75c:	d007      	beq.n	800d76e <TIM_Base_SetConfig+0xde>
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	4a14      	ldr	r2, [pc, #80]	@ (800d7b4 <TIM_Base_SetConfig+0x124>)
 800d762:	4293      	cmp	r3, r2
 800d764:	d003      	beq.n	800d76e <TIM_Base_SetConfig+0xde>
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	4a13      	ldr	r2, [pc, #76]	@ (800d7b8 <TIM_Base_SetConfig+0x128>)
 800d76a:	4293      	cmp	r3, r2
 800d76c:	d103      	bne.n	800d776 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	691a      	ldr	r2, [r3, #16]
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	2201      	movs	r2, #1
 800d77a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	691b      	ldr	r3, [r3, #16]
 800d780:	2201      	movs	r2, #1
 800d782:	4013      	ands	r3, r2
 800d784:	2b01      	cmp	r3, #1
 800d786:	d106      	bne.n	800d796 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	691b      	ldr	r3, [r3, #16]
 800d78c:	2201      	movs	r2, #1
 800d78e:	4393      	bics	r3, r2
 800d790:	001a      	movs	r2, r3
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	611a      	str	r2, [r3, #16]
  }
}
 800d796:	46c0      	nop			@ (mov r8, r8)
 800d798:	46bd      	mov	sp, r7
 800d79a:	b004      	add	sp, #16
 800d79c:	bd80      	pop	{r7, pc}
 800d79e:	46c0      	nop			@ (mov r8, r8)
 800d7a0:	40012c00 	.word	0x40012c00
 800d7a4:	40000400 	.word	0x40000400
 800d7a8:	40000800 	.word	0x40000800
 800d7ac:	40002000 	.word	0x40002000
 800d7b0:	40014000 	.word	0x40014000
 800d7b4:	40014400 	.word	0x40014400
 800d7b8:	40014800 	.word	0x40014800
 800d7bc:	fffffcff 	.word	0xfffffcff

0800d7c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b086      	sub	sp, #24
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
 800d7c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6a1b      	ldr	r3, [r3, #32]
 800d7ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	6a1b      	ldr	r3, [r3, #32]
 800d7d4:	2201      	movs	r2, #1
 800d7d6:	4393      	bics	r3, r2
 800d7d8:	001a      	movs	r2, r3
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	685b      	ldr	r3, [r3, #4]
 800d7e2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	699b      	ldr	r3, [r3, #24]
 800d7e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	4a32      	ldr	r2, [pc, #200]	@ (800d8b8 <TIM_OC1_SetConfig+0xf8>)
 800d7ee:	4013      	ands	r3, r2
 800d7f0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	2203      	movs	r2, #3
 800d7f6:	4393      	bics	r3, r2
 800d7f8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	68fa      	ldr	r2, [r7, #12]
 800d800:	4313      	orrs	r3, r2
 800d802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d804:	697b      	ldr	r3, [r7, #20]
 800d806:	2202      	movs	r2, #2
 800d808:	4393      	bics	r3, r2
 800d80a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	689b      	ldr	r3, [r3, #8]
 800d810:	697a      	ldr	r2, [r7, #20]
 800d812:	4313      	orrs	r3, r2
 800d814:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	4a28      	ldr	r2, [pc, #160]	@ (800d8bc <TIM_OC1_SetConfig+0xfc>)
 800d81a:	4293      	cmp	r3, r2
 800d81c:	d00b      	beq.n	800d836 <TIM_OC1_SetConfig+0x76>
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	4a27      	ldr	r2, [pc, #156]	@ (800d8c0 <TIM_OC1_SetConfig+0x100>)
 800d822:	4293      	cmp	r3, r2
 800d824:	d007      	beq.n	800d836 <TIM_OC1_SetConfig+0x76>
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	4a26      	ldr	r2, [pc, #152]	@ (800d8c4 <TIM_OC1_SetConfig+0x104>)
 800d82a:	4293      	cmp	r3, r2
 800d82c:	d003      	beq.n	800d836 <TIM_OC1_SetConfig+0x76>
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	4a25      	ldr	r2, [pc, #148]	@ (800d8c8 <TIM_OC1_SetConfig+0x108>)
 800d832:	4293      	cmp	r3, r2
 800d834:	d10c      	bne.n	800d850 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d836:	697b      	ldr	r3, [r7, #20]
 800d838:	2208      	movs	r2, #8
 800d83a:	4393      	bics	r3, r2
 800d83c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	68db      	ldr	r3, [r3, #12]
 800d842:	697a      	ldr	r2, [r7, #20]
 800d844:	4313      	orrs	r3, r2
 800d846:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d848:	697b      	ldr	r3, [r7, #20]
 800d84a:	2204      	movs	r2, #4
 800d84c:	4393      	bics	r3, r2
 800d84e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	4a1a      	ldr	r2, [pc, #104]	@ (800d8bc <TIM_OC1_SetConfig+0xfc>)
 800d854:	4293      	cmp	r3, r2
 800d856:	d00b      	beq.n	800d870 <TIM_OC1_SetConfig+0xb0>
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	4a19      	ldr	r2, [pc, #100]	@ (800d8c0 <TIM_OC1_SetConfig+0x100>)
 800d85c:	4293      	cmp	r3, r2
 800d85e:	d007      	beq.n	800d870 <TIM_OC1_SetConfig+0xb0>
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	4a18      	ldr	r2, [pc, #96]	@ (800d8c4 <TIM_OC1_SetConfig+0x104>)
 800d864:	4293      	cmp	r3, r2
 800d866:	d003      	beq.n	800d870 <TIM_OC1_SetConfig+0xb0>
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	4a17      	ldr	r2, [pc, #92]	@ (800d8c8 <TIM_OC1_SetConfig+0x108>)
 800d86c:	4293      	cmp	r3, r2
 800d86e:	d111      	bne.n	800d894 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	4a16      	ldr	r2, [pc, #88]	@ (800d8cc <TIM_OC1_SetConfig+0x10c>)
 800d874:	4013      	ands	r3, r2
 800d876:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	4a15      	ldr	r2, [pc, #84]	@ (800d8d0 <TIM_OC1_SetConfig+0x110>)
 800d87c:	4013      	ands	r3, r2
 800d87e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	695b      	ldr	r3, [r3, #20]
 800d884:	693a      	ldr	r2, [r7, #16]
 800d886:	4313      	orrs	r3, r2
 800d888:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	699b      	ldr	r3, [r3, #24]
 800d88e:	693a      	ldr	r2, [r7, #16]
 800d890:	4313      	orrs	r3, r2
 800d892:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	693a      	ldr	r2, [r7, #16]
 800d898:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	68fa      	ldr	r2, [r7, #12]
 800d89e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d8a0:	683b      	ldr	r3, [r7, #0]
 800d8a2:	685a      	ldr	r2, [r3, #4]
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	697a      	ldr	r2, [r7, #20]
 800d8ac:	621a      	str	r2, [r3, #32]
}
 800d8ae:	46c0      	nop			@ (mov r8, r8)
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	b006      	add	sp, #24
 800d8b4:	bd80      	pop	{r7, pc}
 800d8b6:	46c0      	nop			@ (mov r8, r8)
 800d8b8:	fffeff8f 	.word	0xfffeff8f
 800d8bc:	40012c00 	.word	0x40012c00
 800d8c0:	40014000 	.word	0x40014000
 800d8c4:	40014400 	.word	0x40014400
 800d8c8:	40014800 	.word	0x40014800
 800d8cc:	fffffeff 	.word	0xfffffeff
 800d8d0:	fffffdff 	.word	0xfffffdff

0800d8d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b086      	sub	sp, #24
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
 800d8dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	6a1b      	ldr	r3, [r3, #32]
 800d8e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	6a1b      	ldr	r3, [r3, #32]
 800d8e8:	2210      	movs	r2, #16
 800d8ea:	4393      	bics	r3, r2
 800d8ec:	001a      	movs	r2, r3
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	685b      	ldr	r3, [r3, #4]
 800d8f6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	699b      	ldr	r3, [r3, #24]
 800d8fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	4a2e      	ldr	r2, [pc, #184]	@ (800d9bc <TIM_OC2_SetConfig+0xe8>)
 800d902:	4013      	ands	r3, r2
 800d904:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	4a2d      	ldr	r2, [pc, #180]	@ (800d9c0 <TIM_OC2_SetConfig+0xec>)
 800d90a:	4013      	ands	r3, r2
 800d90c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	021b      	lsls	r3, r3, #8
 800d914:	68fa      	ldr	r2, [r7, #12]
 800d916:	4313      	orrs	r3, r2
 800d918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	2220      	movs	r2, #32
 800d91e:	4393      	bics	r3, r2
 800d920:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	689b      	ldr	r3, [r3, #8]
 800d926:	011b      	lsls	r3, r3, #4
 800d928:	697a      	ldr	r2, [r7, #20]
 800d92a:	4313      	orrs	r3, r2
 800d92c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	4a24      	ldr	r2, [pc, #144]	@ (800d9c4 <TIM_OC2_SetConfig+0xf0>)
 800d932:	4293      	cmp	r3, r2
 800d934:	d10d      	bne.n	800d952 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d936:	697b      	ldr	r3, [r7, #20]
 800d938:	2280      	movs	r2, #128	@ 0x80
 800d93a:	4393      	bics	r3, r2
 800d93c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	68db      	ldr	r3, [r3, #12]
 800d942:	011b      	lsls	r3, r3, #4
 800d944:	697a      	ldr	r2, [r7, #20]
 800d946:	4313      	orrs	r3, r2
 800d948:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	2240      	movs	r2, #64	@ 0x40
 800d94e:	4393      	bics	r3, r2
 800d950:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	4a1b      	ldr	r2, [pc, #108]	@ (800d9c4 <TIM_OC2_SetConfig+0xf0>)
 800d956:	4293      	cmp	r3, r2
 800d958:	d00b      	beq.n	800d972 <TIM_OC2_SetConfig+0x9e>
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	4a1a      	ldr	r2, [pc, #104]	@ (800d9c8 <TIM_OC2_SetConfig+0xf4>)
 800d95e:	4293      	cmp	r3, r2
 800d960:	d007      	beq.n	800d972 <TIM_OC2_SetConfig+0x9e>
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	4a19      	ldr	r2, [pc, #100]	@ (800d9cc <TIM_OC2_SetConfig+0xf8>)
 800d966:	4293      	cmp	r3, r2
 800d968:	d003      	beq.n	800d972 <TIM_OC2_SetConfig+0x9e>
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	4a18      	ldr	r2, [pc, #96]	@ (800d9d0 <TIM_OC2_SetConfig+0xfc>)
 800d96e:	4293      	cmp	r3, r2
 800d970:	d113      	bne.n	800d99a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d972:	693b      	ldr	r3, [r7, #16]
 800d974:	4a17      	ldr	r2, [pc, #92]	@ (800d9d4 <TIM_OC2_SetConfig+0x100>)
 800d976:	4013      	ands	r3, r2
 800d978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d97a:	693b      	ldr	r3, [r7, #16]
 800d97c:	4a16      	ldr	r2, [pc, #88]	@ (800d9d8 <TIM_OC2_SetConfig+0x104>)
 800d97e:	4013      	ands	r3, r2
 800d980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d982:	683b      	ldr	r3, [r7, #0]
 800d984:	695b      	ldr	r3, [r3, #20]
 800d986:	009b      	lsls	r3, r3, #2
 800d988:	693a      	ldr	r2, [r7, #16]
 800d98a:	4313      	orrs	r3, r2
 800d98c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	699b      	ldr	r3, [r3, #24]
 800d992:	009b      	lsls	r3, r3, #2
 800d994:	693a      	ldr	r2, [r7, #16]
 800d996:	4313      	orrs	r3, r2
 800d998:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	693a      	ldr	r2, [r7, #16]
 800d99e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	68fa      	ldr	r2, [r7, #12]
 800d9a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	685a      	ldr	r2, [r3, #4]
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	697a      	ldr	r2, [r7, #20]
 800d9b2:	621a      	str	r2, [r3, #32]
}
 800d9b4:	46c0      	nop			@ (mov r8, r8)
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	b006      	add	sp, #24
 800d9ba:	bd80      	pop	{r7, pc}
 800d9bc:	feff8fff 	.word	0xfeff8fff
 800d9c0:	fffffcff 	.word	0xfffffcff
 800d9c4:	40012c00 	.word	0x40012c00
 800d9c8:	40014000 	.word	0x40014000
 800d9cc:	40014400 	.word	0x40014400
 800d9d0:	40014800 	.word	0x40014800
 800d9d4:	fffffbff 	.word	0xfffffbff
 800d9d8:	fffff7ff 	.word	0xfffff7ff

0800d9dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b086      	sub	sp, #24
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
 800d9e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	6a1b      	ldr	r3, [r3, #32]
 800d9ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	6a1b      	ldr	r3, [r3, #32]
 800d9f0:	4a33      	ldr	r2, [pc, #204]	@ (800dac0 <TIM_OC3_SetConfig+0xe4>)
 800d9f2:	401a      	ands	r2, r3
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	685b      	ldr	r3, [r3, #4]
 800d9fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	69db      	ldr	r3, [r3, #28]
 800da02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	4a2f      	ldr	r2, [pc, #188]	@ (800dac4 <TIM_OC3_SetConfig+0xe8>)
 800da08:	4013      	ands	r3, r2
 800da0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	2203      	movs	r2, #3
 800da10:	4393      	bics	r3, r2
 800da12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	68fa      	ldr	r2, [r7, #12]
 800da1a:	4313      	orrs	r3, r2
 800da1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800da1e:	697b      	ldr	r3, [r7, #20]
 800da20:	4a29      	ldr	r2, [pc, #164]	@ (800dac8 <TIM_OC3_SetConfig+0xec>)
 800da22:	4013      	ands	r3, r2
 800da24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800da26:	683b      	ldr	r3, [r7, #0]
 800da28:	689b      	ldr	r3, [r3, #8]
 800da2a:	021b      	lsls	r3, r3, #8
 800da2c:	697a      	ldr	r2, [r7, #20]
 800da2e:	4313      	orrs	r3, r2
 800da30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	4a25      	ldr	r2, [pc, #148]	@ (800dacc <TIM_OC3_SetConfig+0xf0>)
 800da36:	4293      	cmp	r3, r2
 800da38:	d10d      	bne.n	800da56 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800da3a:	697b      	ldr	r3, [r7, #20]
 800da3c:	4a24      	ldr	r2, [pc, #144]	@ (800dad0 <TIM_OC3_SetConfig+0xf4>)
 800da3e:	4013      	ands	r3, r2
 800da40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	68db      	ldr	r3, [r3, #12]
 800da46:	021b      	lsls	r3, r3, #8
 800da48:	697a      	ldr	r2, [r7, #20]
 800da4a:	4313      	orrs	r3, r2
 800da4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800da4e:	697b      	ldr	r3, [r7, #20]
 800da50:	4a20      	ldr	r2, [pc, #128]	@ (800dad4 <TIM_OC3_SetConfig+0xf8>)
 800da52:	4013      	ands	r3, r2
 800da54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	4a1c      	ldr	r2, [pc, #112]	@ (800dacc <TIM_OC3_SetConfig+0xf0>)
 800da5a:	4293      	cmp	r3, r2
 800da5c:	d00b      	beq.n	800da76 <TIM_OC3_SetConfig+0x9a>
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	4a1d      	ldr	r2, [pc, #116]	@ (800dad8 <TIM_OC3_SetConfig+0xfc>)
 800da62:	4293      	cmp	r3, r2
 800da64:	d007      	beq.n	800da76 <TIM_OC3_SetConfig+0x9a>
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	4a1c      	ldr	r2, [pc, #112]	@ (800dadc <TIM_OC3_SetConfig+0x100>)
 800da6a:	4293      	cmp	r3, r2
 800da6c:	d003      	beq.n	800da76 <TIM_OC3_SetConfig+0x9a>
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	4a1b      	ldr	r2, [pc, #108]	@ (800dae0 <TIM_OC3_SetConfig+0x104>)
 800da72:	4293      	cmp	r3, r2
 800da74:	d113      	bne.n	800da9e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800da76:	693b      	ldr	r3, [r7, #16]
 800da78:	4a1a      	ldr	r2, [pc, #104]	@ (800dae4 <TIM_OC3_SetConfig+0x108>)
 800da7a:	4013      	ands	r3, r2
 800da7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800da7e:	693b      	ldr	r3, [r7, #16]
 800da80:	4a19      	ldr	r2, [pc, #100]	@ (800dae8 <TIM_OC3_SetConfig+0x10c>)
 800da82:	4013      	ands	r3, r2
 800da84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	695b      	ldr	r3, [r3, #20]
 800da8a:	011b      	lsls	r3, r3, #4
 800da8c:	693a      	ldr	r2, [r7, #16]
 800da8e:	4313      	orrs	r3, r2
 800da90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	699b      	ldr	r3, [r3, #24]
 800da96:	011b      	lsls	r3, r3, #4
 800da98:	693a      	ldr	r2, [r7, #16]
 800da9a:	4313      	orrs	r3, r2
 800da9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	693a      	ldr	r2, [r7, #16]
 800daa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	68fa      	ldr	r2, [r7, #12]
 800daa8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	685a      	ldr	r2, [r3, #4]
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	697a      	ldr	r2, [r7, #20]
 800dab6:	621a      	str	r2, [r3, #32]
}
 800dab8:	46c0      	nop			@ (mov r8, r8)
 800daba:	46bd      	mov	sp, r7
 800dabc:	b006      	add	sp, #24
 800dabe:	bd80      	pop	{r7, pc}
 800dac0:	fffffeff 	.word	0xfffffeff
 800dac4:	fffeff8f 	.word	0xfffeff8f
 800dac8:	fffffdff 	.word	0xfffffdff
 800dacc:	40012c00 	.word	0x40012c00
 800dad0:	fffff7ff 	.word	0xfffff7ff
 800dad4:	fffffbff 	.word	0xfffffbff
 800dad8:	40014000 	.word	0x40014000
 800dadc:	40014400 	.word	0x40014400
 800dae0:	40014800 	.word	0x40014800
 800dae4:	ffffefff 	.word	0xffffefff
 800dae8:	ffffdfff 	.word	0xffffdfff

0800daec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b086      	sub	sp, #24
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
 800daf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	6a1b      	ldr	r3, [r3, #32]
 800dafa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	6a1b      	ldr	r3, [r3, #32]
 800db00:	4a26      	ldr	r2, [pc, #152]	@ (800db9c <TIM_OC4_SetConfig+0xb0>)
 800db02:	401a      	ands	r2, r3
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	685b      	ldr	r3, [r3, #4]
 800db0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	69db      	ldr	r3, [r3, #28]
 800db12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	4a22      	ldr	r2, [pc, #136]	@ (800dba0 <TIM_OC4_SetConfig+0xb4>)
 800db18:	4013      	ands	r3, r2
 800db1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	4a21      	ldr	r2, [pc, #132]	@ (800dba4 <TIM_OC4_SetConfig+0xb8>)
 800db20:	4013      	ands	r3, r2
 800db22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	021b      	lsls	r3, r3, #8
 800db2a:	68fa      	ldr	r2, [r7, #12]
 800db2c:	4313      	orrs	r3, r2
 800db2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800db30:	693b      	ldr	r3, [r7, #16]
 800db32:	4a1d      	ldr	r2, [pc, #116]	@ (800dba8 <TIM_OC4_SetConfig+0xbc>)
 800db34:	4013      	ands	r3, r2
 800db36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	689b      	ldr	r3, [r3, #8]
 800db3c:	031b      	lsls	r3, r3, #12
 800db3e:	693a      	ldr	r2, [r7, #16]
 800db40:	4313      	orrs	r3, r2
 800db42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	4a19      	ldr	r2, [pc, #100]	@ (800dbac <TIM_OC4_SetConfig+0xc0>)
 800db48:	4293      	cmp	r3, r2
 800db4a:	d00b      	beq.n	800db64 <TIM_OC4_SetConfig+0x78>
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	4a18      	ldr	r2, [pc, #96]	@ (800dbb0 <TIM_OC4_SetConfig+0xc4>)
 800db50:	4293      	cmp	r3, r2
 800db52:	d007      	beq.n	800db64 <TIM_OC4_SetConfig+0x78>
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	4a17      	ldr	r2, [pc, #92]	@ (800dbb4 <TIM_OC4_SetConfig+0xc8>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d003      	beq.n	800db64 <TIM_OC4_SetConfig+0x78>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	4a16      	ldr	r2, [pc, #88]	@ (800dbb8 <TIM_OC4_SetConfig+0xcc>)
 800db60:	4293      	cmp	r3, r2
 800db62:	d109      	bne.n	800db78 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800db64:	697b      	ldr	r3, [r7, #20]
 800db66:	4a15      	ldr	r2, [pc, #84]	@ (800dbbc <TIM_OC4_SetConfig+0xd0>)
 800db68:	4013      	ands	r3, r2
 800db6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	695b      	ldr	r3, [r3, #20]
 800db70:	019b      	lsls	r3, r3, #6
 800db72:	697a      	ldr	r2, [r7, #20]
 800db74:	4313      	orrs	r3, r2
 800db76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	697a      	ldr	r2, [r7, #20]
 800db7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	68fa      	ldr	r2, [r7, #12]
 800db82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	685a      	ldr	r2, [r3, #4]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	693a      	ldr	r2, [r7, #16]
 800db90:	621a      	str	r2, [r3, #32]
}
 800db92:	46c0      	nop			@ (mov r8, r8)
 800db94:	46bd      	mov	sp, r7
 800db96:	b006      	add	sp, #24
 800db98:	bd80      	pop	{r7, pc}
 800db9a:	46c0      	nop			@ (mov r8, r8)
 800db9c:	ffffefff 	.word	0xffffefff
 800dba0:	feff8fff 	.word	0xfeff8fff
 800dba4:	fffffcff 	.word	0xfffffcff
 800dba8:	ffffdfff 	.word	0xffffdfff
 800dbac:	40012c00 	.word	0x40012c00
 800dbb0:	40014000 	.word	0x40014000
 800dbb4:	40014400 	.word	0x40014400
 800dbb8:	40014800 	.word	0x40014800
 800dbbc:	ffffbfff 	.word	0xffffbfff

0800dbc0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b086      	sub	sp, #24
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
 800dbc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	6a1b      	ldr	r3, [r3, #32]
 800dbce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	6a1b      	ldr	r3, [r3, #32]
 800dbd4:	4a23      	ldr	r2, [pc, #140]	@ (800dc64 <TIM_OC5_SetConfig+0xa4>)
 800dbd6:	401a      	ands	r2, r3
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	685b      	ldr	r3, [r3, #4]
 800dbe0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dbe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	4a1f      	ldr	r2, [pc, #124]	@ (800dc68 <TIM_OC5_SetConfig+0xa8>)
 800dbec:	4013      	ands	r3, r2
 800dbee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dbf0:	683b      	ldr	r3, [r7, #0]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	68fa      	ldr	r2, [r7, #12]
 800dbf6:	4313      	orrs	r3, r2
 800dbf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800dbfa:	693b      	ldr	r3, [r7, #16]
 800dbfc:	4a1b      	ldr	r2, [pc, #108]	@ (800dc6c <TIM_OC5_SetConfig+0xac>)
 800dbfe:	4013      	ands	r3, r2
 800dc00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	689b      	ldr	r3, [r3, #8]
 800dc06:	041b      	lsls	r3, r3, #16
 800dc08:	693a      	ldr	r2, [r7, #16]
 800dc0a:	4313      	orrs	r3, r2
 800dc0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	4a17      	ldr	r2, [pc, #92]	@ (800dc70 <TIM_OC5_SetConfig+0xb0>)
 800dc12:	4293      	cmp	r3, r2
 800dc14:	d00b      	beq.n	800dc2e <TIM_OC5_SetConfig+0x6e>
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	4a16      	ldr	r2, [pc, #88]	@ (800dc74 <TIM_OC5_SetConfig+0xb4>)
 800dc1a:	4293      	cmp	r3, r2
 800dc1c:	d007      	beq.n	800dc2e <TIM_OC5_SetConfig+0x6e>
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	4a15      	ldr	r2, [pc, #84]	@ (800dc78 <TIM_OC5_SetConfig+0xb8>)
 800dc22:	4293      	cmp	r3, r2
 800dc24:	d003      	beq.n	800dc2e <TIM_OC5_SetConfig+0x6e>
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	4a14      	ldr	r2, [pc, #80]	@ (800dc7c <TIM_OC5_SetConfig+0xbc>)
 800dc2a:	4293      	cmp	r3, r2
 800dc2c:	d109      	bne.n	800dc42 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800dc2e:	697b      	ldr	r3, [r7, #20]
 800dc30:	4a0c      	ldr	r2, [pc, #48]	@ (800dc64 <TIM_OC5_SetConfig+0xa4>)
 800dc32:	4013      	ands	r3, r2
 800dc34:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	695b      	ldr	r3, [r3, #20]
 800dc3a:	021b      	lsls	r3, r3, #8
 800dc3c:	697a      	ldr	r2, [r7, #20]
 800dc3e:	4313      	orrs	r3, r2
 800dc40:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	697a      	ldr	r2, [r7, #20]
 800dc46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	68fa      	ldr	r2, [r7, #12]
 800dc4c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	685a      	ldr	r2, [r3, #4]
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	693a      	ldr	r2, [r7, #16]
 800dc5a:	621a      	str	r2, [r3, #32]
}
 800dc5c:	46c0      	nop			@ (mov r8, r8)
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	b006      	add	sp, #24
 800dc62:	bd80      	pop	{r7, pc}
 800dc64:	fffeffff 	.word	0xfffeffff
 800dc68:	fffeff8f 	.word	0xfffeff8f
 800dc6c:	fffdffff 	.word	0xfffdffff
 800dc70:	40012c00 	.word	0x40012c00
 800dc74:	40014000 	.word	0x40014000
 800dc78:	40014400 	.word	0x40014400
 800dc7c:	40014800 	.word	0x40014800

0800dc80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b086      	sub	sp, #24
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
 800dc88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	6a1b      	ldr	r3, [r3, #32]
 800dc8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	6a1b      	ldr	r3, [r3, #32]
 800dc94:	4a24      	ldr	r2, [pc, #144]	@ (800dd28 <TIM_OC6_SetConfig+0xa8>)
 800dc96:	401a      	ands	r2, r3
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	685b      	ldr	r3, [r3, #4]
 800dca0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	4a20      	ldr	r2, [pc, #128]	@ (800dd2c <TIM_OC6_SetConfig+0xac>)
 800dcac:	4013      	ands	r3, r2
 800dcae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	021b      	lsls	r3, r3, #8
 800dcb6:	68fa      	ldr	r2, [r7, #12]
 800dcb8:	4313      	orrs	r3, r2
 800dcba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	4a1c      	ldr	r2, [pc, #112]	@ (800dd30 <TIM_OC6_SetConfig+0xb0>)
 800dcc0:	4013      	ands	r3, r2
 800dcc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	689b      	ldr	r3, [r3, #8]
 800dcc8:	051b      	lsls	r3, r3, #20
 800dcca:	693a      	ldr	r2, [r7, #16]
 800dccc:	4313      	orrs	r3, r2
 800dcce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	4a18      	ldr	r2, [pc, #96]	@ (800dd34 <TIM_OC6_SetConfig+0xb4>)
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	d00b      	beq.n	800dcf0 <TIM_OC6_SetConfig+0x70>
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	4a17      	ldr	r2, [pc, #92]	@ (800dd38 <TIM_OC6_SetConfig+0xb8>)
 800dcdc:	4293      	cmp	r3, r2
 800dcde:	d007      	beq.n	800dcf0 <TIM_OC6_SetConfig+0x70>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	4a16      	ldr	r2, [pc, #88]	@ (800dd3c <TIM_OC6_SetConfig+0xbc>)
 800dce4:	4293      	cmp	r3, r2
 800dce6:	d003      	beq.n	800dcf0 <TIM_OC6_SetConfig+0x70>
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	4a15      	ldr	r2, [pc, #84]	@ (800dd40 <TIM_OC6_SetConfig+0xc0>)
 800dcec:	4293      	cmp	r3, r2
 800dcee:	d109      	bne.n	800dd04 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800dcf0:	697b      	ldr	r3, [r7, #20]
 800dcf2:	4a14      	ldr	r2, [pc, #80]	@ (800dd44 <TIM_OC6_SetConfig+0xc4>)
 800dcf4:	4013      	ands	r3, r2
 800dcf6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	695b      	ldr	r3, [r3, #20]
 800dcfc:	029b      	lsls	r3, r3, #10
 800dcfe:	697a      	ldr	r2, [r7, #20]
 800dd00:	4313      	orrs	r3, r2
 800dd02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	697a      	ldr	r2, [r7, #20]
 800dd08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	68fa      	ldr	r2, [r7, #12]
 800dd0e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800dd10:	683b      	ldr	r3, [r7, #0]
 800dd12:	685a      	ldr	r2, [r3, #4]
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	693a      	ldr	r2, [r7, #16]
 800dd1c:	621a      	str	r2, [r3, #32]
}
 800dd1e:	46c0      	nop			@ (mov r8, r8)
 800dd20:	46bd      	mov	sp, r7
 800dd22:	b006      	add	sp, #24
 800dd24:	bd80      	pop	{r7, pc}
 800dd26:	46c0      	nop			@ (mov r8, r8)
 800dd28:	ffefffff 	.word	0xffefffff
 800dd2c:	feff8fff 	.word	0xfeff8fff
 800dd30:	ffdfffff 	.word	0xffdfffff
 800dd34:	40012c00 	.word	0x40012c00
 800dd38:	40014000 	.word	0x40014000
 800dd3c:	40014400 	.word	0x40014400
 800dd40:	40014800 	.word	0x40014800
 800dd44:	fffbffff 	.word	0xfffbffff

0800dd48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b086      	sub	sp, #24
 800dd4c:	af00      	add	r7, sp, #0
 800dd4e:	60f8      	str	r0, [r7, #12]
 800dd50:	60b9      	str	r1, [r7, #8]
 800dd52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	6a1b      	ldr	r3, [r3, #32]
 800dd58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	6a1b      	ldr	r3, [r3, #32]
 800dd5e:	2201      	movs	r2, #1
 800dd60:	4393      	bics	r3, r2
 800dd62:	001a      	movs	r2, r3
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	699b      	ldr	r3, [r3, #24]
 800dd6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dd6e:	693b      	ldr	r3, [r7, #16]
 800dd70:	22f0      	movs	r2, #240	@ 0xf0
 800dd72:	4393      	bics	r3, r2
 800dd74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	011b      	lsls	r3, r3, #4
 800dd7a:	693a      	ldr	r2, [r7, #16]
 800dd7c:	4313      	orrs	r3, r2
 800dd7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dd80:	697b      	ldr	r3, [r7, #20]
 800dd82:	220a      	movs	r2, #10
 800dd84:	4393      	bics	r3, r2
 800dd86:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dd88:	697a      	ldr	r2, [r7, #20]
 800dd8a:	68bb      	ldr	r3, [r7, #8]
 800dd8c:	4313      	orrs	r3, r2
 800dd8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	693a      	ldr	r2, [r7, #16]
 800dd94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	697a      	ldr	r2, [r7, #20]
 800dd9a:	621a      	str	r2, [r3, #32]
}
 800dd9c:	46c0      	nop			@ (mov r8, r8)
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	b006      	add	sp, #24
 800dda2:	bd80      	pop	{r7, pc}

0800dda4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b086      	sub	sp, #24
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	60f8      	str	r0, [r7, #12]
 800ddac:	60b9      	str	r1, [r7, #8]
 800ddae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	6a1b      	ldr	r3, [r3, #32]
 800ddb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	6a1b      	ldr	r3, [r3, #32]
 800ddba:	2210      	movs	r2, #16
 800ddbc:	4393      	bics	r3, r2
 800ddbe:	001a      	movs	r2, r3
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	699b      	ldr	r3, [r3, #24]
 800ddc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ddca:	693b      	ldr	r3, [r7, #16]
 800ddcc:	4a0d      	ldr	r2, [pc, #52]	@ (800de04 <TIM_TI2_ConfigInputStage+0x60>)
 800ddce:	4013      	ands	r3, r2
 800ddd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	031b      	lsls	r3, r3, #12
 800ddd6:	693a      	ldr	r2, [r7, #16]
 800ddd8:	4313      	orrs	r3, r2
 800ddda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dddc:	697b      	ldr	r3, [r7, #20]
 800ddde:	22a0      	movs	r2, #160	@ 0xa0
 800dde0:	4393      	bics	r3, r2
 800dde2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dde4:	68bb      	ldr	r3, [r7, #8]
 800dde6:	011b      	lsls	r3, r3, #4
 800dde8:	697a      	ldr	r2, [r7, #20]
 800ddea:	4313      	orrs	r3, r2
 800ddec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	693a      	ldr	r2, [r7, #16]
 800ddf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ddf4:	68fb      	ldr	r3, [r7, #12]
 800ddf6:	697a      	ldr	r2, [r7, #20]
 800ddf8:	621a      	str	r2, [r3, #32]
}
 800ddfa:	46c0      	nop			@ (mov r8, r8)
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	b006      	add	sp, #24
 800de00:	bd80      	pop	{r7, pc}
 800de02:	46c0      	nop			@ (mov r8, r8)
 800de04:	ffff0fff 	.word	0xffff0fff

0800de08 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b084      	sub	sp, #16
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
 800de10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	689b      	ldr	r3, [r3, #8]
 800de16:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	4a08      	ldr	r2, [pc, #32]	@ (800de3c <TIM_ITRx_SetConfig+0x34>)
 800de1c:	4013      	ands	r3, r2
 800de1e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800de20:	683a      	ldr	r2, [r7, #0]
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	4313      	orrs	r3, r2
 800de26:	2207      	movs	r2, #7
 800de28:	4313      	orrs	r3, r2
 800de2a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	68fa      	ldr	r2, [r7, #12]
 800de30:	609a      	str	r2, [r3, #8]
}
 800de32:	46c0      	nop			@ (mov r8, r8)
 800de34:	46bd      	mov	sp, r7
 800de36:	b004      	add	sp, #16
 800de38:	bd80      	pop	{r7, pc}
 800de3a:	46c0      	nop			@ (mov r8, r8)
 800de3c:	ffcfff8f 	.word	0xffcfff8f

0800de40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b086      	sub	sp, #24
 800de44:	af00      	add	r7, sp, #0
 800de46:	60f8      	str	r0, [r7, #12]
 800de48:	60b9      	str	r1, [r7, #8]
 800de4a:	607a      	str	r2, [r7, #4]
 800de4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	689b      	ldr	r3, [r3, #8]
 800de52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de54:	697b      	ldr	r3, [r7, #20]
 800de56:	4a09      	ldr	r2, [pc, #36]	@ (800de7c <TIM_ETR_SetConfig+0x3c>)
 800de58:	4013      	ands	r3, r2
 800de5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	021a      	lsls	r2, r3, #8
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	431a      	orrs	r2, r3
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	4313      	orrs	r3, r2
 800de68:	697a      	ldr	r2, [r7, #20]
 800de6a:	4313      	orrs	r3, r2
 800de6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	697a      	ldr	r2, [r7, #20]
 800de72:	609a      	str	r2, [r3, #8]
}
 800de74:	46c0      	nop			@ (mov r8, r8)
 800de76:	46bd      	mov	sp, r7
 800de78:	b006      	add	sp, #24
 800de7a:	bd80      	pop	{r7, pc}
 800de7c:	ffff00ff 	.word	0xffff00ff

0800de80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800de80:	b580      	push	{r7, lr}
 800de82:	b086      	sub	sp, #24
 800de84:	af00      	add	r7, sp, #0
 800de86:	60f8      	str	r0, [r7, #12]
 800de88:	60b9      	str	r1, [r7, #8]
 800de8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800de8c:	68bb      	ldr	r3, [r7, #8]
 800de8e:	221f      	movs	r2, #31
 800de90:	4013      	ands	r3, r2
 800de92:	2201      	movs	r2, #1
 800de94:	409a      	lsls	r2, r3
 800de96:	0013      	movs	r3, r2
 800de98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	6a1b      	ldr	r3, [r3, #32]
 800de9e:	697a      	ldr	r2, [r7, #20]
 800dea0:	43d2      	mvns	r2, r2
 800dea2:	401a      	ands	r2, r3
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	6a1a      	ldr	r2, [r3, #32]
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	211f      	movs	r1, #31
 800deb0:	400b      	ands	r3, r1
 800deb2:	6879      	ldr	r1, [r7, #4]
 800deb4:	4099      	lsls	r1, r3
 800deb6:	000b      	movs	r3, r1
 800deb8:	431a      	orrs	r2, r3
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	621a      	str	r2, [r3, #32]
}
 800debe:	46c0      	nop			@ (mov r8, r8)
 800dec0:	46bd      	mov	sp, r7
 800dec2:	b006      	add	sp, #24
 800dec4:	bd80      	pop	{r7, pc}
	...

0800dec8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b084      	sub	sp, #16
 800decc:	af00      	add	r7, sp, #0
 800dece:	6078      	str	r0, [r7, #4]
 800ded0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	223c      	movs	r2, #60	@ 0x3c
 800ded6:	5c9b      	ldrb	r3, [r3, r2]
 800ded8:	2b01      	cmp	r3, #1
 800deda:	d101      	bne.n	800dee0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dedc:	2302      	movs	r3, #2
 800dede:	e05a      	b.n	800df96 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	223c      	movs	r2, #60	@ 0x3c
 800dee4:	2101      	movs	r1, #1
 800dee6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	223d      	movs	r2, #61	@ 0x3d
 800deec:	2102      	movs	r1, #2
 800deee:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	685b      	ldr	r3, [r3, #4]
 800def6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	689b      	ldr	r3, [r3, #8]
 800defe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	4a26      	ldr	r2, [pc, #152]	@ (800dfa0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800df06:	4293      	cmp	r3, r2
 800df08:	d108      	bne.n	800df1c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	4a25      	ldr	r2, [pc, #148]	@ (800dfa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800df0e:	4013      	ands	r3, r2
 800df10:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	685b      	ldr	r3, [r3, #4]
 800df16:	68fa      	ldr	r2, [r7, #12]
 800df18:	4313      	orrs	r3, r2
 800df1a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	2270      	movs	r2, #112	@ 0x70
 800df20:	4393      	bics	r3, r2
 800df22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	68fa      	ldr	r2, [r7, #12]
 800df2a:	4313      	orrs	r3, r2
 800df2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	68fa      	ldr	r2, [r7, #12]
 800df34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	4a19      	ldr	r2, [pc, #100]	@ (800dfa0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d014      	beq.n	800df6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	681a      	ldr	r2, [r3, #0]
 800df44:	2380      	movs	r3, #128	@ 0x80
 800df46:	05db      	lsls	r3, r3, #23
 800df48:	429a      	cmp	r2, r3
 800df4a:	d00e      	beq.n	800df6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	4a15      	ldr	r2, [pc, #84]	@ (800dfa8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800df52:	4293      	cmp	r3, r2
 800df54:	d009      	beq.n	800df6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	4a14      	ldr	r2, [pc, #80]	@ (800dfac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800df5c:	4293      	cmp	r3, r2
 800df5e:	d004      	beq.n	800df6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	4a12      	ldr	r2, [pc, #72]	@ (800dfb0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800df66:	4293      	cmp	r3, r2
 800df68:	d10c      	bne.n	800df84 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800df6a:	68bb      	ldr	r3, [r7, #8]
 800df6c:	2280      	movs	r2, #128	@ 0x80
 800df6e:	4393      	bics	r3, r2
 800df70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	689b      	ldr	r3, [r3, #8]
 800df76:	68ba      	ldr	r2, [r7, #8]
 800df78:	4313      	orrs	r3, r2
 800df7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	68ba      	ldr	r2, [r7, #8]
 800df82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	223d      	movs	r2, #61	@ 0x3d
 800df88:	2101      	movs	r1, #1
 800df8a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	223c      	movs	r2, #60	@ 0x3c
 800df90:	2100      	movs	r1, #0
 800df92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800df94:	2300      	movs	r3, #0
}
 800df96:	0018      	movs	r0, r3
 800df98:	46bd      	mov	sp, r7
 800df9a:	b004      	add	sp, #16
 800df9c:	bd80      	pop	{r7, pc}
 800df9e:	46c0      	nop			@ (mov r8, r8)
 800dfa0:	40012c00 	.word	0x40012c00
 800dfa4:	ff0fffff 	.word	0xff0fffff
 800dfa8:	40000400 	.word	0x40000400
 800dfac:	40000800 	.word	0x40000800
 800dfb0:	40014000 	.word	0x40014000

0800dfb4 <LL_DMA_ConfigTransfer>:
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b086      	sub	sp, #24
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	60f8      	str	r0, [r7, #12]
 800dfbc:	60b9      	str	r1, [r7, #8]
 800dfbe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800dfc4:	4a0c      	ldr	r2, [pc, #48]	@ (800dff8 <LL_DMA_ConfigTransfer+0x44>)
 800dfc6:	68bb      	ldr	r3, [r7, #8]
 800dfc8:	18d3      	adds	r3, r2, r3
 800dfca:	781b      	ldrb	r3, [r3, #0]
 800dfcc:	001a      	movs	r2, r3
 800dfce:	697b      	ldr	r3, [r7, #20]
 800dfd0:	18d3      	adds	r3, r2, r3
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	4a09      	ldr	r2, [pc, #36]	@ (800dffc <LL_DMA_ConfigTransfer+0x48>)
 800dfd6:	4013      	ands	r3, r2
 800dfd8:	0019      	movs	r1, r3
 800dfda:	4a07      	ldr	r2, [pc, #28]	@ (800dff8 <LL_DMA_ConfigTransfer+0x44>)
 800dfdc:	68bb      	ldr	r3, [r7, #8]
 800dfde:	18d3      	adds	r3, r2, r3
 800dfe0:	781b      	ldrb	r3, [r3, #0]
 800dfe2:	001a      	movs	r2, r3
 800dfe4:	697b      	ldr	r3, [r7, #20]
 800dfe6:	18d3      	adds	r3, r2, r3
 800dfe8:	687a      	ldr	r2, [r7, #4]
 800dfea:	430a      	orrs	r2, r1
 800dfec:	601a      	str	r2, [r3, #0]
}
 800dfee:	46c0      	nop			@ (mov r8, r8)
 800dff0:	46bd      	mov	sp, r7
 800dff2:	b006      	add	sp, #24
 800dff4:	bd80      	pop	{r7, pc}
 800dff6:	46c0      	nop			@ (mov r8, r8)
 800dff8:	080154b0 	.word	0x080154b0
 800dffc:	ffff800f 	.word	0xffff800f

0800e000 <LL_DMA_SetDataLength>:
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b086      	sub	sp, #24
 800e004:	af00      	add	r7, sp, #0
 800e006:	60f8      	str	r0, [r7, #12]
 800e008:	60b9      	str	r1, [r7, #8]
 800e00a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 800e010:	4a0b      	ldr	r2, [pc, #44]	@ (800e040 <LL_DMA_SetDataLength+0x40>)
 800e012:	68bb      	ldr	r3, [r7, #8]
 800e014:	18d3      	adds	r3, r2, r3
 800e016:	781b      	ldrb	r3, [r3, #0]
 800e018:	001a      	movs	r2, r3
 800e01a:	697b      	ldr	r3, [r7, #20]
 800e01c:	18d3      	adds	r3, r2, r3
 800e01e:	685b      	ldr	r3, [r3, #4]
 800e020:	0c1b      	lsrs	r3, r3, #16
 800e022:	0419      	lsls	r1, r3, #16
 800e024:	4a06      	ldr	r2, [pc, #24]	@ (800e040 <LL_DMA_SetDataLength+0x40>)
 800e026:	68bb      	ldr	r3, [r7, #8]
 800e028:	18d3      	adds	r3, r2, r3
 800e02a:	781b      	ldrb	r3, [r3, #0]
 800e02c:	001a      	movs	r2, r3
 800e02e:	697b      	ldr	r3, [r7, #20]
 800e030:	18d3      	adds	r3, r2, r3
 800e032:	687a      	ldr	r2, [r7, #4]
 800e034:	430a      	orrs	r2, r1
 800e036:	605a      	str	r2, [r3, #4]
}
 800e038:	46c0      	nop			@ (mov r8, r8)
 800e03a:	46bd      	mov	sp, r7
 800e03c:	b006      	add	sp, #24
 800e03e:	bd80      	pop	{r7, pc}
 800e040:	080154b0 	.word	0x080154b0

0800e044 <LL_DMA_SetMemoryAddress>:
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b086      	sub	sp, #24
 800e048:	af00      	add	r7, sp, #0
 800e04a:	60f8      	str	r0, [r7, #12]
 800e04c:	60b9      	str	r1, [r7, #8]
 800e04e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800e054:	4a06      	ldr	r2, [pc, #24]	@ (800e070 <LL_DMA_SetMemoryAddress+0x2c>)
 800e056:	68bb      	ldr	r3, [r7, #8]
 800e058:	18d3      	adds	r3, r2, r3
 800e05a:	781b      	ldrb	r3, [r3, #0]
 800e05c:	001a      	movs	r2, r3
 800e05e:	697b      	ldr	r3, [r7, #20]
 800e060:	18d3      	adds	r3, r2, r3
 800e062:	687a      	ldr	r2, [r7, #4]
 800e064:	60da      	str	r2, [r3, #12]
}
 800e066:	46c0      	nop			@ (mov r8, r8)
 800e068:	46bd      	mov	sp, r7
 800e06a:	b006      	add	sp, #24
 800e06c:	bd80      	pop	{r7, pc}
 800e06e:	46c0      	nop			@ (mov r8, r8)
 800e070:	080154b0 	.word	0x080154b0

0800e074 <LL_DMA_SetPeriphAddress>:
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b086      	sub	sp, #24
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60f8      	str	r0, [r7, #12]
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 800e084:	4a06      	ldr	r2, [pc, #24]	@ (800e0a0 <LL_DMA_SetPeriphAddress+0x2c>)
 800e086:	68bb      	ldr	r3, [r7, #8]
 800e088:	18d3      	adds	r3, r2, r3
 800e08a:	781b      	ldrb	r3, [r3, #0]
 800e08c:	001a      	movs	r2, r3
 800e08e:	697b      	ldr	r3, [r7, #20]
 800e090:	18d3      	adds	r3, r2, r3
 800e092:	687a      	ldr	r2, [r7, #4]
 800e094:	609a      	str	r2, [r3, #8]
}
 800e096:	46c0      	nop			@ (mov r8, r8)
 800e098:	46bd      	mov	sp, r7
 800e09a:	b006      	add	sp, #24
 800e09c:	bd80      	pop	{r7, pc}
 800e09e:	46c0      	nop			@ (mov r8, r8)
 800e0a0:	080154b0 	.word	0x080154b0

0800e0a4 <LL_DMA_SetPeriphRequest>:
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b086      	sub	sp, #24
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	60f8      	str	r0, [r7, #12]
 800e0ac:	60b9      	str	r1, [r7, #8]
 800e0ae:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	0a9b      	lsrs	r3, r3, #10
 800e0b4:	4a0f      	ldr	r2, [pc, #60]	@ (800e0f4 <LL_DMA_SetPeriphRequest+0x50>)
 800e0b6:	405a      	eors	r2, r3
 800e0b8:	0013      	movs	r3, r2
 800e0ba:	00db      	lsls	r3, r3, #3
 800e0bc:	1a9b      	subs	r3, r3, r2
 800e0be:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800e0c0:	68ba      	ldr	r2, [r7, #8]
 800e0c2:	697b      	ldr	r3, [r7, #20]
 800e0c4:	18d3      	adds	r3, r2, r3
 800e0c6:	009b      	lsls	r3, r3, #2
 800e0c8:	4a0b      	ldr	r2, [pc, #44]	@ (800e0f8 <LL_DMA_SetPeriphRequest+0x54>)
 800e0ca:	4694      	mov	ip, r2
 800e0cc:	4463      	add	r3, ip
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	227f      	movs	r2, #127	@ 0x7f
 800e0d2:	4393      	bics	r3, r2
 800e0d4:	0019      	movs	r1, r3
 800e0d6:	68ba      	ldr	r2, [r7, #8]
 800e0d8:	697b      	ldr	r3, [r7, #20]
 800e0da:	18d3      	adds	r3, r2, r3
 800e0dc:	009b      	lsls	r3, r3, #2
 800e0de:	4a06      	ldr	r2, [pc, #24]	@ (800e0f8 <LL_DMA_SetPeriphRequest+0x54>)
 800e0e0:	4694      	mov	ip, r2
 800e0e2:	4463      	add	r3, ip
 800e0e4:	687a      	ldr	r2, [r7, #4]
 800e0e6:	430a      	orrs	r2, r1
 800e0e8:	601a      	str	r2, [r3, #0]
}
 800e0ea:	46c0      	nop			@ (mov r8, r8)
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	b006      	add	sp, #24
 800e0f0:	bd80      	pop	{r7, pc}
 800e0f2:	46c0      	nop			@ (mov r8, r8)
 800e0f4:	00100080 	.word	0x00100080
 800e0f8:	40020800 	.word	0x40020800

0800e0fc <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b084      	sub	sp, #16
 800e100:	af00      	add	r7, sp, #0
 800e102:	60f8      	str	r0, [r7, #12]
 800e104:	60b9      	str	r1, [r7, #8]
 800e106:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800e110:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800e116:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800e11c:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800e122:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800e128:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800e12e:	431a      	orrs	r2, r3
 800e130:	68b9      	ldr	r1, [r7, #8]
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	0018      	movs	r0, r3
 800e136:	f7ff ff3d 	bl	800dfb4 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	685a      	ldr	r2, [r3, #4]
 800e13e:	68b9      	ldr	r1, [r7, #8]
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	0018      	movs	r0, r3
 800e144:	f7ff ff7e 	bl	800e044 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681a      	ldr	r2, [r3, #0]
 800e14c:	68b9      	ldr	r1, [r7, #8]
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	0018      	movs	r0, r3
 800e152:	f7ff ff8f 	bl	800e074 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	6a1a      	ldr	r2, [r3, #32]
 800e15a:	68b9      	ldr	r1, [r7, #8]
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	0018      	movs	r0, r3
 800e160:	f7ff ff4e 	bl	800e000 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e168:	68b9      	ldr	r1, [r7, #8]
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	0018      	movs	r0, r3
 800e16e:	f7ff ff99 	bl	800e0a4 <LL_DMA_SetPeriphRequest>

  return SUCCESS;
 800e172:	2300      	movs	r3, #0
}
 800e174:	0018      	movs	r0, r3
 800e176:	46bd      	mov	sp, r7
 800e178:	b004      	add	sp, #16
 800e17a:	bd80      	pop	{r7, pc}

0800e17c <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b082      	sub	sp, #8
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2200      	movs	r2, #0
 800e188:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	2200      	movs	r2, #0
 800e18e:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	2200      	movs	r2, #0
 800e194:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	2200      	movs	r2, #0
 800e19a:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	2200      	movs	r2, #0
 800e1a0:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2200      	movs	r2, #0
 800e1be:	625a      	str	r2, [r3, #36]	@ 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	2200      	movs	r2, #0
 800e1c4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e1c6:	46c0      	nop			@ (mov r8, r8)
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	b002      	add	sp, #8
 800e1cc:	bd80      	pop	{r7, pc}

0800e1ce <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800e1ce:	b580      	push	{r7, lr}
 800e1d0:	b084      	sub	sp, #16
 800e1d2:	af00      	add	r7, sp, #0
 800e1d4:	60f8      	str	r0, [r7, #12]
 800e1d6:	60b9      	str	r1, [r7, #8]
 800e1d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	6819      	ldr	r1, [r3, #0]
 800e1de:	68bb      	ldr	r3, [r7, #8]
 800e1e0:	435b      	muls	r3, r3
 800e1e2:	001a      	movs	r2, r3
 800e1e4:	0013      	movs	r3, r2
 800e1e6:	005b      	lsls	r3, r3, #1
 800e1e8:	189b      	adds	r3, r3, r2
 800e1ea:	43db      	mvns	r3, r3
 800e1ec:	400b      	ands	r3, r1
 800e1ee:	001a      	movs	r2, r3
 800e1f0:	68bb      	ldr	r3, [r7, #8]
 800e1f2:	435b      	muls	r3, r3
 800e1f4:	6879      	ldr	r1, [r7, #4]
 800e1f6:	434b      	muls	r3, r1
 800e1f8:	431a      	orrs	r2, r3
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	601a      	str	r2, [r3, #0]
}
 800e1fe:	46c0      	nop			@ (mov r8, r8)
 800e200:	46bd      	mov	sp, r7
 800e202:	b004      	add	sp, #16
 800e204:	bd80      	pop	{r7, pc}

0800e206 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800e206:	b580      	push	{r7, lr}
 800e208:	b084      	sub	sp, #16
 800e20a:	af00      	add	r7, sp, #0
 800e20c:	60f8      	str	r0, [r7, #12]
 800e20e:	60b9      	str	r1, [r7, #8]
 800e210:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	685b      	ldr	r3, [r3, #4]
 800e216:	68ba      	ldr	r2, [r7, #8]
 800e218:	43d2      	mvns	r2, r2
 800e21a:	401a      	ands	r2, r3
 800e21c:	68bb      	ldr	r3, [r7, #8]
 800e21e:	6879      	ldr	r1, [r7, #4]
 800e220:	434b      	muls	r3, r1
 800e222:	431a      	orrs	r2, r3
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	605a      	str	r2, [r3, #4]
}
 800e228:	46c0      	nop			@ (mov r8, r8)
 800e22a:	46bd      	mov	sp, r7
 800e22c:	b004      	add	sp, #16
 800e22e:	bd80      	pop	{r7, pc}

0800e230 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800e230:	b580      	push	{r7, lr}
 800e232:	b084      	sub	sp, #16
 800e234:	af00      	add	r7, sp, #0
 800e236:	60f8      	str	r0, [r7, #12]
 800e238:	60b9      	str	r1, [r7, #8]
 800e23a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	6899      	ldr	r1, [r3, #8]
 800e240:	68bb      	ldr	r3, [r7, #8]
 800e242:	435b      	muls	r3, r3
 800e244:	001a      	movs	r2, r3
 800e246:	0013      	movs	r3, r2
 800e248:	005b      	lsls	r3, r3, #1
 800e24a:	189b      	adds	r3, r3, r2
 800e24c:	43db      	mvns	r3, r3
 800e24e:	400b      	ands	r3, r1
 800e250:	001a      	movs	r2, r3
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	435b      	muls	r3, r3
 800e256:	6879      	ldr	r1, [r7, #4]
 800e258:	434b      	muls	r3, r1
 800e25a:	431a      	orrs	r2, r3
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	609a      	str	r2, [r3, #8]
}
 800e260:	46c0      	nop			@ (mov r8, r8)
 800e262:	46bd      	mov	sp, r7
 800e264:	b004      	add	sp, #16
 800e266:	bd80      	pop	{r7, pc}

0800e268 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b084      	sub	sp, #16
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	60f8      	str	r0, [r7, #12]
 800e270:	60b9      	str	r1, [r7, #8]
 800e272:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	68d9      	ldr	r1, [r3, #12]
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	435b      	muls	r3, r3
 800e27c:	001a      	movs	r2, r3
 800e27e:	0013      	movs	r3, r2
 800e280:	005b      	lsls	r3, r3, #1
 800e282:	189b      	adds	r3, r3, r2
 800e284:	43db      	mvns	r3, r3
 800e286:	400b      	ands	r3, r1
 800e288:	001a      	movs	r2, r3
 800e28a:	68bb      	ldr	r3, [r7, #8]
 800e28c:	435b      	muls	r3, r3
 800e28e:	6879      	ldr	r1, [r7, #4]
 800e290:	434b      	muls	r3, r1
 800e292:	431a      	orrs	r2, r3
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	60da      	str	r2, [r3, #12]
}
 800e298:	46c0      	nop			@ (mov r8, r8)
 800e29a:	46bd      	mov	sp, r7
 800e29c:	b004      	add	sp, #16
 800e29e:	bd80      	pop	{r7, pc}

0800e2a0 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b084      	sub	sp, #16
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	60f8      	str	r0, [r7, #12]
 800e2a8:	60b9      	str	r1, [r7, #8]
 800e2aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	6a19      	ldr	r1, [r3, #32]
 800e2b0:	68bb      	ldr	r3, [r7, #8]
 800e2b2:	435b      	muls	r3, r3
 800e2b4:	68ba      	ldr	r2, [r7, #8]
 800e2b6:	4353      	muls	r3, r2
 800e2b8:	68ba      	ldr	r2, [r7, #8]
 800e2ba:	435a      	muls	r2, r3
 800e2bc:	0013      	movs	r3, r2
 800e2be:	011b      	lsls	r3, r3, #4
 800e2c0:	1a9b      	subs	r3, r3, r2
 800e2c2:	43db      	mvns	r3, r3
 800e2c4:	400b      	ands	r3, r1
 800e2c6:	001a      	movs	r2, r3
 800e2c8:	68bb      	ldr	r3, [r7, #8]
 800e2ca:	435b      	muls	r3, r3
 800e2cc:	68b9      	ldr	r1, [r7, #8]
 800e2ce:	434b      	muls	r3, r1
 800e2d0:	68b9      	ldr	r1, [r7, #8]
 800e2d2:	434b      	muls	r3, r1
 800e2d4:	6879      	ldr	r1, [r7, #4]
 800e2d6:	434b      	muls	r3, r1
 800e2d8:	431a      	orrs	r2, r3
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 800e2de:	46c0      	nop			@ (mov r8, r8)
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	b004      	add	sp, #16
 800e2e4:	bd80      	pop	{r7, pc}

0800e2e6 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800e2e6:	b580      	push	{r7, lr}
 800e2e8:	b084      	sub	sp, #16
 800e2ea:	af00      	add	r7, sp, #0
 800e2ec:	60f8      	str	r0, [r7, #12]
 800e2ee:	60b9      	str	r1, [r7, #8]
 800e2f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800e2f6:	68bb      	ldr	r3, [r7, #8]
 800e2f8:	0a1b      	lsrs	r3, r3, #8
 800e2fa:	68ba      	ldr	r2, [r7, #8]
 800e2fc:	0a12      	lsrs	r2, r2, #8
 800e2fe:	4353      	muls	r3, r2
 800e300:	68ba      	ldr	r2, [r7, #8]
 800e302:	0a12      	lsrs	r2, r2, #8
 800e304:	4353      	muls	r3, r2
 800e306:	68ba      	ldr	r2, [r7, #8]
 800e308:	0a12      	lsrs	r2, r2, #8
 800e30a:	435a      	muls	r2, r3
 800e30c:	0013      	movs	r3, r2
 800e30e:	011b      	lsls	r3, r3, #4
 800e310:	1a9b      	subs	r3, r3, r2
 800e312:	43db      	mvns	r3, r3
 800e314:	400b      	ands	r3, r1
 800e316:	001a      	movs	r2, r3
 800e318:	68bb      	ldr	r3, [r7, #8]
 800e31a:	0a1b      	lsrs	r3, r3, #8
 800e31c:	68b9      	ldr	r1, [r7, #8]
 800e31e:	0a09      	lsrs	r1, r1, #8
 800e320:	434b      	muls	r3, r1
 800e322:	68b9      	ldr	r1, [r7, #8]
 800e324:	0a09      	lsrs	r1, r1, #8
 800e326:	434b      	muls	r3, r1
 800e328:	68b9      	ldr	r1, [r7, #8]
 800e32a:	0a09      	lsrs	r1, r1, #8
 800e32c:	434b      	muls	r3, r1
 800e32e:	6879      	ldr	r1, [r7, #4]
 800e330:	434b      	muls	r3, r1
 800e332:	431a      	orrs	r2, r3
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	625a      	str	r2, [r3, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 800e338:	46c0      	nop			@ (mov r8, r8)
 800e33a:	46bd      	mov	sp, r7
 800e33c:	b004      	add	sp, #16
 800e33e:	bd80      	pop	{r7, pc}

0800e340 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b084      	sub	sp, #16
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
 800e348:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800e34a:	2300      	movs	r3, #0
 800e34c:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800e34e:	e047      	b.n	800e3e0 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800e350:	683b      	ldr	r3, [r7, #0]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	2101      	movs	r1, #1
 800e356:	68fa      	ldr	r2, [r7, #12]
 800e358:	4091      	lsls	r1, r2
 800e35a:	000a      	movs	r2, r1
 800e35c:	4013      	ands	r3, r2
 800e35e:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800e360:	68bb      	ldr	r3, [r7, #8]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d039      	beq.n	800e3da <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	685b      	ldr	r3, [r3, #4]
 800e36a:	2b01      	cmp	r3, #1
 800e36c:	d003      	beq.n	800e376 <LL_GPIO_Init+0x36>
 800e36e:	683b      	ldr	r3, [r7, #0]
 800e370:	685b      	ldr	r3, [r3, #4]
 800e372:	2b02      	cmp	r3, #2
 800e374:	d10d      	bne.n	800e392 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800e376:	683b      	ldr	r3, [r7, #0]
 800e378:	689a      	ldr	r2, [r3, #8]
 800e37a:	68b9      	ldr	r1, [r7, #8]
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	0018      	movs	r0, r3
 800e380:	f7ff ff56 	bl	800e230 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	68da      	ldr	r2, [r3, #12]
 800e388:	68b9      	ldr	r1, [r7, #8]
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	0018      	movs	r0, r3
 800e38e:	f7ff ff3a 	bl	800e206 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800e392:	683b      	ldr	r3, [r7, #0]
 800e394:	691a      	ldr	r2, [r3, #16]
 800e396:	68b9      	ldr	r1, [r7, #8]
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	0018      	movs	r0, r3
 800e39c:	f7ff ff64 	bl	800e268 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800e3a0:	683b      	ldr	r3, [r7, #0]
 800e3a2:	685b      	ldr	r3, [r3, #4]
 800e3a4:	2b02      	cmp	r3, #2
 800e3a6:	d111      	bne.n	800e3cc <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800e3a8:	68bb      	ldr	r3, [r7, #8]
 800e3aa:	2bff      	cmp	r3, #255	@ 0xff
 800e3ac:	d807      	bhi.n	800e3be <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	695a      	ldr	r2, [r3, #20]
 800e3b2:	68b9      	ldr	r1, [r7, #8]
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	0018      	movs	r0, r3
 800e3b8:	f7ff ff72 	bl	800e2a0 <LL_GPIO_SetAFPin_0_7>
 800e3bc:	e006      	b.n	800e3cc <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800e3be:	683b      	ldr	r3, [r7, #0]
 800e3c0:	695a      	ldr	r2, [r3, #20]
 800e3c2:	68b9      	ldr	r1, [r7, #8]
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	0018      	movs	r0, r3
 800e3c8:	f7ff ff8d 	bl	800e2e6 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	685a      	ldr	r2, [r3, #4]
 800e3d0:	68b9      	ldr	r1, [r7, #8]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	0018      	movs	r0, r3
 800e3d6:	f7ff fefa 	bl	800e1ce <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	3301      	adds	r3, #1
 800e3de:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800e3e0:	683b      	ldr	r3, [r7, #0]
 800e3e2:	681a      	ldr	r2, [r3, #0]
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	40da      	lsrs	r2, r3
 800e3e8:	1e13      	subs	r3, r2, #0
 800e3ea:	d1b1      	bne.n	800e350 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800e3ec:	2300      	movs	r3, #0
}
 800e3ee:	0018      	movs	r0, r3
 800e3f0:	46bd      	mov	sp, r7
 800e3f2:	b004      	add	sp, #16
 800e3f4:	bd80      	pop	{r7, pc}

0800e3f6 <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 800e3f6:	b580      	push	{r7, lr}
 800e3f8:	b082      	sub	sp, #8
 800e3fa:	af00      	add	r7, sp, #0
 800e3fc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	005b      	lsls	r3, r3, #1
 800e404:	085a      	lsrs	r2, r3, #1
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	601a      	str	r2, [r3, #0]
}
 800e40a:	46c0      	nop			@ (mov r8, r8)
 800e40c:	46bd      	mov	sp, r7
 800e40e:	b002      	add	sp, #8
 800e410:	bd80      	pop	{r7, pc}
	...

0800e414 <LL_APB1_GRP1_EnableClock>:
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b084      	sub	sp, #16
 800e418:	af00      	add	r7, sp, #0
 800e41a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 800e41c:	4b07      	ldr	r3, [pc, #28]	@ (800e43c <LL_APB1_GRP1_EnableClock+0x28>)
 800e41e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800e420:	4b06      	ldr	r3, [pc, #24]	@ (800e43c <LL_APB1_GRP1_EnableClock+0x28>)
 800e422:	687a      	ldr	r2, [r7, #4]
 800e424:	430a      	orrs	r2, r1
 800e426:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800e428:	4b04      	ldr	r3, [pc, #16]	@ (800e43c <LL_APB1_GRP1_EnableClock+0x28>)
 800e42a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e42c:	687a      	ldr	r2, [r7, #4]
 800e42e:	4013      	ands	r3, r2
 800e430:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e432:	68fb      	ldr	r3, [r7, #12]
}
 800e434:	46c0      	nop			@ (mov r8, r8)
 800e436:	46bd      	mov	sp, r7
 800e438:	b004      	add	sp, #16
 800e43a:	bd80      	pop	{r7, pc}
 800e43c:	40021000 	.word	0x40021000

0800e440 <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800e440:	b580      	push	{r7, lr}
 800e442:	b082      	sub	sp, #8
 800e444:	af00      	add	r7, sp, #0
 800e446:	6078      	str	r0, [r7, #4]
 800e448:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	4a16      	ldr	r2, [pc, #88]	@ (800e4a8 <LL_UCPD_Init+0x68>)
 800e44e:	4293      	cmp	r3, r2
 800e450:	d104      	bne.n	800e45c <LL_UCPD_Init+0x1c>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 800e452:	2380      	movs	r3, #128	@ 0x80
 800e454:	049b      	lsls	r3, r3, #18
 800e456:	0018      	movs	r0, r3
 800e458:	f7ff ffdc 	bl	800e414 <LL_APB1_GRP1_EnableClock>
  }

  if (UCPD2 == UCPDx)
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	4a13      	ldr	r2, [pc, #76]	@ (800e4ac <LL_UCPD_Init+0x6c>)
 800e460:	4293      	cmp	r3, r2
 800e462:	d104      	bne.n	800e46e <LL_UCPD_Init+0x2e>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 800e464:	2380      	movs	r3, #128	@ 0x80
 800e466:	04db      	lsls	r3, r3, #19
 800e468:	0018      	movs	r0, r3
 800e46a:	f7ff ffd3 	bl	800e414 <LL_APB1_GRP1_EnableClock>
  }

  LL_UCPD_Disable(UCPDx);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	0018      	movs	r0, r3
 800e472:	f7ff ffc0 	bl	800e3f6 <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	4a0d      	ldr	r2, [pc, #52]	@ (800e4b0 <LL_UCPD_Init+0x70>)
 800e47c:	401a      	ands	r2, r3
 800e47e:	683b      	ldr	r3, [r7, #0]
 800e480:	6819      	ldr	r1, [r3, #0]
 800e482:	683b      	ldr	r3, [r7, #0]
 800e484:	685b      	ldr	r3, [r3, #4]
 800e486:	02db      	lsls	r3, r3, #11
 800e488:	4319      	orrs	r1, r3
 800e48a:	683b      	ldr	r3, [r7, #0]
 800e48c:	689b      	ldr	r3, [r3, #8]
 800e48e:	019b      	lsls	r3, r3, #6
 800e490:	4319      	orrs	r1, r3
 800e492:	683b      	ldr	r3, [r7, #0]
 800e494:	68db      	ldr	r3, [r3, #12]
 800e496:	430b      	orrs	r3, r1
 800e498:	431a      	orrs	r2, r3
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 800e49e:	2300      	movs	r3, #0
}
 800e4a0:	0018      	movs	r0, r3
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	b002      	add	sp, #8
 800e4a6:	bd80      	pop	{r7, pc}
 800e4a8:	4000a000 	.word	0x4000a000
 800e4ac:	4000a400 	.word	0x4000a400
 800e4b0:	fff10000 	.word	0xfff10000

0800e4b4 <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b082      	sub	sp, #8
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	2280      	movs	r2, #128	@ 0x80
 800e4c0:	0292      	lsls	r2, r2, #10
 800e4c2:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	2207      	movs	r2, #7
 800e4c8:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	2210      	movs	r2, #16
 800e4ce:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	220d      	movs	r2, #13
 800e4d4:	60da      	str	r2, [r3, #12]
}
 800e4d6:	46c0      	nop			@ (mov r8, r8)
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	b002      	add	sp, #8
 800e4dc:	bd80      	pop	{r7, pc}
	...

0800e4e0 <__NVIC_SetPriority>:
{
 800e4e0:	b590      	push	{r4, r7, lr}
 800e4e2:	b083      	sub	sp, #12
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	0002      	movs	r2, r0
 800e4e8:	6039      	str	r1, [r7, #0]
 800e4ea:	1dfb      	adds	r3, r7, #7
 800e4ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800e4ee:	1dfb      	adds	r3, r7, #7
 800e4f0:	781b      	ldrb	r3, [r3, #0]
 800e4f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800e4f4:	d828      	bhi.n	800e548 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800e4f6:	4a2f      	ldr	r2, [pc, #188]	@ (800e5b4 <__NVIC_SetPriority+0xd4>)
 800e4f8:	1dfb      	adds	r3, r7, #7
 800e4fa:	781b      	ldrb	r3, [r3, #0]
 800e4fc:	b25b      	sxtb	r3, r3
 800e4fe:	089b      	lsrs	r3, r3, #2
 800e500:	33c0      	adds	r3, #192	@ 0xc0
 800e502:	009b      	lsls	r3, r3, #2
 800e504:	589b      	ldr	r3, [r3, r2]
 800e506:	1dfa      	adds	r2, r7, #7
 800e508:	7812      	ldrb	r2, [r2, #0]
 800e50a:	0011      	movs	r1, r2
 800e50c:	2203      	movs	r2, #3
 800e50e:	400a      	ands	r2, r1
 800e510:	00d2      	lsls	r2, r2, #3
 800e512:	21ff      	movs	r1, #255	@ 0xff
 800e514:	4091      	lsls	r1, r2
 800e516:	000a      	movs	r2, r1
 800e518:	43d2      	mvns	r2, r2
 800e51a:	401a      	ands	r2, r3
 800e51c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800e51e:	683b      	ldr	r3, [r7, #0]
 800e520:	019b      	lsls	r3, r3, #6
 800e522:	22ff      	movs	r2, #255	@ 0xff
 800e524:	401a      	ands	r2, r3
 800e526:	1dfb      	adds	r3, r7, #7
 800e528:	781b      	ldrb	r3, [r3, #0]
 800e52a:	0018      	movs	r0, r3
 800e52c:	2303      	movs	r3, #3
 800e52e:	4003      	ands	r3, r0
 800e530:	00db      	lsls	r3, r3, #3
 800e532:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800e534:	481f      	ldr	r0, [pc, #124]	@ (800e5b4 <__NVIC_SetPriority+0xd4>)
 800e536:	1dfb      	adds	r3, r7, #7
 800e538:	781b      	ldrb	r3, [r3, #0]
 800e53a:	b25b      	sxtb	r3, r3
 800e53c:	089b      	lsrs	r3, r3, #2
 800e53e:	430a      	orrs	r2, r1
 800e540:	33c0      	adds	r3, #192	@ 0xc0
 800e542:	009b      	lsls	r3, r3, #2
 800e544:	501a      	str	r2, [r3, r0]
}
 800e546:	e031      	b.n	800e5ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800e548:	4a1b      	ldr	r2, [pc, #108]	@ (800e5b8 <__NVIC_SetPriority+0xd8>)
 800e54a:	1dfb      	adds	r3, r7, #7
 800e54c:	781b      	ldrb	r3, [r3, #0]
 800e54e:	0019      	movs	r1, r3
 800e550:	230f      	movs	r3, #15
 800e552:	400b      	ands	r3, r1
 800e554:	3b08      	subs	r3, #8
 800e556:	089b      	lsrs	r3, r3, #2
 800e558:	3306      	adds	r3, #6
 800e55a:	009b      	lsls	r3, r3, #2
 800e55c:	18d3      	adds	r3, r2, r3
 800e55e:	3304      	adds	r3, #4
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	1dfa      	adds	r2, r7, #7
 800e564:	7812      	ldrb	r2, [r2, #0]
 800e566:	0011      	movs	r1, r2
 800e568:	2203      	movs	r2, #3
 800e56a:	400a      	ands	r2, r1
 800e56c:	00d2      	lsls	r2, r2, #3
 800e56e:	21ff      	movs	r1, #255	@ 0xff
 800e570:	4091      	lsls	r1, r2
 800e572:	000a      	movs	r2, r1
 800e574:	43d2      	mvns	r2, r2
 800e576:	401a      	ands	r2, r3
 800e578:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800e57a:	683b      	ldr	r3, [r7, #0]
 800e57c:	019b      	lsls	r3, r3, #6
 800e57e:	22ff      	movs	r2, #255	@ 0xff
 800e580:	401a      	ands	r2, r3
 800e582:	1dfb      	adds	r3, r7, #7
 800e584:	781b      	ldrb	r3, [r3, #0]
 800e586:	0018      	movs	r0, r3
 800e588:	2303      	movs	r3, #3
 800e58a:	4003      	ands	r3, r0
 800e58c:	00db      	lsls	r3, r3, #3
 800e58e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800e590:	4809      	ldr	r0, [pc, #36]	@ (800e5b8 <__NVIC_SetPriority+0xd8>)
 800e592:	1dfb      	adds	r3, r7, #7
 800e594:	781b      	ldrb	r3, [r3, #0]
 800e596:	001c      	movs	r4, r3
 800e598:	230f      	movs	r3, #15
 800e59a:	4023      	ands	r3, r4
 800e59c:	3b08      	subs	r3, #8
 800e59e:	089b      	lsrs	r3, r3, #2
 800e5a0:	430a      	orrs	r2, r1
 800e5a2:	3306      	adds	r3, #6
 800e5a4:	009b      	lsls	r3, r3, #2
 800e5a6:	18c3      	adds	r3, r0, r3
 800e5a8:	3304      	adds	r3, #4
 800e5aa:	601a      	str	r2, [r3, #0]
}
 800e5ac:	46c0      	nop			@ (mov r8, r8)
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	b003      	add	sp, #12
 800e5b2:	bd90      	pop	{r4, r7, pc}
 800e5b4:	e000e100 	.word	0xe000e100
 800e5b8:	e000ed00 	.word	0xe000ed00

0800e5bc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800e5c0:	2305      	movs	r3, #5
 800e5c2:	425b      	negs	r3, r3
 800e5c4:	2100      	movs	r1, #0
 800e5c6:	0018      	movs	r0, r3
 800e5c8:	f7ff ff8a 	bl	800e4e0 <__NVIC_SetPriority>
#endif
}
 800e5cc:	46c0      	nop			@ (mov r8, r8)
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	bd80      	pop	{r7, pc}
	...

0800e5d4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b082      	sub	sp, #8
 800e5d8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e5da:	f3ef 8305 	mrs	r3, IPSR
 800e5de:	603b      	str	r3, [r7, #0]
  return(result);
 800e5e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d003      	beq.n	800e5ee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800e5e6:	2306      	movs	r3, #6
 800e5e8:	425b      	negs	r3, r3
 800e5ea:	607b      	str	r3, [r7, #4]
 800e5ec:	e00c      	b.n	800e608 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e5ee:	4b09      	ldr	r3, [pc, #36]	@ (800e614 <osKernelInitialize+0x40>)
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d105      	bne.n	800e602 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800e5f6:	4b07      	ldr	r3, [pc, #28]	@ (800e614 <osKernelInitialize+0x40>)
 800e5f8:	2201      	movs	r2, #1
 800e5fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	607b      	str	r3, [r7, #4]
 800e600:	e002      	b.n	800e608 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800e602:	2301      	movs	r3, #1
 800e604:	425b      	negs	r3, r3
 800e606:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e608:	687b      	ldr	r3, [r7, #4]
}
 800e60a:	0018      	movs	r0, r3
 800e60c:	46bd      	mov	sp, r7
 800e60e:	b002      	add	sp, #8
 800e610:	bd80      	pop	{r7, pc}
 800e612:	46c0      	nop			@ (mov r8, r8)
 800e614:	20000480 	.word	0x20000480

0800e618 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e618:	b580      	push	{r7, lr}
 800e61a:	b082      	sub	sp, #8
 800e61c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e61e:	f3ef 8305 	mrs	r3, IPSR
 800e622:	603b      	str	r3, [r7, #0]
  return(result);
 800e624:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e626:	2b00      	cmp	r3, #0
 800e628:	d003      	beq.n	800e632 <osKernelStart+0x1a>
    stat = osErrorISR;
 800e62a:	2306      	movs	r3, #6
 800e62c:	425b      	negs	r3, r3
 800e62e:	607b      	str	r3, [r7, #4]
 800e630:	e010      	b.n	800e654 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e632:	4b0b      	ldr	r3, [pc, #44]	@ (800e660 <osKernelStart+0x48>)
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	2b01      	cmp	r3, #1
 800e638:	d109      	bne.n	800e64e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e63a:	f7ff ffbf 	bl	800e5bc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800e63e:	4b08      	ldr	r3, [pc, #32]	@ (800e660 <osKernelStart+0x48>)
 800e640:	2202      	movs	r2, #2
 800e642:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800e644:	f001 feb6 	bl	80103b4 <vTaskStartScheduler>
      stat = osOK;
 800e648:	2300      	movs	r3, #0
 800e64a:	607b      	str	r3, [r7, #4]
 800e64c:	e002      	b.n	800e654 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800e64e:	2301      	movs	r3, #1
 800e650:	425b      	negs	r3, r3
 800e652:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e654:	687b      	ldr	r3, [r7, #4]
}
 800e656:	0018      	movs	r0, r3
 800e658:	46bd      	mov	sp, r7
 800e65a:	b002      	add	sp, #8
 800e65c:	bd80      	pop	{r7, pc}
 800e65e:	46c0      	nop			@ (mov r8, r8)
 800e660:	20000480 	.word	0x20000480

0800e664 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800e664:	b580      	push	{r7, lr}
 800e666:	b082      	sub	sp, #8
 800e668:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e66a:	f3ef 8305 	mrs	r3, IPSR
 800e66e:	603b      	str	r3, [r7, #0]
  return(result);
 800e670:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800e672:	2b00      	cmp	r3, #0
 800e674:	d004      	beq.n	800e680 <osKernelGetTickCount+0x1c>
    ticks = xTaskGetTickCountFromISR();
 800e676:	f001 ff99 	bl	80105ac <xTaskGetTickCountFromISR>
 800e67a:	0003      	movs	r3, r0
 800e67c:	607b      	str	r3, [r7, #4]
 800e67e:	e003      	b.n	800e688 <osKernelGetTickCount+0x24>
  } else {
    ticks = xTaskGetTickCount();
 800e680:	f001 ff86 	bl	8010590 <xTaskGetTickCount>
 800e684:	0003      	movs	r3, r0
 800e686:	607b      	str	r3, [r7, #4]
  }

  return (ticks);
 800e688:	687b      	ldr	r3, [r7, #4]
}
 800e68a:	0018      	movs	r0, r3
 800e68c:	46bd      	mov	sp, r7
 800e68e:	b002      	add	sp, #8
 800e690:	bd80      	pop	{r7, pc}

0800e692 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 800e692:	b580      	push	{r7, lr}
 800e694:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 800e696:	23fa      	movs	r3, #250	@ 0xfa
 800e698:	009b      	lsls	r3, r3, #2
}
 800e69a:	0018      	movs	r0, r3
 800e69c:	46bd      	mov	sp, r7
 800e69e:	bd80      	pop	{r7, pc}

0800e6a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e6a0:	b5b0      	push	{r4, r5, r7, lr}
 800e6a2:	b08e      	sub	sp, #56	@ 0x38
 800e6a4:	af04      	add	r7, sp, #16
 800e6a6:	60f8      	str	r0, [r7, #12]
 800e6a8:	60b9      	str	r1, [r7, #8]
 800e6aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e6b0:	f3ef 8305 	mrs	r3, IPSR
 800e6b4:	617b      	str	r3, [r7, #20]
  return(result);
 800e6b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d000      	beq.n	800e6be <osThreadNew+0x1e>
 800e6bc:	e081      	b.n	800e7c2 <osThreadNew+0x122>
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d100      	bne.n	800e6c6 <osThreadNew+0x26>
 800e6c4:	e07d      	b.n	800e7c2 <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 800e6c6:	2380      	movs	r3, #128	@ 0x80
 800e6c8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800e6ca:	2318      	movs	r3, #24
 800e6cc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800e6d2:	2301      	movs	r3, #1
 800e6d4:	425b      	negs	r3, r3
 800e6d6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d044      	beq.n	800e768 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d002      	beq.n	800e6ec <osThreadNew+0x4c>
        name = attr->name;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	699b      	ldr	r3, [r3, #24]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d002      	beq.n	800e6fa <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	699b      	ldr	r3, [r3, #24]
 800e6f8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e6fa:	69fb      	ldr	r3, [r7, #28]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d007      	beq.n	800e710 <osThreadNew+0x70>
 800e700:	69fb      	ldr	r3, [r7, #28]
 800e702:	2b38      	cmp	r3, #56	@ 0x38
 800e704:	d804      	bhi.n	800e710 <osThreadNew+0x70>
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	685b      	ldr	r3, [r3, #4]
 800e70a:	2201      	movs	r2, #1
 800e70c:	4013      	ands	r3, r2
 800e70e:	d001      	beq.n	800e714 <osThreadNew+0x74>
        return (NULL);
 800e710:	2300      	movs	r3, #0
 800e712:	e057      	b.n	800e7c4 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	695b      	ldr	r3, [r3, #20]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d003      	beq.n	800e724 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	695b      	ldr	r3, [r3, #20]
 800e720:	089b      	lsrs	r3, r3, #2
 800e722:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	689b      	ldr	r3, [r3, #8]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d00e      	beq.n	800e74a <osThreadNew+0xaa>
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	68db      	ldr	r3, [r3, #12]
 800e730:	2b5b      	cmp	r3, #91	@ 0x5b
 800e732:	d90a      	bls.n	800e74a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d006      	beq.n	800e74a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	695b      	ldr	r3, [r3, #20]
 800e740:	2b00      	cmp	r3, #0
 800e742:	d002      	beq.n	800e74a <osThreadNew+0xaa>
        mem = 1;
 800e744:	2301      	movs	r3, #1
 800e746:	61bb      	str	r3, [r7, #24]
 800e748:	e010      	b.n	800e76c <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	689b      	ldr	r3, [r3, #8]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d10c      	bne.n	800e76c <osThreadNew+0xcc>
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	68db      	ldr	r3, [r3, #12]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d108      	bne.n	800e76c <osThreadNew+0xcc>
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	691b      	ldr	r3, [r3, #16]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d104      	bne.n	800e76c <osThreadNew+0xcc>
          mem = 0;
 800e762:	2300      	movs	r3, #0
 800e764:	61bb      	str	r3, [r7, #24]
 800e766:	e001      	b.n	800e76c <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800e768:	2300      	movs	r3, #0
 800e76a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e76c:	69bb      	ldr	r3, [r7, #24]
 800e76e:	2b01      	cmp	r3, #1
 800e770:	d112      	bne.n	800e798 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e77a:	68bd      	ldr	r5, [r7, #8]
 800e77c:	6a3c      	ldr	r4, [r7, #32]
 800e77e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e780:	68f8      	ldr	r0, [r7, #12]
 800e782:	9302      	str	r3, [sp, #8]
 800e784:	9201      	str	r2, [sp, #4]
 800e786:	69fb      	ldr	r3, [r7, #28]
 800e788:	9300      	str	r3, [sp, #0]
 800e78a:	002b      	movs	r3, r5
 800e78c:	0022      	movs	r2, r4
 800e78e:	f001 fb1c 	bl	800fdca <xTaskCreateStatic>
 800e792:	0003      	movs	r3, r0
 800e794:	613b      	str	r3, [r7, #16]
 800e796:	e014      	b.n	800e7c2 <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 800e798:	69bb      	ldr	r3, [r7, #24]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d111      	bne.n	800e7c2 <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e79e:	6a3b      	ldr	r3, [r7, #32]
 800e7a0:	b29a      	uxth	r2, r3
 800e7a2:	68bc      	ldr	r4, [r7, #8]
 800e7a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e7a6:	68f8      	ldr	r0, [r7, #12]
 800e7a8:	2310      	movs	r3, #16
 800e7aa:	18fb      	adds	r3, r7, r3
 800e7ac:	9301      	str	r3, [sp, #4]
 800e7ae:	69fb      	ldr	r3, [r7, #28]
 800e7b0:	9300      	str	r3, [sp, #0]
 800e7b2:	0023      	movs	r3, r4
 800e7b4:	f001 fb50 	bl	800fe58 <xTaskCreate>
 800e7b8:	0003      	movs	r3, r0
 800e7ba:	2b01      	cmp	r3, #1
 800e7bc:	d001      	beq.n	800e7c2 <osThreadNew+0x122>
            hTask = NULL;
 800e7be:	2300      	movs	r3, #0
 800e7c0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e7c2:	693b      	ldr	r3, [r7, #16]
}
 800e7c4:	0018      	movs	r0, r3
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	b00a      	add	sp, #40	@ 0x28
 800e7ca:	bdb0      	pop	{r4, r5, r7, pc}

0800e7cc <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b082      	sub	sp, #8
 800e7d0:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 800e7d2:	f002 f9dd 	bl	8010b90 <xTaskGetCurrentTaskHandle>
 800e7d6:	0003      	movs	r3, r0
 800e7d8:	607b      	str	r3, [r7, #4]

  return (id);
 800e7da:	687b      	ldr	r3, [r7, #4]
}
 800e7dc:	0018      	movs	r0, r3
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	b002      	add	sp, #8
 800e7e2:	bd80      	pop	{r7, pc}

0800e7e4 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800e7e4:	b580      	push	{r7, lr}
 800e7e6:	b086      	sub	sp, #24
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e7f0:	f3ef 8305 	mrs	r3, IPSR
 800e7f4:	60fb      	str	r3, [r7, #12]
  return(result);
 800e7f6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d003      	beq.n	800e804 <osThreadSuspend+0x20>
    stat = osErrorISR;
 800e7fc:	2306      	movs	r3, #6
 800e7fe:	425b      	negs	r3, r3
 800e800:	617b      	str	r3, [r7, #20]
 800e802:	e00c      	b.n	800e81e <osThreadSuspend+0x3a>
  }
  else if (hTask == NULL) {
 800e804:	693b      	ldr	r3, [r7, #16]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d103      	bne.n	800e812 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 800e80a:	2304      	movs	r3, #4
 800e80c:	425b      	negs	r3, r3
 800e80e:	617b      	str	r3, [r7, #20]
 800e810:	e005      	b.n	800e81e <osThreadSuspend+0x3a>
  }
  else {
    stat = osOK;
 800e812:	2300      	movs	r3, #0
 800e814:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800e816:	693b      	ldr	r3, [r7, #16]
 800e818:	0018      	movs	r0, r3
 800e81a:	f001 fcef 	bl	80101fc <vTaskSuspend>
  }

  return (stat);
 800e81e:	697b      	ldr	r3, [r7, #20]
}
 800e820:	0018      	movs	r0, r3
 800e822:	46bd      	mov	sp, r7
 800e824:	b006      	add	sp, #24
 800e826:	bd80      	pop	{r7, pc}

0800e828 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 800e828:	b580      	push	{r7, lr}
 800e82a:	b086      	sub	sp, #24
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e834:	f3ef 8305 	mrs	r3, IPSR
 800e838:	60fb      	str	r3, [r7, #12]
  return(result);
 800e83a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d003      	beq.n	800e848 <osThreadResume+0x20>
    stat = osErrorISR;
 800e840:	2306      	movs	r3, #6
 800e842:	425b      	negs	r3, r3
 800e844:	617b      	str	r3, [r7, #20]
 800e846:	e00c      	b.n	800e862 <osThreadResume+0x3a>
  }
  else if (hTask == NULL) {
 800e848:	693b      	ldr	r3, [r7, #16]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d103      	bne.n	800e856 <osThreadResume+0x2e>
    stat = osErrorParameter;
 800e84e:	2304      	movs	r3, #4
 800e850:	425b      	negs	r3, r3
 800e852:	617b      	str	r3, [r7, #20]
 800e854:	e005      	b.n	800e862 <osThreadResume+0x3a>
  }
  else {
    stat = osOK;
 800e856:	2300      	movs	r3, #0
 800e858:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 800e85a:	693b      	ldr	r3, [r7, #16]
 800e85c:	0018      	movs	r0, r3
 800e85e:	f001 fd5b 	bl	8010318 <vTaskResume>
  }

  return (stat);
 800e862:	697b      	ldr	r3, [r7, #20]
}
 800e864:	0018      	movs	r0, r3
 800e866:	46bd      	mov	sp, r7
 800e868:	b006      	add	sp, #24
 800e86a:	bd80      	pop	{r7, pc}

0800e86c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b088      	sub	sp, #32
 800e870:	af02      	add	r7, sp, #8
 800e872:	6078      	str	r0, [r7, #4]
 800e874:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800e87a:	697b      	ldr	r3, [r7, #20]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d002      	beq.n	800e886 <osThreadFlagsSet+0x1a>
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	2b00      	cmp	r3, #0
 800e884:	da03      	bge.n	800e88e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800e886:	2304      	movs	r3, #4
 800e888:	425b      	negs	r3, r3
 800e88a:	60fb      	str	r3, [r7, #12]
 800e88c:	e031      	b.n	800e8f2 <osThreadFlagsSet+0x86>
  }
  else {
    rflags = (uint32_t)osError;
 800e88e:	2301      	movs	r3, #1
 800e890:	425b      	negs	r3, r3
 800e892:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e894:	f3ef 8305 	mrs	r3, IPSR
 800e898:	613b      	str	r3, [r7, #16]
  return(result);
 800e89a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d01b      	beq.n	800e8d8 <osThreadFlagsSet+0x6c>
      yield = pdFALSE;
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800e8a4:	6839      	ldr	r1, [r7, #0]
 800e8a6:	6978      	ldr	r0, [r7, #20]
 800e8a8:	2308      	movs	r3, #8
 800e8aa:	18fb      	adds	r3, r7, r3
 800e8ac:	9300      	str	r3, [sp, #0]
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	2201      	movs	r2, #1
 800e8b2:	f002 fadf 	bl	8010e74 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800e8b6:	230c      	movs	r3, #12
 800e8b8:	18fb      	adds	r3, r7, r3
 800e8ba:	6978      	ldr	r0, [r7, #20]
 800e8bc:	2200      	movs	r2, #0
 800e8be:	9200      	str	r2, [sp, #0]
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	2100      	movs	r1, #0
 800e8c4:	f002 fad6 	bl	8010e74 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800e8c8:	68bb      	ldr	r3, [r7, #8]
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d011      	beq.n	800e8f2 <osThreadFlagsSet+0x86>
 800e8ce:	4b0b      	ldr	r3, [pc, #44]	@ (800e8fc <osThreadFlagsSet+0x90>)
 800e8d0:	2280      	movs	r2, #128	@ 0x80
 800e8d2:	0552      	lsls	r2, r2, #21
 800e8d4:	601a      	str	r2, [r3, #0]
 800e8d6:	e00c      	b.n	800e8f2 <osThreadFlagsSet+0x86>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800e8d8:	6839      	ldr	r1, [r7, #0]
 800e8da:	6978      	ldr	r0, [r7, #20]
 800e8dc:	2300      	movs	r3, #0
 800e8de:	2201      	movs	r2, #1
 800e8e0:	f002 fa32 	bl	8010d48 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800e8e4:	230c      	movs	r3, #12
 800e8e6:	18fb      	adds	r3, r7, r3
 800e8e8:	6978      	ldr	r0, [r7, #20]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	f002 fa2b 	bl	8010d48 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800e8f2:	68fb      	ldr	r3, [r7, #12]
}
 800e8f4:	0018      	movs	r0, r3
 800e8f6:	46bd      	mov	sp, r7
 800e8f8:	b006      	add	sp, #24
 800e8fa:	bd80      	pop	{r7, pc}
 800e8fc:	e000ed04 	.word	0xe000ed04

0800e900 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800e900:	b580      	push	{r7, lr}
 800e902:	b08c      	sub	sp, #48	@ 0x30
 800e904:	af00      	add	r7, sp, #0
 800e906:	60f8      	str	r0, [r7, #12]
 800e908:	60b9      	str	r1, [r7, #8]
 800e90a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e90c:	f3ef 8305 	mrs	r3, IPSR
 800e910:	617b      	str	r3, [r7, #20]
  return(result);
 800e912:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800e914:	2b00      	cmp	r3, #0
 800e916:	d003      	beq.n	800e920 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800e918:	2306      	movs	r3, #6
 800e91a:	425b      	negs	r3, r3
 800e91c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e91e:	e06a      	b.n	800e9f6 <osThreadFlagsWait+0xf6>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	2b00      	cmp	r3, #0
 800e924:	da03      	bge.n	800e92e <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800e926:	2304      	movs	r3, #4
 800e928:	425b      	negs	r3, r3
 800e92a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e92c:	e063      	b.n	800e9f6 <osThreadFlagsWait+0xf6>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800e92e:	68bb      	ldr	r3, [r7, #8]
 800e930:	2202      	movs	r2, #2
 800e932:	4013      	ands	r3, r2
 800e934:	d002      	beq.n	800e93c <osThreadFlagsWait+0x3c>
      clear = 0U;
 800e936:	2300      	movs	r3, #0
 800e938:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e93a:	e001      	b.n	800e940 <osThreadFlagsWait+0x40>
    } else {
      clear = flags;
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800e940:	2300      	movs	r3, #0
 800e942:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800e948:	f001 fe22 	bl	8010590 <xTaskGetTickCount>
 800e94c:	0003      	movs	r3, r0
 800e94e:	623b      	str	r3, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800e950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e952:	2210      	movs	r2, #16
 800e954:	18ba      	adds	r2, r7, r2
 800e956:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e958:	2000      	movs	r0, #0
 800e95a:	f002 f9a1 	bl	8010ca0 <xTaskNotifyWait>
 800e95e:	0003      	movs	r3, r0
 800e960:	61fb      	str	r3, [r7, #28]

      if (rval == pdPASS) {
 800e962:	69fb      	ldr	r3, [r7, #28]
 800e964:	2b01      	cmp	r3, #1
 800e966:	d135      	bne.n	800e9d4 <osThreadFlagsWait+0xd4>
        rflags &= flags;
 800e968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e96a:	68fa      	ldr	r2, [r7, #12]
 800e96c:	4013      	ands	r3, r2
 800e96e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e974:	4313      	orrs	r3, r2
 800e976:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800e978:	68bb      	ldr	r3, [r7, #8]
 800e97a:	2201      	movs	r2, #1
 800e97c:	4013      	ands	r3, r2
 800e97e:	d00c      	beq.n	800e99a <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e984:	4013      	ands	r3, r2
 800e986:	68fa      	ldr	r2, [r7, #12]
 800e988:	429a      	cmp	r2, r3
 800e98a:	d031      	beq.n	800e9f0 <osThreadFlagsWait+0xf0>
            break;
          } else {
            if (timeout == 0U) {
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d10e      	bne.n	800e9b0 <osThreadFlagsWait+0xb0>
              rflags = (uint32_t)osErrorResource;
 800e992:	2303      	movs	r3, #3
 800e994:	425b      	negs	r3, r3
 800e996:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e998:	e02d      	b.n	800e9f6 <osThreadFlagsWait+0xf6>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e99e:	4013      	ands	r3, r2
 800e9a0:	d128      	bne.n	800e9f4 <osThreadFlagsWait+0xf4>
            break;
          } else {
            if (timeout == 0U) {
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d103      	bne.n	800e9b0 <osThreadFlagsWait+0xb0>
              rflags = (uint32_t)osErrorResource;
 800e9a8:	2303      	movs	r3, #3
 800e9aa:	425b      	negs	r3, r3
 800e9ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e9ae:	e022      	b.n	800e9f6 <osThreadFlagsWait+0xf6>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800e9b0:	f001 fdee 	bl	8010590 <xTaskGetTickCount>
 800e9b4:	0002      	movs	r2, r0
 800e9b6:	6a3b      	ldr	r3, [r7, #32]
 800e9b8:	1ad3      	subs	r3, r2, r3
 800e9ba:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800e9bc:	69ba      	ldr	r2, [r7, #24]
 800e9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9c0:	429a      	cmp	r2, r3
 800e9c2:	d902      	bls.n	800e9ca <osThreadFlagsWait+0xca>
          tout  = 0;
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800e9c8:	e00e      	b.n	800e9e8 <osThreadFlagsWait+0xe8>
        } else {
          tout -= td;
 800e9ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e9cc:	69bb      	ldr	r3, [r7, #24]
 800e9ce:	1ad3      	subs	r3, r2, r3
 800e9d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800e9d2:	e009      	b.n	800e9e8 <osThreadFlagsWait+0xe8>
        }
      }
      else {
        if (timeout == 0) {
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d103      	bne.n	800e9e2 <osThreadFlagsWait+0xe2>
          rflags = (uint32_t)osErrorResource;
 800e9da:	2303      	movs	r3, #3
 800e9dc:	425b      	negs	r3, r3
 800e9de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e9e0:	e002      	b.n	800e9e8 <osThreadFlagsWait+0xe8>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800e9e2:	2302      	movs	r3, #2
 800e9e4:	425b      	negs	r3, r3
 800e9e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800e9e8:	69fb      	ldr	r3, [r7, #28]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d1b0      	bne.n	800e950 <osThreadFlagsWait+0x50>
 800e9ee:	e002      	b.n	800e9f6 <osThreadFlagsWait+0xf6>
            break;
 800e9f0:	46c0      	nop			@ (mov r8, r8)
 800e9f2:	e000      	b.n	800e9f6 <osThreadFlagsWait+0xf6>
            break;
 800e9f4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return flags before clearing */
  return (rflags);
 800e9f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e9f8:	0018      	movs	r0, r3
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	b00c      	add	sp, #48	@ 0x30
 800e9fe:	bd80      	pop	{r7, pc}

0800ea00 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b084      	sub	sp, #16
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea08:	f3ef 8305 	mrs	r3, IPSR
 800ea0c:	60bb      	str	r3, [r7, #8]
  return(result);
 800ea0e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d003      	beq.n	800ea1c <osDelay+0x1c>
    stat = osErrorISR;
 800ea14:	2306      	movs	r3, #6
 800ea16:	425b      	negs	r3, r3
 800ea18:	60fb      	str	r3, [r7, #12]
 800ea1a:	e008      	b.n	800ea2e <osDelay+0x2e>
  }
  else {
    stat = osOK;
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d003      	beq.n	800ea2e <osDelay+0x2e>
      vTaskDelay(ticks);
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	0018      	movs	r0, r3
 800ea2a:	f001 fb53 	bl	80100d4 <vTaskDelay>
    }
  }

  return (stat);
 800ea2e:	68fb      	ldr	r3, [r7, #12]
}
 800ea30:	0018      	movs	r0, r3
 800ea32:	46bd      	mov	sp, r7
 800ea34:	b004      	add	sp, #16
 800ea36:	bd80      	pop	{r7, pc}

0800ea38 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ea38:	b590      	push	{r4, r7, lr}
 800ea3a:	b08b      	sub	sp, #44	@ 0x2c
 800ea3c:	af02      	add	r7, sp, #8
 800ea3e:	60f8      	str	r0, [r7, #12]
 800ea40:	60b9      	str	r1, [r7, #8]
 800ea42:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ea44:	2300      	movs	r3, #0
 800ea46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea48:	f3ef 8305 	mrs	r3, IPSR
 800ea4c:	613b      	str	r3, [r7, #16]
  return(result);
 800ea4e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d000      	beq.n	800ea56 <osMessageQueueNew+0x1e>
 800ea54:	e064      	b.n	800eb20 <osMessageQueueNew+0xe8>
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d100      	bne.n	800ea5e <osMessageQueueNew+0x26>
 800ea5c:	e060      	b.n	800eb20 <osMessageQueueNew+0xe8>
 800ea5e:	68bb      	ldr	r3, [r7, #8]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d05d      	beq.n	800eb20 <osMessageQueueNew+0xe8>
    mem = -1;
 800ea64:	2301      	movs	r3, #1
 800ea66:	425b      	negs	r3, r3
 800ea68:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d028      	beq.n	800eac2 <osMessageQueueNew+0x8a>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	689b      	ldr	r3, [r3, #8]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d011      	beq.n	800ea9c <osMessageQueueNew+0x64>
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	68db      	ldr	r3, [r3, #12]
 800ea7c:	2b4f      	cmp	r3, #79	@ 0x4f
 800ea7e:	d90d      	bls.n	800ea9c <osMessageQueueNew+0x64>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d009      	beq.n	800ea9c <osMessageQueueNew+0x64>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	695a      	ldr	r2, [r3, #20]
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	68b9      	ldr	r1, [r7, #8]
 800ea90:	434b      	muls	r3, r1
 800ea92:	429a      	cmp	r2, r3
 800ea94:	d302      	bcc.n	800ea9c <osMessageQueueNew+0x64>
        mem = 1;
 800ea96:	2301      	movs	r3, #1
 800ea98:	61bb      	str	r3, [r7, #24]
 800ea9a:	e014      	b.n	800eac6 <osMessageQueueNew+0x8e>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	689b      	ldr	r3, [r3, #8]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d110      	bne.n	800eac6 <osMessageQueueNew+0x8e>
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	68db      	ldr	r3, [r3, #12]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d10c      	bne.n	800eac6 <osMessageQueueNew+0x8e>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d108      	bne.n	800eac6 <osMessageQueueNew+0x8e>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	695b      	ldr	r3, [r3, #20]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d104      	bne.n	800eac6 <osMessageQueueNew+0x8e>
          mem = 0;
 800eabc:	2300      	movs	r3, #0
 800eabe:	61bb      	str	r3, [r7, #24]
 800eac0:	e001      	b.n	800eac6 <osMessageQueueNew+0x8e>
        }
      }
    }
    else {
      mem = 0;
 800eac2:	2300      	movs	r3, #0
 800eac4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800eac6:	69bb      	ldr	r3, [r7, #24]
 800eac8:	2b01      	cmp	r3, #1
 800eaca:	d10c      	bne.n	800eae6 <osMessageQueueNew+0xae>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	691a      	ldr	r2, [r3, #16]
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	689b      	ldr	r3, [r3, #8]
 800ead4:	68b9      	ldr	r1, [r7, #8]
 800ead6:	68f8      	ldr	r0, [r7, #12]
 800ead8:	2400      	movs	r4, #0
 800eada:	9400      	str	r4, [sp, #0]
 800eadc:	f000 fcf5 	bl	800f4ca <xQueueGenericCreateStatic>
 800eae0:	0003      	movs	r3, r0
 800eae2:	61fb      	str	r3, [r7, #28]
 800eae4:	e00a      	b.n	800eafc <osMessageQueueNew+0xc4>
      #endif
    }
    else {
      if (mem == 0) {
 800eae6:	69bb      	ldr	r3, [r7, #24]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d107      	bne.n	800eafc <osMessageQueueNew+0xc4>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800eaec:	68b9      	ldr	r1, [r7, #8]
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	2200      	movs	r2, #0
 800eaf2:	0018      	movs	r0, r3
 800eaf4:	f000 fd3a 	bl	800f56c <xQueueGenericCreate>
 800eaf8:	0003      	movs	r3, r0
 800eafa:	61fb      	str	r3, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800eafc:	69fb      	ldr	r3, [r7, #28]
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d00e      	beq.n	800eb20 <osMessageQueueNew+0xe8>
      if (attr != NULL) {
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d003      	beq.n	800eb10 <osMessageQueueNew+0xd8>
        name = attr->name;
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	617b      	str	r3, [r7, #20]
 800eb0e:	e001      	b.n	800eb14 <osMessageQueueNew+0xdc>
      } else {
        name = NULL;
 800eb10:	2300      	movs	r3, #0
 800eb12:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800eb14:	697a      	ldr	r2, [r7, #20]
 800eb16:	69fb      	ldr	r3, [r7, #28]
 800eb18:	0011      	movs	r1, r2
 800eb1a:	0018      	movs	r0, r3
 800eb1c:	f001 f8fa 	bl	800fd14 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800eb20:	69fb      	ldr	r3, [r7, #28]
}
 800eb22:	0018      	movs	r0, r3
 800eb24:	46bd      	mov	sp, r7
 800eb26:	b009      	add	sp, #36	@ 0x24
 800eb28:	bd90      	pop	{r4, r7, pc}
	...

0800eb2c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800eb2c:	b580      	push	{r7, lr}
 800eb2e:	b088      	sub	sp, #32
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	60f8      	str	r0, [r7, #12]
 800eb34:	60b9      	str	r1, [r7, #8]
 800eb36:	603b      	str	r3, [r7, #0]
 800eb38:	1dfb      	adds	r3, r7, #7
 800eb3a:	701a      	strb	r2, [r3, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800eb40:	2300      	movs	r3, #0
 800eb42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb44:	f3ef 8305 	mrs	r3, IPSR
 800eb48:	617b      	str	r3, [r7, #20]
  return(result);
 800eb4a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d024      	beq.n	800eb9a <osMessageQueuePut+0x6e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800eb50:	69bb      	ldr	r3, [r7, #24]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d005      	beq.n	800eb62 <osMessageQueuePut+0x36>
 800eb56:	68bb      	ldr	r3, [r7, #8]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d002      	beq.n	800eb62 <osMessageQueuePut+0x36>
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d003      	beq.n	800eb6a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800eb62:	2304      	movs	r3, #4
 800eb64:	425b      	negs	r3, r3
 800eb66:	61fb      	str	r3, [r7, #28]
 800eb68:	e034      	b.n	800ebd4 <osMessageQueuePut+0xa8>
    }
    else {
      yield = pdFALSE;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800eb6e:	2310      	movs	r3, #16
 800eb70:	18fa      	adds	r2, r7, r3
 800eb72:	68b9      	ldr	r1, [r7, #8]
 800eb74:	69b8      	ldr	r0, [r7, #24]
 800eb76:	2300      	movs	r3, #0
 800eb78:	f000 fe1a 	bl	800f7b0 <xQueueGenericSendFromISR>
 800eb7c:	0003      	movs	r3, r0
 800eb7e:	2b01      	cmp	r3, #1
 800eb80:	d003      	beq.n	800eb8a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800eb82:	2303      	movs	r3, #3
 800eb84:	425b      	negs	r3, r3
 800eb86:	61fb      	str	r3, [r7, #28]
 800eb88:	e024      	b.n	800ebd4 <osMessageQueuePut+0xa8>
      } else {
        portYIELD_FROM_ISR (yield);
 800eb8a:	693b      	ldr	r3, [r7, #16]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d021      	beq.n	800ebd4 <osMessageQueuePut+0xa8>
 800eb90:	4b13      	ldr	r3, [pc, #76]	@ (800ebe0 <osMessageQueuePut+0xb4>)
 800eb92:	2280      	movs	r2, #128	@ 0x80
 800eb94:	0552      	lsls	r2, r2, #21
 800eb96:	601a      	str	r2, [r3, #0]
 800eb98:	e01c      	b.n	800ebd4 <osMessageQueuePut+0xa8>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800eb9a:	69bb      	ldr	r3, [r7, #24]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d002      	beq.n	800eba6 <osMessageQueuePut+0x7a>
 800eba0:	68bb      	ldr	r3, [r7, #8]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d103      	bne.n	800ebae <osMessageQueuePut+0x82>
      stat = osErrorParameter;
 800eba6:	2304      	movs	r3, #4
 800eba8:	425b      	negs	r3, r3
 800ebaa:	61fb      	str	r3, [r7, #28]
 800ebac:	e012      	b.n	800ebd4 <osMessageQueuePut+0xa8>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ebae:	683a      	ldr	r2, [r7, #0]
 800ebb0:	68b9      	ldr	r1, [r7, #8]
 800ebb2:	69b8      	ldr	r0, [r7, #24]
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	f000 fd33 	bl	800f620 <xQueueGenericSend>
 800ebba:	0003      	movs	r3, r0
 800ebbc:	2b01      	cmp	r3, #1
 800ebbe:	d009      	beq.n	800ebd4 <osMessageQueuePut+0xa8>
        if (timeout != 0U) {
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d003      	beq.n	800ebce <osMessageQueuePut+0xa2>
          stat = osErrorTimeout;
 800ebc6:	2302      	movs	r3, #2
 800ebc8:	425b      	negs	r3, r3
 800ebca:	61fb      	str	r3, [r7, #28]
 800ebcc:	e002      	b.n	800ebd4 <osMessageQueuePut+0xa8>
        } else {
          stat = osErrorResource;
 800ebce:	2303      	movs	r3, #3
 800ebd0:	425b      	negs	r3, r3
 800ebd2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ebd4:	69fb      	ldr	r3, [r7, #28]
}
 800ebd6:	0018      	movs	r0, r3
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	b008      	add	sp, #32
 800ebdc:	bd80      	pop	{r7, pc}
 800ebde:	46c0      	nop			@ (mov r8, r8)
 800ebe0:	e000ed04 	.word	0xe000ed04

0800ebe4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b088      	sub	sp, #32
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	60f8      	str	r0, [r7, #12]
 800ebec:	60b9      	str	r1, [r7, #8]
 800ebee:	607a      	str	r2, [r7, #4]
 800ebf0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ebfa:	f3ef 8305 	mrs	r3, IPSR
 800ebfe:	617b      	str	r3, [r7, #20]
  return(result);
 800ec00:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d024      	beq.n	800ec50 <osMessageQueueGet+0x6c>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ec06:	69bb      	ldr	r3, [r7, #24]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d005      	beq.n	800ec18 <osMessageQueueGet+0x34>
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d002      	beq.n	800ec18 <osMessageQueueGet+0x34>
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d003      	beq.n	800ec20 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800ec18:	2304      	movs	r3, #4
 800ec1a:	425b      	negs	r3, r3
 800ec1c:	61fb      	str	r3, [r7, #28]
 800ec1e:	e034      	b.n	800ec8a <osMessageQueueGet+0xa6>
    }
    else {
      yield = pdFALSE;
 800ec20:	2300      	movs	r3, #0
 800ec22:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800ec24:	2310      	movs	r3, #16
 800ec26:	18fa      	adds	r2, r7, r3
 800ec28:	68b9      	ldr	r1, [r7, #8]
 800ec2a:	69bb      	ldr	r3, [r7, #24]
 800ec2c:	0018      	movs	r0, r3
 800ec2e:	f000 feee 	bl	800fa0e <xQueueReceiveFromISR>
 800ec32:	0003      	movs	r3, r0
 800ec34:	2b01      	cmp	r3, #1
 800ec36:	d003      	beq.n	800ec40 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800ec38:	2303      	movs	r3, #3
 800ec3a:	425b      	negs	r3, r3
 800ec3c:	61fb      	str	r3, [r7, #28]
 800ec3e:	e024      	b.n	800ec8a <osMessageQueueGet+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 800ec40:	693b      	ldr	r3, [r7, #16]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d021      	beq.n	800ec8a <osMessageQueueGet+0xa6>
 800ec46:	4b13      	ldr	r3, [pc, #76]	@ (800ec94 <osMessageQueueGet+0xb0>)
 800ec48:	2280      	movs	r2, #128	@ 0x80
 800ec4a:	0552      	lsls	r2, r2, #21
 800ec4c:	601a      	str	r2, [r3, #0]
 800ec4e:	e01c      	b.n	800ec8a <osMessageQueueGet+0xa6>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ec50:	69bb      	ldr	r3, [r7, #24]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d002      	beq.n	800ec5c <osMessageQueueGet+0x78>
 800ec56:	68bb      	ldr	r3, [r7, #8]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d103      	bne.n	800ec64 <osMessageQueueGet+0x80>
      stat = osErrorParameter;
 800ec5c:	2304      	movs	r3, #4
 800ec5e:	425b      	negs	r3, r3
 800ec60:	61fb      	str	r3, [r7, #28]
 800ec62:	e012      	b.n	800ec8a <osMessageQueueGet+0xa6>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ec64:	683a      	ldr	r2, [r7, #0]
 800ec66:	68b9      	ldr	r1, [r7, #8]
 800ec68:	69bb      	ldr	r3, [r7, #24]
 800ec6a:	0018      	movs	r0, r3
 800ec6c:	f000 fe17 	bl	800f89e <xQueueReceive>
 800ec70:	0003      	movs	r3, r0
 800ec72:	2b01      	cmp	r3, #1
 800ec74:	d009      	beq.n	800ec8a <osMessageQueueGet+0xa6>
        if (timeout != 0U) {
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d003      	beq.n	800ec84 <osMessageQueueGet+0xa0>
          stat = osErrorTimeout;
 800ec7c:	2302      	movs	r3, #2
 800ec7e:	425b      	negs	r3, r3
 800ec80:	61fb      	str	r3, [r7, #28]
 800ec82:	e002      	b.n	800ec8a <osMessageQueueGet+0xa6>
        } else {
          stat = osErrorResource;
 800ec84:	2303      	movs	r3, #3
 800ec86:	425b      	negs	r3, r3
 800ec88:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ec8a:	69fb      	ldr	r3, [r7, #28]
}
 800ec8c:	0018      	movs	r0, r3
 800ec8e:	46bd      	mov	sp, r7
 800ec90:	b008      	add	sp, #32
 800ec92:	bd80      	pop	{r7, pc}
 800ec94:	e000ed04 	.word	0xe000ed04

0800ec98 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b084      	sub	sp, #16
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	60f8      	str	r0, [r7, #12]
 800eca0:	60b9      	str	r1, [r7, #8]
 800eca2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	4a06      	ldr	r2, [pc, #24]	@ (800ecc0 <vApplicationGetIdleTaskMemory+0x28>)
 800eca8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ecaa:	68bb      	ldr	r3, [r7, #8]
 800ecac:	4a05      	ldr	r2, [pc, #20]	@ (800ecc4 <vApplicationGetIdleTaskMemory+0x2c>)
 800ecae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	2280      	movs	r2, #128	@ 0x80
 800ecb4:	601a      	str	r2, [r3, #0]
}
 800ecb6:	46c0      	nop			@ (mov r8, r8)
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	b004      	add	sp, #16
 800ecbc:	bd80      	pop	{r7, pc}
 800ecbe:	46c0      	nop			@ (mov r8, r8)
 800ecc0:	20000484 	.word	0x20000484
 800ecc4:	200004e0 	.word	0x200004e0

0800ecc8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b084      	sub	sp, #16
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	60f8      	str	r0, [r7, #12]
 800ecd0:	60b9      	str	r1, [r7, #8]
 800ecd2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	4a06      	ldr	r2, [pc, #24]	@ (800ecf0 <vApplicationGetTimerTaskMemory+0x28>)
 800ecd8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ecda:	68bb      	ldr	r3, [r7, #8]
 800ecdc:	4a05      	ldr	r2, [pc, #20]	@ (800ecf4 <vApplicationGetTimerTaskMemory+0x2c>)
 800ecde:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	2280      	movs	r2, #128	@ 0x80
 800ece4:	0052      	lsls	r2, r2, #1
 800ece6:	601a      	str	r2, [r3, #0]
}
 800ece8:	46c0      	nop			@ (mov r8, r8)
 800ecea:	46bd      	mov	sp, r7
 800ecec:	b004      	add	sp, #16
 800ecee:	bd80      	pop	{r7, pc}
 800ecf0:	200006e0 	.word	0x200006e0
 800ecf4:	2000073c 	.word	0x2000073c

0800ecf8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ecf8:	b580      	push	{r7, lr}
 800ecfa:	b086      	sub	sp, #24
 800ecfc:	af00      	add	r7, sp, #0
 800ecfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ed00:	2300      	movs	r3, #0
 800ed02:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800ed04:	f001 fbac 	bl	8010460 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ed08:	4b4d      	ldr	r3, [pc, #308]	@ (800ee40 <pvPortMalloc+0x148>)
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d101      	bne.n	800ed14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ed10:	f000 f8f2 	bl	800eef8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ed14:	4b4b      	ldr	r3, [pc, #300]	@ (800ee44 <pvPortMalloc+0x14c>)
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	687a      	ldr	r2, [r7, #4]
 800ed1a:	4013      	ands	r3, r2
 800ed1c:	d000      	beq.n	800ed20 <pvPortMalloc+0x28>
 800ed1e:	e080      	b.n	800ee22 <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d013      	beq.n	800ed4e <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800ed26:	2208      	movs	r2, #8
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	189b      	adds	r3, r3, r2
 800ed2c:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	2207      	movs	r2, #7
 800ed32:	4013      	ands	r3, r2
 800ed34:	d00b      	beq.n	800ed4e <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2207      	movs	r2, #7
 800ed3a:	4393      	bics	r3, r2
 800ed3c:	3308      	adds	r3, #8
 800ed3e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2207      	movs	r2, #7
 800ed44:	4013      	ands	r3, r2
 800ed46:	d002      	beq.n	800ed4e <pvPortMalloc+0x56>
 800ed48:	b672      	cpsid	i
 800ed4a:	46c0      	nop			@ (mov r8, r8)
 800ed4c:	e7fd      	b.n	800ed4a <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d066      	beq.n	800ee22 <pvPortMalloc+0x12a>
 800ed54:	4b3c      	ldr	r3, [pc, #240]	@ (800ee48 <pvPortMalloc+0x150>)
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	687a      	ldr	r2, [r7, #4]
 800ed5a:	429a      	cmp	r2, r3
 800ed5c:	d861      	bhi.n	800ee22 <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ed5e:	4b3b      	ldr	r3, [pc, #236]	@ (800ee4c <pvPortMalloc+0x154>)
 800ed60:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800ed62:	4b3a      	ldr	r3, [pc, #232]	@ (800ee4c <pvPortMalloc+0x154>)
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ed68:	e004      	b.n	800ed74 <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 800ed6a:	697b      	ldr	r3, [r7, #20]
 800ed6c:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ed6e:	697b      	ldr	r3, [r7, #20]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	685b      	ldr	r3, [r3, #4]
 800ed78:	687a      	ldr	r2, [r7, #4]
 800ed7a:	429a      	cmp	r2, r3
 800ed7c:	d903      	bls.n	800ed86 <pvPortMalloc+0x8e>
 800ed7e:	697b      	ldr	r3, [r7, #20]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d1f1      	bne.n	800ed6a <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ed86:	4b2e      	ldr	r3, [pc, #184]	@ (800ee40 <pvPortMalloc+0x148>)
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	697a      	ldr	r2, [r7, #20]
 800ed8c:	429a      	cmp	r2, r3
 800ed8e:	d048      	beq.n	800ee22 <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ed90:	693b      	ldr	r3, [r7, #16]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	2208      	movs	r2, #8
 800ed96:	189b      	adds	r3, r3, r2
 800ed98:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ed9a:	697b      	ldr	r3, [r7, #20]
 800ed9c:	681a      	ldr	r2, [r3, #0]
 800ed9e:	693b      	ldr	r3, [r7, #16]
 800eda0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800eda2:	697b      	ldr	r3, [r7, #20]
 800eda4:	685a      	ldr	r2, [r3, #4]
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	1ad2      	subs	r2, r2, r3
 800edaa:	2308      	movs	r3, #8
 800edac:	005b      	lsls	r3, r3, #1
 800edae:	429a      	cmp	r2, r3
 800edb0:	d917      	bls.n	800ede2 <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800edb2:	697a      	ldr	r2, [r7, #20]
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	18d3      	adds	r3, r2, r3
 800edb8:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800edba:	68bb      	ldr	r3, [r7, #8]
 800edbc:	2207      	movs	r2, #7
 800edbe:	4013      	ands	r3, r2
 800edc0:	d002      	beq.n	800edc8 <pvPortMalloc+0xd0>
 800edc2:	b672      	cpsid	i
 800edc4:	46c0      	nop			@ (mov r8, r8)
 800edc6:	e7fd      	b.n	800edc4 <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800edc8:	697b      	ldr	r3, [r7, #20]
 800edca:	685a      	ldr	r2, [r3, #4]
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	1ad2      	subs	r2, r2, r3
 800edd0:	68bb      	ldr	r3, [r7, #8]
 800edd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800edd4:	697b      	ldr	r3, [r7, #20]
 800edd6:	687a      	ldr	r2, [r7, #4]
 800edd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800edda:	68bb      	ldr	r3, [r7, #8]
 800eddc:	0018      	movs	r0, r3
 800edde:	f000 f8eb 	bl	800efb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ede2:	4b19      	ldr	r3, [pc, #100]	@ (800ee48 <pvPortMalloc+0x150>)
 800ede4:	681a      	ldr	r2, [r3, #0]
 800ede6:	697b      	ldr	r3, [r7, #20]
 800ede8:	685b      	ldr	r3, [r3, #4]
 800edea:	1ad2      	subs	r2, r2, r3
 800edec:	4b16      	ldr	r3, [pc, #88]	@ (800ee48 <pvPortMalloc+0x150>)
 800edee:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800edf0:	4b15      	ldr	r3, [pc, #84]	@ (800ee48 <pvPortMalloc+0x150>)
 800edf2:	681a      	ldr	r2, [r3, #0]
 800edf4:	4b16      	ldr	r3, [pc, #88]	@ (800ee50 <pvPortMalloc+0x158>)
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	429a      	cmp	r2, r3
 800edfa:	d203      	bcs.n	800ee04 <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800edfc:	4b12      	ldr	r3, [pc, #72]	@ (800ee48 <pvPortMalloc+0x150>)
 800edfe:	681a      	ldr	r2, [r3, #0]
 800ee00:	4b13      	ldr	r3, [pc, #76]	@ (800ee50 <pvPortMalloc+0x158>)
 800ee02:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ee04:	697b      	ldr	r3, [r7, #20]
 800ee06:	685a      	ldr	r2, [r3, #4]
 800ee08:	4b0e      	ldr	r3, [pc, #56]	@ (800ee44 <pvPortMalloc+0x14c>)
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	431a      	orrs	r2, r3
 800ee0e:	697b      	ldr	r3, [r7, #20]
 800ee10:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ee12:	697b      	ldr	r3, [r7, #20]
 800ee14:	2200      	movs	r2, #0
 800ee16:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ee18:	4b0e      	ldr	r3, [pc, #56]	@ (800ee54 <pvPortMalloc+0x15c>)
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	1c5a      	adds	r2, r3, #1
 800ee1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ee54 <pvPortMalloc+0x15c>)
 800ee20:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ee22:	f001 fb29 	bl	8010478 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	2207      	movs	r2, #7
 800ee2a:	4013      	ands	r3, r2
 800ee2c:	d002      	beq.n	800ee34 <pvPortMalloc+0x13c>
 800ee2e:	b672      	cpsid	i
 800ee30:	46c0      	nop			@ (mov r8, r8)
 800ee32:	e7fd      	b.n	800ee30 <pvPortMalloc+0x138>
	return pvReturn;
 800ee34:	68fb      	ldr	r3, [r7, #12]
}
 800ee36:	0018      	movs	r0, r3
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	b006      	add	sp, #24
 800ee3c:	bd80      	pop	{r7, pc}
 800ee3e:	46c0      	nop			@ (mov r8, r8)
 800ee40:	20004b44 	.word	0x20004b44
 800ee44:	20004b58 	.word	0x20004b58
 800ee48:	20004b48 	.word	0x20004b48
 800ee4c:	20004b3c 	.word	0x20004b3c
 800ee50:	20004b4c 	.word	0x20004b4c
 800ee54:	20004b50 	.word	0x20004b50

0800ee58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b084      	sub	sp, #16
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d03c      	beq.n	800eee4 <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ee6a:	2308      	movs	r3, #8
 800ee6c:	425b      	negs	r3, r3
 800ee6e:	68fa      	ldr	r2, [r7, #12]
 800ee70:	18d3      	adds	r3, r2, r3
 800ee72:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ee78:	68bb      	ldr	r3, [r7, #8]
 800ee7a:	685a      	ldr	r2, [r3, #4]
 800ee7c:	4b1b      	ldr	r3, [pc, #108]	@ (800eeec <vPortFree+0x94>)
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	4013      	ands	r3, r2
 800ee82:	d102      	bne.n	800ee8a <vPortFree+0x32>
 800ee84:	b672      	cpsid	i
 800ee86:	46c0      	nop			@ (mov r8, r8)
 800ee88:	e7fd      	b.n	800ee86 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ee8a:	68bb      	ldr	r3, [r7, #8]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d002      	beq.n	800ee98 <vPortFree+0x40>
 800ee92:	b672      	cpsid	i
 800ee94:	46c0      	nop			@ (mov r8, r8)
 800ee96:	e7fd      	b.n	800ee94 <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ee98:	68bb      	ldr	r3, [r7, #8]
 800ee9a:	685a      	ldr	r2, [r3, #4]
 800ee9c:	4b13      	ldr	r3, [pc, #76]	@ (800eeec <vPortFree+0x94>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	4013      	ands	r3, r2
 800eea2:	d01f      	beq.n	800eee4 <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800eea4:	68bb      	ldr	r3, [r7, #8]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d11b      	bne.n	800eee4 <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800eeac:	68bb      	ldr	r3, [r7, #8]
 800eeae:	685a      	ldr	r2, [r3, #4]
 800eeb0:	4b0e      	ldr	r3, [pc, #56]	@ (800eeec <vPortFree+0x94>)
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	43db      	mvns	r3, r3
 800eeb6:	401a      	ands	r2, r3
 800eeb8:	68bb      	ldr	r3, [r7, #8]
 800eeba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800eebc:	f001 fad0 	bl	8010460 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800eec0:	68bb      	ldr	r3, [r7, #8]
 800eec2:	685a      	ldr	r2, [r3, #4]
 800eec4:	4b0a      	ldr	r3, [pc, #40]	@ (800eef0 <vPortFree+0x98>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	18d2      	adds	r2, r2, r3
 800eeca:	4b09      	ldr	r3, [pc, #36]	@ (800eef0 <vPortFree+0x98>)
 800eecc:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	0018      	movs	r0, r3
 800eed2:	f000 f871 	bl	800efb8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800eed6:	4b07      	ldr	r3, [pc, #28]	@ (800eef4 <vPortFree+0x9c>)
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	1c5a      	adds	r2, r3, #1
 800eedc:	4b05      	ldr	r3, [pc, #20]	@ (800eef4 <vPortFree+0x9c>)
 800eede:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800eee0:	f001 faca 	bl	8010478 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800eee4:	46c0      	nop			@ (mov r8, r8)
 800eee6:	46bd      	mov	sp, r7
 800eee8:	b004      	add	sp, #16
 800eeea:	bd80      	pop	{r7, pc}
 800eeec:	20004b58 	.word	0x20004b58
 800eef0:	20004b48 	.word	0x20004b48
 800eef4:	20004b54 	.word	0x20004b54

0800eef8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b084      	sub	sp, #16
 800eefc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800eefe:	2380      	movs	r3, #128	@ 0x80
 800ef00:	01db      	lsls	r3, r3, #7
 800ef02:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ef04:	4b26      	ldr	r3, [pc, #152]	@ (800efa0 <prvHeapInit+0xa8>)
 800ef06:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	2207      	movs	r2, #7
 800ef0c:	4013      	ands	r3, r2
 800ef0e:	d00c      	beq.n	800ef2a <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	3307      	adds	r3, #7
 800ef14:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	2207      	movs	r2, #7
 800ef1a:	4393      	bics	r3, r2
 800ef1c:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ef1e:	68ba      	ldr	r2, [r7, #8]
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	1ad2      	subs	r2, r2, r3
 800ef24:	4b1e      	ldr	r3, [pc, #120]	@ (800efa0 <prvHeapInit+0xa8>)
 800ef26:	18d3      	adds	r3, r2, r3
 800ef28:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ef2e:	4b1d      	ldr	r3, [pc, #116]	@ (800efa4 <prvHeapInit+0xac>)
 800ef30:	687a      	ldr	r2, [r7, #4]
 800ef32:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ef34:	4b1b      	ldr	r3, [pc, #108]	@ (800efa4 <prvHeapInit+0xac>)
 800ef36:	2200      	movs	r2, #0
 800ef38:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	68ba      	ldr	r2, [r7, #8]
 800ef3e:	18d3      	adds	r3, r2, r3
 800ef40:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ef42:	2208      	movs	r2, #8
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	1a9b      	subs	r3, r3, r2
 800ef48:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	2207      	movs	r2, #7
 800ef4e:	4393      	bics	r3, r2
 800ef50:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ef52:	68fa      	ldr	r2, [r7, #12]
 800ef54:	4b14      	ldr	r3, [pc, #80]	@ (800efa8 <prvHeapInit+0xb0>)
 800ef56:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800ef58:	4b13      	ldr	r3, [pc, #76]	@ (800efa8 <prvHeapInit+0xb0>)
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	2200      	movs	r2, #0
 800ef5e:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ef60:	4b11      	ldr	r3, [pc, #68]	@ (800efa8 <prvHeapInit+0xb0>)
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	2200      	movs	r2, #0
 800ef66:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ef6c:	683b      	ldr	r3, [r7, #0]
 800ef6e:	68fa      	ldr	r2, [r7, #12]
 800ef70:	1ad2      	subs	r2, r2, r3
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ef76:	4b0c      	ldr	r3, [pc, #48]	@ (800efa8 <prvHeapInit+0xb0>)
 800ef78:	681a      	ldr	r2, [r3, #0]
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ef7e:	683b      	ldr	r3, [r7, #0]
 800ef80:	685a      	ldr	r2, [r3, #4]
 800ef82:	4b0a      	ldr	r3, [pc, #40]	@ (800efac <prvHeapInit+0xb4>)
 800ef84:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ef86:	683b      	ldr	r3, [r7, #0]
 800ef88:	685a      	ldr	r2, [r3, #4]
 800ef8a:	4b09      	ldr	r3, [pc, #36]	@ (800efb0 <prvHeapInit+0xb8>)
 800ef8c:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ef8e:	4b09      	ldr	r3, [pc, #36]	@ (800efb4 <prvHeapInit+0xbc>)
 800ef90:	2280      	movs	r2, #128	@ 0x80
 800ef92:	0612      	lsls	r2, r2, #24
 800ef94:	601a      	str	r2, [r3, #0]
}
 800ef96:	46c0      	nop			@ (mov r8, r8)
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	b004      	add	sp, #16
 800ef9c:	bd80      	pop	{r7, pc}
 800ef9e:	46c0      	nop			@ (mov r8, r8)
 800efa0:	20000b3c 	.word	0x20000b3c
 800efa4:	20004b3c 	.word	0x20004b3c
 800efa8:	20004b44 	.word	0x20004b44
 800efac:	20004b4c 	.word	0x20004b4c
 800efb0:	20004b48 	.word	0x20004b48
 800efb4:	20004b58 	.word	0x20004b58

0800efb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b084      	sub	sp, #16
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800efc0:	4b27      	ldr	r3, [pc, #156]	@ (800f060 <prvInsertBlockIntoFreeList+0xa8>)
 800efc2:	60fb      	str	r3, [r7, #12]
 800efc4:	e002      	b.n	800efcc <prvInsertBlockIntoFreeList+0x14>
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	60fb      	str	r3, [r7, #12]
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	687a      	ldr	r2, [r7, #4]
 800efd2:	429a      	cmp	r2, r3
 800efd4:	d8f7      	bhi.n	800efc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	685b      	ldr	r3, [r3, #4]
 800efde:	68ba      	ldr	r2, [r7, #8]
 800efe0:	18d3      	adds	r3, r2, r3
 800efe2:	687a      	ldr	r2, [r7, #4]
 800efe4:	429a      	cmp	r2, r3
 800efe6:	d108      	bne.n	800effa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	685a      	ldr	r2, [r3, #4]
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	685b      	ldr	r3, [r3, #4]
 800eff0:	18d2      	adds	r2, r2, r3
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	685b      	ldr	r3, [r3, #4]
 800f002:	68ba      	ldr	r2, [r7, #8]
 800f004:	18d2      	adds	r2, r2, r3
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	429a      	cmp	r2, r3
 800f00c:	d118      	bne.n	800f040 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	681a      	ldr	r2, [r3, #0]
 800f012:	4b14      	ldr	r3, [pc, #80]	@ (800f064 <prvInsertBlockIntoFreeList+0xac>)
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	429a      	cmp	r2, r3
 800f018:	d00d      	beq.n	800f036 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	685a      	ldr	r2, [r3, #4]
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	685b      	ldr	r3, [r3, #4]
 800f024:	18d2      	adds	r2, r2, r3
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	681a      	ldr	r2, [r3, #0]
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	601a      	str	r2, [r3, #0]
 800f034:	e008      	b.n	800f048 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f036:	4b0b      	ldr	r3, [pc, #44]	@ (800f064 <prvInsertBlockIntoFreeList+0xac>)
 800f038:	681a      	ldr	r2, [r3, #0]
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	601a      	str	r2, [r3, #0]
 800f03e:	e003      	b.n	800f048 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	681a      	ldr	r2, [r3, #0]
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f048:	68fa      	ldr	r2, [r7, #12]
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	429a      	cmp	r2, r3
 800f04e:	d002      	beq.n	800f056 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	687a      	ldr	r2, [r7, #4]
 800f054:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f056:	46c0      	nop			@ (mov r8, r8)
 800f058:	46bd      	mov	sp, r7
 800f05a:	b004      	add	sp, #16
 800f05c:	bd80      	pop	{r7, pc}
 800f05e:	46c0      	nop			@ (mov r8, r8)
 800f060:	20004b3c 	.word	0x20004b3c
 800f064:	20004b44 	.word	0x20004b44

0800f068 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b082      	sub	sp, #8
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	3308      	adds	r3, #8
 800f074:	001a      	movs	r2, r3
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	2201      	movs	r2, #1
 800f07e:	4252      	negs	r2, r2
 800f080:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	3308      	adds	r3, #8
 800f086:	001a      	movs	r2, r3
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	3308      	adds	r3, #8
 800f090:	001a      	movs	r2, r3
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	2200      	movs	r2, #0
 800f09a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f09c:	46c0      	nop			@ (mov r8, r8)
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	b002      	add	sp, #8
 800f0a2:	bd80      	pop	{r7, pc}

0800f0a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b082      	sub	sp, #8
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f0b2:	46c0      	nop			@ (mov r8, r8)
 800f0b4:	46bd      	mov	sp, r7
 800f0b6:	b002      	add	sp, #8
 800f0b8:	bd80      	pop	{r7, pc}

0800f0ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f0ba:	b580      	push	{r7, lr}
 800f0bc:	b084      	sub	sp, #16
 800f0be:	af00      	add	r7, sp, #0
 800f0c0:	6078      	str	r0, [r7, #4]
 800f0c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	685b      	ldr	r3, [r3, #4]
 800f0c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	68fa      	ldr	r2, [r7, #12]
 800f0ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	689a      	ldr	r2, [r3, #8]
 800f0d4:	683b      	ldr	r3, [r7, #0]
 800f0d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	689b      	ldr	r3, [r3, #8]
 800f0dc:	683a      	ldr	r2, [r7, #0]
 800f0de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	683a      	ldr	r2, [r7, #0]
 800f0e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	687a      	ldr	r2, [r7, #4]
 800f0ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	1c5a      	adds	r2, r3, #1
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	601a      	str	r2, [r3, #0]
}
 800f0f6:	46c0      	nop			@ (mov r8, r8)
 800f0f8:	46bd      	mov	sp, r7
 800f0fa:	b004      	add	sp, #16
 800f0fc:	bd80      	pop	{r7, pc}

0800f0fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f0fe:	b580      	push	{r7, lr}
 800f100:	b084      	sub	sp, #16
 800f102:	af00      	add	r7, sp, #0
 800f104:	6078      	str	r0, [r7, #4]
 800f106:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f108:	683b      	ldr	r3, [r7, #0]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f10e:	68bb      	ldr	r3, [r7, #8]
 800f110:	3301      	adds	r3, #1
 800f112:	d103      	bne.n	800f11c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	691b      	ldr	r3, [r3, #16]
 800f118:	60fb      	str	r3, [r7, #12]
 800f11a:	e00c      	b.n	800f136 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	3308      	adds	r3, #8
 800f120:	60fb      	str	r3, [r7, #12]
 800f122:	e002      	b.n	800f12a <vListInsert+0x2c>
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	685b      	ldr	r3, [r3, #4]
 800f128:	60fb      	str	r3, [r7, #12]
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	685b      	ldr	r3, [r3, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	68ba      	ldr	r2, [r7, #8]
 800f132:	429a      	cmp	r2, r3
 800f134:	d2f6      	bcs.n	800f124 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	685a      	ldr	r2, [r3, #4]
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	685b      	ldr	r3, [r3, #4]
 800f142:	683a      	ldr	r2, [r7, #0]
 800f144:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	68fa      	ldr	r2, [r7, #12]
 800f14a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	683a      	ldr	r2, [r7, #0]
 800f150:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	687a      	ldr	r2, [r7, #4]
 800f156:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	1c5a      	adds	r2, r3, #1
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	601a      	str	r2, [r3, #0]
}
 800f162:	46c0      	nop			@ (mov r8, r8)
 800f164:	46bd      	mov	sp, r7
 800f166:	b004      	add	sp, #16
 800f168:	bd80      	pop	{r7, pc}

0800f16a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f16a:	b580      	push	{r7, lr}
 800f16c:	b084      	sub	sp, #16
 800f16e:	af00      	add	r7, sp, #0
 800f170:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	691b      	ldr	r3, [r3, #16]
 800f176:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	685b      	ldr	r3, [r3, #4]
 800f17c:	687a      	ldr	r2, [r7, #4]
 800f17e:	6892      	ldr	r2, [r2, #8]
 800f180:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	689b      	ldr	r3, [r3, #8]
 800f186:	687a      	ldr	r2, [r7, #4]
 800f188:	6852      	ldr	r2, [r2, #4]
 800f18a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	685b      	ldr	r3, [r3, #4]
 800f190:	687a      	ldr	r2, [r7, #4]
 800f192:	429a      	cmp	r2, r3
 800f194:	d103      	bne.n	800f19e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	689a      	ldr	r2, [r3, #8]
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	1e5a      	subs	r2, r3, #1
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	681b      	ldr	r3, [r3, #0]
}
 800f1b2:	0018      	movs	r0, r3
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	b004      	add	sp, #16
 800f1b8:	bd80      	pop	{r7, pc}
	...

0800f1bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b084      	sub	sp, #16
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	60f8      	str	r0, [r7, #12]
 800f1c4:	60b9      	str	r1, [r7, #8]
 800f1c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	3b04      	subs	r3, #4
 800f1cc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	2280      	movs	r2, #128	@ 0x80
 800f1d2:	0452      	lsls	r2, r2, #17
 800f1d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	3b04      	subs	r3, #4
 800f1da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800f1dc:	68ba      	ldr	r2, [r7, #8]
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	3b04      	subs	r3, #4
 800f1e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f1e8:	4a08      	ldr	r2, [pc, #32]	@ (800f20c <pxPortInitialiseStack+0x50>)
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	3b14      	subs	r3, #20
 800f1f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f1f4:	687a      	ldr	r2, [r7, #4]
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	3b20      	subs	r3, #32
 800f1fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f200:	68fb      	ldr	r3, [r7, #12]
}
 800f202:	0018      	movs	r0, r3
 800f204:	46bd      	mov	sp, r7
 800f206:	b004      	add	sp, #16
 800f208:	bd80      	pop	{r7, pc}
 800f20a:	46c0      	nop			@ (mov r8, r8)
 800f20c:	0800f211 	.word	0x0800f211

0800f210 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f210:	b580      	push	{r7, lr}
 800f212:	b082      	sub	sp, #8
 800f214:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800f216:	2300      	movs	r3, #0
 800f218:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f21a:	4b08      	ldr	r3, [pc, #32]	@ (800f23c <prvTaskExitError+0x2c>)
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	3301      	adds	r3, #1
 800f220:	d002      	beq.n	800f228 <prvTaskExitError+0x18>
 800f222:	b672      	cpsid	i
 800f224:	46c0      	nop			@ (mov r8, r8)
 800f226:	e7fd      	b.n	800f224 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800f228:	b672      	cpsid	i
	while( ulDummy == 0 )
 800f22a:	46c0      	nop			@ (mov r8, r8)
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d0fc      	beq.n	800f22c <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f232:	46c0      	nop			@ (mov r8, r8)
 800f234:	46c0      	nop			@ (mov r8, r8)
 800f236:	46bd      	mov	sp, r7
 800f238:	b002      	add	sp, #8
 800f23a:	bd80      	pop	{r7, pc}
 800f23c:	200001a8 	.word	0x200001a8

0800f240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800f240:	b580      	push	{r7, lr}
 800f242:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800f244:	46c0      	nop			@ (mov r8, r8)
 800f246:	46bd      	mov	sp, r7
 800f248:	bd80      	pop	{r7, pc}
 800f24a:	0000      	movs	r0, r0
 800f24c:	0000      	movs	r0, r0
	...

0800f250 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800f250:	4a0b      	ldr	r2, [pc, #44]	@ (800f280 <pxCurrentTCBConst2>)
 800f252:	6813      	ldr	r3, [r2, #0]
 800f254:	6818      	ldr	r0, [r3, #0]
 800f256:	3020      	adds	r0, #32
 800f258:	f380 8809 	msr	PSP, r0
 800f25c:	2002      	movs	r0, #2
 800f25e:	f380 8814 	msr	CONTROL, r0
 800f262:	f3bf 8f6f 	isb	sy
 800f266:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800f268:	46ae      	mov	lr, r5
 800f26a:	bc08      	pop	{r3}
 800f26c:	bc04      	pop	{r2}
 800f26e:	b662      	cpsie	i
 800f270:	4718      	bx	r3
 800f272:	46c0      	nop			@ (mov r8, r8)
 800f274:	46c0      	nop			@ (mov r8, r8)
 800f276:	46c0      	nop			@ (mov r8, r8)
 800f278:	46c0      	nop			@ (mov r8, r8)
 800f27a:	46c0      	nop			@ (mov r8, r8)
 800f27c:	46c0      	nop			@ (mov r8, r8)
 800f27e:	46c0      	nop			@ (mov r8, r8)

0800f280 <pxCurrentTCBConst2>:
 800f280:	20004b9c 	.word	0x20004b9c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800f284:	46c0      	nop			@ (mov r8, r8)
 800f286:	46c0      	nop			@ (mov r8, r8)

0800f288 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f28c:	4b0e      	ldr	r3, [pc, #56]	@ (800f2c8 <xPortStartScheduler+0x40>)
 800f28e:	681a      	ldr	r2, [r3, #0]
 800f290:	4b0d      	ldr	r3, [pc, #52]	@ (800f2c8 <xPortStartScheduler+0x40>)
 800f292:	21ff      	movs	r1, #255	@ 0xff
 800f294:	0409      	lsls	r1, r1, #16
 800f296:	430a      	orrs	r2, r1
 800f298:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f29a:	4b0b      	ldr	r3, [pc, #44]	@ (800f2c8 <xPortStartScheduler+0x40>)
 800f29c:	681a      	ldr	r2, [r3, #0]
 800f29e:	4b0a      	ldr	r3, [pc, #40]	@ (800f2c8 <xPortStartScheduler+0x40>)
 800f2a0:	21ff      	movs	r1, #255	@ 0xff
 800f2a2:	0609      	lsls	r1, r1, #24
 800f2a4:	430a      	orrs	r2, r1
 800f2a6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f2a8:	f000 f898 	bl	800f3dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f2ac:	4b07      	ldr	r3, [pc, #28]	@ (800f2cc <xPortStartScheduler+0x44>)
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800f2b2:	f7ff ffcd 	bl	800f250 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f2b6:	f001 fa39 	bl	801072c <vTaskSwitchContext>
	prvTaskExitError();
 800f2ba:	f7ff ffa9 	bl	800f210 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f2be:	2300      	movs	r3, #0
}
 800f2c0:	0018      	movs	r0, r3
 800f2c2:	46bd      	mov	sp, r7
 800f2c4:	bd80      	pop	{r7, pc}
 800f2c6:	46c0      	nop			@ (mov r8, r8)
 800f2c8:	e000ed20 	.word	0xe000ed20
 800f2cc:	200001a8 	.word	0x200001a8

0800f2d0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800f2d0:	b580      	push	{r7, lr}
 800f2d2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f2d4:	4b05      	ldr	r3, [pc, #20]	@ (800f2ec <vPortYield+0x1c>)
 800f2d6:	2280      	movs	r2, #128	@ 0x80
 800f2d8:	0552      	lsls	r2, r2, #21
 800f2da:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800f2dc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800f2e0:	f3bf 8f6f 	isb	sy
}
 800f2e4:	46c0      	nop			@ (mov r8, r8)
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	bd80      	pop	{r7, pc}
 800f2ea:	46c0      	nop			@ (mov r8, r8)
 800f2ec:	e000ed04 	.word	0xe000ed04

0800f2f0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 800f2f4:	b672      	cpsid	i
	uxCriticalNesting++;
 800f2f6:	4b06      	ldr	r3, [pc, #24]	@ (800f310 <vPortEnterCritical+0x20>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	1c5a      	adds	r2, r3, #1
 800f2fc:	4b04      	ldr	r3, [pc, #16]	@ (800f310 <vPortEnterCritical+0x20>)
 800f2fe:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800f300:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800f304:	f3bf 8f6f 	isb	sy
}
 800f308:	46c0      	nop			@ (mov r8, r8)
 800f30a:	46bd      	mov	sp, r7
 800f30c:	bd80      	pop	{r7, pc}
 800f30e:	46c0      	nop			@ (mov r8, r8)
 800f310:	200001a8 	.word	0x200001a8

0800f314 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f314:	b580      	push	{r7, lr}
 800f316:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f318:	4b09      	ldr	r3, [pc, #36]	@ (800f340 <vPortExitCritical+0x2c>)
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d102      	bne.n	800f326 <vPortExitCritical+0x12>
 800f320:	b672      	cpsid	i
 800f322:	46c0      	nop			@ (mov r8, r8)
 800f324:	e7fd      	b.n	800f322 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 800f326:	4b06      	ldr	r3, [pc, #24]	@ (800f340 <vPortExitCritical+0x2c>)
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	1e5a      	subs	r2, r3, #1
 800f32c:	4b04      	ldr	r3, [pc, #16]	@ (800f340 <vPortExitCritical+0x2c>)
 800f32e:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800f330:	4b03      	ldr	r3, [pc, #12]	@ (800f340 <vPortExitCritical+0x2c>)
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d100      	bne.n	800f33a <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 800f338:	b662      	cpsie	i
	}
}
 800f33a:	46c0      	nop			@ (mov r8, r8)
 800f33c:	46bd      	mov	sp, r7
 800f33e:	bd80      	pop	{r7, pc}
 800f340:	200001a8 	.word	0x200001a8

0800f344 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800f344:	f3ef 8010 	mrs	r0, PRIMASK
 800f348:	b672      	cpsid	i
 800f34a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800f34c:	46c0      	nop			@ (mov r8, r8)
 800f34e:	0018      	movs	r0, r3

0800f350 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800f350:	f380 8810 	msr	PRIMASK, r0
 800f354:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800f356:	46c0      	nop			@ (mov r8, r8)
	...

0800f360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f360:	f3ef 8009 	mrs	r0, PSP
 800f364:	4b0e      	ldr	r3, [pc, #56]	@ (800f3a0 <pxCurrentTCBConst>)
 800f366:	681a      	ldr	r2, [r3, #0]
 800f368:	3820      	subs	r0, #32
 800f36a:	6010      	str	r0, [r2, #0]
 800f36c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800f36e:	4644      	mov	r4, r8
 800f370:	464d      	mov	r5, r9
 800f372:	4656      	mov	r6, sl
 800f374:	465f      	mov	r7, fp
 800f376:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800f378:	b508      	push	{r3, lr}
 800f37a:	b672      	cpsid	i
 800f37c:	f001 f9d6 	bl	801072c <vTaskSwitchContext>
 800f380:	b662      	cpsie	i
 800f382:	bc0c      	pop	{r2, r3}
 800f384:	6811      	ldr	r1, [r2, #0]
 800f386:	6808      	ldr	r0, [r1, #0]
 800f388:	3010      	adds	r0, #16
 800f38a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800f38c:	46a0      	mov	r8, r4
 800f38e:	46a9      	mov	r9, r5
 800f390:	46b2      	mov	sl, r6
 800f392:	46bb      	mov	fp, r7
 800f394:	f380 8809 	msr	PSP, r0
 800f398:	3820      	subs	r0, #32
 800f39a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800f39c:	4718      	bx	r3
 800f39e:	46c0      	nop			@ (mov r8, r8)

0800f3a0 <pxCurrentTCBConst>:
 800f3a0:	20004b9c 	.word	0x20004b9c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800f3a4:	46c0      	nop			@ (mov r8, r8)
 800f3a6:	46c0      	nop			@ (mov r8, r8)

0800f3a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f3a8:	b580      	push	{r7, lr}
 800f3aa:	b082      	sub	sp, #8
 800f3ac:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800f3ae:	f7ff ffc9 	bl	800f344 <ulSetInterruptMaskFromISR>
 800f3b2:	0003      	movs	r3, r0
 800f3b4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f3b6:	f001 f909 	bl	80105cc <xTaskIncrementTick>
 800f3ba:	1e03      	subs	r3, r0, #0
 800f3bc:	d003      	beq.n	800f3c6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f3be:	4b06      	ldr	r3, [pc, #24]	@ (800f3d8 <xPortSysTickHandler+0x30>)
 800f3c0:	2280      	movs	r2, #128	@ 0x80
 800f3c2:	0552      	lsls	r2, r2, #21
 800f3c4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	0018      	movs	r0, r3
 800f3ca:	f7ff ffc1 	bl	800f350 <vClearInterruptMaskFromISR>
}
 800f3ce:	46c0      	nop			@ (mov r8, r8)
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	b002      	add	sp, #8
 800f3d4:	bd80      	pop	{r7, pc}
 800f3d6:	46c0      	nop			@ (mov r8, r8)
 800f3d8:	e000ed04 	.word	0xe000ed04

0800f3dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f3dc:	b580      	push	{r7, lr}
 800f3de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f3e0:	4b0b      	ldr	r3, [pc, #44]	@ (800f410 <vPortSetupTimerInterrupt+0x34>)
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f3e6:	4b0b      	ldr	r3, [pc, #44]	@ (800f414 <vPortSetupTimerInterrupt+0x38>)
 800f3e8:	2200      	movs	r2, #0
 800f3ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f3ec:	4b0a      	ldr	r3, [pc, #40]	@ (800f418 <vPortSetupTimerInterrupt+0x3c>)
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	22fa      	movs	r2, #250	@ 0xfa
 800f3f2:	0091      	lsls	r1, r2, #2
 800f3f4:	0018      	movs	r0, r3
 800f3f6:	f7f6 fee9 	bl	80061cc <__udivsi3>
 800f3fa:	0003      	movs	r3, r0
 800f3fc:	001a      	movs	r2, r3
 800f3fe:	4b07      	ldr	r3, [pc, #28]	@ (800f41c <vPortSetupTimerInterrupt+0x40>)
 800f400:	3a01      	subs	r2, #1
 800f402:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800f404:	4b02      	ldr	r3, [pc, #8]	@ (800f410 <vPortSetupTimerInterrupt+0x34>)
 800f406:	2207      	movs	r2, #7
 800f408:	601a      	str	r2, [r3, #0]
}
 800f40a:	46c0      	nop			@ (mov r8, r8)
 800f40c:	46bd      	mov	sp, r7
 800f40e:	bd80      	pop	{r7, pc}
 800f410:	e000e010 	.word	0xe000e010
 800f414:	e000e018 	.word	0xe000e018
 800f418:	2000019c 	.word	0x2000019c
 800f41c:	e000e014 	.word	0xe000e014

0800f420 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b084      	sub	sp, #16
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
 800f428:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	2b00      	cmp	r3, #0
 800f432:	d102      	bne.n	800f43a <xQueueGenericReset+0x1a>
 800f434:	b672      	cpsid	i
 800f436:	46c0      	nop			@ (mov r8, r8)
 800f438:	e7fd      	b.n	800f436 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800f43a:	f7ff ff59 	bl	800f2f0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	681a      	ldr	r2, [r3, #0]
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f44a:	434b      	muls	r3, r1
 800f44c:	18d2      	adds	r2, r2, r3
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	2200      	movs	r2, #0
 800f456:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	681a      	ldr	r2, [r3, #0]
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	681a      	ldr	r2, [r3, #0]
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f468:	1e59      	subs	r1, r3, #1
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f46e:	434b      	muls	r3, r1
 800f470:	18d2      	adds	r2, r2, r3
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	2244      	movs	r2, #68	@ 0x44
 800f47a:	21ff      	movs	r1, #255	@ 0xff
 800f47c:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	2245      	movs	r2, #69	@ 0x45
 800f482:	21ff      	movs	r1, #255	@ 0xff
 800f484:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800f486:	683b      	ldr	r3, [r7, #0]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d10d      	bne.n	800f4a8 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	691b      	ldr	r3, [r3, #16]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d013      	beq.n	800f4bc <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	3310      	adds	r3, #16
 800f498:	0018      	movs	r0, r3
 800f49a:	f001 f9e1 	bl	8010860 <xTaskRemoveFromEventList>
 800f49e:	1e03      	subs	r3, r0, #0
 800f4a0:	d00c      	beq.n	800f4bc <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f4a2:	f7ff ff15 	bl	800f2d0 <vPortYield>
 800f4a6:	e009      	b.n	800f4bc <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	3310      	adds	r3, #16
 800f4ac:	0018      	movs	r0, r3
 800f4ae:	f7ff fddb 	bl	800f068 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	3324      	adds	r3, #36	@ 0x24
 800f4b6:	0018      	movs	r0, r3
 800f4b8:	f7ff fdd6 	bl	800f068 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f4bc:	f7ff ff2a 	bl	800f314 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f4c0:	2301      	movs	r3, #1
}
 800f4c2:	0018      	movs	r0, r3
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	b004      	add	sp, #16
 800f4c8:	bd80      	pop	{r7, pc}

0800f4ca <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f4ca:	b590      	push	{r4, r7, lr}
 800f4cc:	b089      	sub	sp, #36	@ 0x24
 800f4ce:	af02      	add	r7, sp, #8
 800f4d0:	60f8      	str	r0, [r7, #12]
 800f4d2:	60b9      	str	r1, [r7, #8]
 800f4d4:	607a      	str	r2, [r7, #4]
 800f4d6:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d102      	bne.n	800f4e4 <xQueueGenericCreateStatic+0x1a>
 800f4de:	b672      	cpsid	i
 800f4e0:	46c0      	nop			@ (mov r8, r8)
 800f4e2:	e7fd      	b.n	800f4e0 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d102      	bne.n	800f4f0 <xQueueGenericCreateStatic+0x26>
 800f4ea:	b672      	cpsid	i
 800f4ec:	46c0      	nop			@ (mov r8, r8)
 800f4ee:	e7fd      	b.n	800f4ec <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d002      	beq.n	800f4fc <xQueueGenericCreateStatic+0x32>
 800f4f6:	68bb      	ldr	r3, [r7, #8]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d001      	beq.n	800f500 <xQueueGenericCreateStatic+0x36>
 800f4fc:	2301      	movs	r3, #1
 800f4fe:	e000      	b.n	800f502 <xQueueGenericCreateStatic+0x38>
 800f500:	2300      	movs	r3, #0
 800f502:	2b00      	cmp	r3, #0
 800f504:	d102      	bne.n	800f50c <xQueueGenericCreateStatic+0x42>
 800f506:	b672      	cpsid	i
 800f508:	46c0      	nop			@ (mov r8, r8)
 800f50a:	e7fd      	b.n	800f508 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d102      	bne.n	800f518 <xQueueGenericCreateStatic+0x4e>
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d101      	bne.n	800f51c <xQueueGenericCreateStatic+0x52>
 800f518:	2301      	movs	r3, #1
 800f51a:	e000      	b.n	800f51e <xQueueGenericCreateStatic+0x54>
 800f51c:	2300      	movs	r3, #0
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d102      	bne.n	800f528 <xQueueGenericCreateStatic+0x5e>
 800f522:	b672      	cpsid	i
 800f524:	46c0      	nop			@ (mov r8, r8)
 800f526:	e7fd      	b.n	800f524 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f528:	2350      	movs	r3, #80	@ 0x50
 800f52a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f52c:	693b      	ldr	r3, [r7, #16]
 800f52e:	2b50      	cmp	r3, #80	@ 0x50
 800f530:	d002      	beq.n	800f538 <xQueueGenericCreateStatic+0x6e>
 800f532:	b672      	cpsid	i
 800f534:	46c0      	nop			@ (mov r8, r8)
 800f536:	e7fd      	b.n	800f534 <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f538:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800f53e:	697b      	ldr	r3, [r7, #20]
 800f540:	2b00      	cmp	r3, #0
 800f542:	d00e      	beq.n	800f562 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f544:	697b      	ldr	r3, [r7, #20]
 800f546:	2246      	movs	r2, #70	@ 0x46
 800f548:	2101      	movs	r1, #1
 800f54a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f54c:	2328      	movs	r3, #40	@ 0x28
 800f54e:	18fb      	adds	r3, r7, r3
 800f550:	781c      	ldrb	r4, [r3, #0]
 800f552:	687a      	ldr	r2, [r7, #4]
 800f554:	68b9      	ldr	r1, [r7, #8]
 800f556:	68f8      	ldr	r0, [r7, #12]
 800f558:	697b      	ldr	r3, [r7, #20]
 800f55a:	9300      	str	r3, [sp, #0]
 800f55c:	0023      	movs	r3, r4
 800f55e:	f000 f838 	bl	800f5d2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f562:	697b      	ldr	r3, [r7, #20]
	}
 800f564:	0018      	movs	r0, r3
 800f566:	46bd      	mov	sp, r7
 800f568:	b007      	add	sp, #28
 800f56a:	bd90      	pop	{r4, r7, pc}

0800f56c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f56c:	b590      	push	{r4, r7, lr}
 800f56e:	b08b      	sub	sp, #44	@ 0x2c
 800f570:	af02      	add	r7, sp, #8
 800f572:	60f8      	str	r0, [r7, #12]
 800f574:	60b9      	str	r1, [r7, #8]
 800f576:	1dfb      	adds	r3, r7, #7
 800f578:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d102      	bne.n	800f586 <xQueueGenericCreate+0x1a>
 800f580:	b672      	cpsid	i
 800f582:	46c0      	nop			@ (mov r8, r8)
 800f584:	e7fd      	b.n	800f582 <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	68ba      	ldr	r2, [r7, #8]
 800f58a:	4353      	muls	r3, r2
 800f58c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f58e:	69fb      	ldr	r3, [r7, #28]
 800f590:	3350      	adds	r3, #80	@ 0x50
 800f592:	0018      	movs	r0, r3
 800f594:	f7ff fbb0 	bl	800ecf8 <pvPortMalloc>
 800f598:	0003      	movs	r3, r0
 800f59a:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 800f59c:	69bb      	ldr	r3, [r7, #24]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d012      	beq.n	800f5c8 <xQueueGenericCreate+0x5c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f5a2:	69bb      	ldr	r3, [r7, #24]
 800f5a4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f5a6:	697b      	ldr	r3, [r7, #20]
 800f5a8:	3350      	adds	r3, #80	@ 0x50
 800f5aa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f5ac:	69bb      	ldr	r3, [r7, #24]
 800f5ae:	2246      	movs	r2, #70	@ 0x46
 800f5b0:	2100      	movs	r1, #0
 800f5b2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f5b4:	1dfb      	adds	r3, r7, #7
 800f5b6:	781c      	ldrb	r4, [r3, #0]
 800f5b8:	697a      	ldr	r2, [r7, #20]
 800f5ba:	68b9      	ldr	r1, [r7, #8]
 800f5bc:	68f8      	ldr	r0, [r7, #12]
 800f5be:	69bb      	ldr	r3, [r7, #24]
 800f5c0:	9300      	str	r3, [sp, #0]
 800f5c2:	0023      	movs	r3, r4
 800f5c4:	f000 f805 	bl	800f5d2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f5c8:	69bb      	ldr	r3, [r7, #24]
	}
 800f5ca:	0018      	movs	r0, r3
 800f5cc:	46bd      	mov	sp, r7
 800f5ce:	b009      	add	sp, #36	@ 0x24
 800f5d0:	bd90      	pop	{r4, r7, pc}

0800f5d2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f5d2:	b580      	push	{r7, lr}
 800f5d4:	b084      	sub	sp, #16
 800f5d6:	af00      	add	r7, sp, #0
 800f5d8:	60f8      	str	r0, [r7, #12]
 800f5da:	60b9      	str	r1, [r7, #8]
 800f5dc:	607a      	str	r2, [r7, #4]
 800f5de:	001a      	movs	r2, r3
 800f5e0:	1cfb      	adds	r3, r7, #3
 800f5e2:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f5e4:	68bb      	ldr	r3, [r7, #8]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d103      	bne.n	800f5f2 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f5ea:	69bb      	ldr	r3, [r7, #24]
 800f5ec:	69ba      	ldr	r2, [r7, #24]
 800f5ee:	601a      	str	r2, [r3, #0]
 800f5f0:	e002      	b.n	800f5f8 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f5f2:	69bb      	ldr	r3, [r7, #24]
 800f5f4:	687a      	ldr	r2, [r7, #4]
 800f5f6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f5f8:	69bb      	ldr	r3, [r7, #24]
 800f5fa:	68fa      	ldr	r2, [r7, #12]
 800f5fc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f5fe:	69bb      	ldr	r3, [r7, #24]
 800f600:	68ba      	ldr	r2, [r7, #8]
 800f602:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f604:	69bb      	ldr	r3, [r7, #24]
 800f606:	2101      	movs	r1, #1
 800f608:	0018      	movs	r0, r3
 800f60a:	f7ff ff09 	bl	800f420 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f60e:	69bb      	ldr	r3, [r7, #24]
 800f610:	1cfa      	adds	r2, r7, #3
 800f612:	214c      	movs	r1, #76	@ 0x4c
 800f614:	7812      	ldrb	r2, [r2, #0]
 800f616:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f618:	46c0      	nop			@ (mov r8, r8)
 800f61a:	46bd      	mov	sp, r7
 800f61c:	b004      	add	sp, #16
 800f61e:	bd80      	pop	{r7, pc}

0800f620 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f620:	b580      	push	{r7, lr}
 800f622:	b08a      	sub	sp, #40	@ 0x28
 800f624:	af00      	add	r7, sp, #0
 800f626:	60f8      	str	r0, [r7, #12]
 800f628:	60b9      	str	r1, [r7, #8]
 800f62a:	607a      	str	r2, [r7, #4]
 800f62c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f62e:	2300      	movs	r3, #0
 800f630:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f636:	6a3b      	ldr	r3, [r7, #32]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d102      	bne.n	800f642 <xQueueGenericSend+0x22>
 800f63c:	b672      	cpsid	i
 800f63e:	46c0      	nop			@ (mov r8, r8)
 800f640:	e7fd      	b.n	800f63e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f642:	68bb      	ldr	r3, [r7, #8]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d103      	bne.n	800f650 <xQueueGenericSend+0x30>
 800f648:	6a3b      	ldr	r3, [r7, #32]
 800f64a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d101      	bne.n	800f654 <xQueueGenericSend+0x34>
 800f650:	2301      	movs	r3, #1
 800f652:	e000      	b.n	800f656 <xQueueGenericSend+0x36>
 800f654:	2300      	movs	r3, #0
 800f656:	2b00      	cmp	r3, #0
 800f658:	d102      	bne.n	800f660 <xQueueGenericSend+0x40>
 800f65a:	b672      	cpsid	i
 800f65c:	46c0      	nop			@ (mov r8, r8)
 800f65e:	e7fd      	b.n	800f65c <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f660:	683b      	ldr	r3, [r7, #0]
 800f662:	2b02      	cmp	r3, #2
 800f664:	d103      	bne.n	800f66e <xQueueGenericSend+0x4e>
 800f666:	6a3b      	ldr	r3, [r7, #32]
 800f668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f66a:	2b01      	cmp	r3, #1
 800f66c:	d101      	bne.n	800f672 <xQueueGenericSend+0x52>
 800f66e:	2301      	movs	r3, #1
 800f670:	e000      	b.n	800f674 <xQueueGenericSend+0x54>
 800f672:	2300      	movs	r3, #0
 800f674:	2b00      	cmp	r3, #0
 800f676:	d102      	bne.n	800f67e <xQueueGenericSend+0x5e>
 800f678:	b672      	cpsid	i
 800f67a:	46c0      	nop			@ (mov r8, r8)
 800f67c:	e7fd      	b.n	800f67a <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f67e:	f001 fa95 	bl	8010bac <xTaskGetSchedulerState>
 800f682:	1e03      	subs	r3, r0, #0
 800f684:	d102      	bne.n	800f68c <xQueueGenericSend+0x6c>
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d101      	bne.n	800f690 <xQueueGenericSend+0x70>
 800f68c:	2301      	movs	r3, #1
 800f68e:	e000      	b.n	800f692 <xQueueGenericSend+0x72>
 800f690:	2300      	movs	r3, #0
 800f692:	2b00      	cmp	r3, #0
 800f694:	d102      	bne.n	800f69c <xQueueGenericSend+0x7c>
 800f696:	b672      	cpsid	i
 800f698:	46c0      	nop			@ (mov r8, r8)
 800f69a:	e7fd      	b.n	800f698 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f69c:	f7ff fe28 	bl	800f2f0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f6a0:	6a3b      	ldr	r3, [r7, #32]
 800f6a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f6a4:	6a3b      	ldr	r3, [r7, #32]
 800f6a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6a8:	429a      	cmp	r2, r3
 800f6aa:	d302      	bcc.n	800f6b2 <xQueueGenericSend+0x92>
 800f6ac:	683b      	ldr	r3, [r7, #0]
 800f6ae:	2b02      	cmp	r3, #2
 800f6b0:	d11e      	bne.n	800f6f0 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f6b2:	683a      	ldr	r2, [r7, #0]
 800f6b4:	68b9      	ldr	r1, [r7, #8]
 800f6b6:	6a3b      	ldr	r3, [r7, #32]
 800f6b8:	0018      	movs	r0, r3
 800f6ba:	f000 fa0d 	bl	800fad8 <prvCopyDataToQueue>
 800f6be:	0003      	movs	r3, r0
 800f6c0:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f6c2:	6a3b      	ldr	r3, [r7, #32]
 800f6c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d009      	beq.n	800f6de <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f6ca:	6a3b      	ldr	r3, [r7, #32]
 800f6cc:	3324      	adds	r3, #36	@ 0x24
 800f6ce:	0018      	movs	r0, r3
 800f6d0:	f001 f8c6 	bl	8010860 <xTaskRemoveFromEventList>
 800f6d4:	1e03      	subs	r3, r0, #0
 800f6d6:	d007      	beq.n	800f6e8 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f6d8:	f7ff fdfa 	bl	800f2d0 <vPortYield>
 800f6dc:	e004      	b.n	800f6e8 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f6de:	69fb      	ldr	r3, [r7, #28]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d001      	beq.n	800f6e8 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f6e4:	f7ff fdf4 	bl	800f2d0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f6e8:	f7ff fe14 	bl	800f314 <vPortExitCritical>
				return pdPASS;
 800f6ec:	2301      	movs	r3, #1
 800f6ee:	e05b      	b.n	800f7a8 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d103      	bne.n	800f6fe <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f6f6:	f7ff fe0d 	bl	800f314 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	e054      	b.n	800f7a8 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f700:	2b00      	cmp	r3, #0
 800f702:	d106      	bne.n	800f712 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f704:	2314      	movs	r3, #20
 800f706:	18fb      	adds	r3, r7, r3
 800f708:	0018      	movs	r0, r3
 800f70a:	f001 f907 	bl	801091c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f70e:	2301      	movs	r3, #1
 800f710:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f712:	f7ff fdff 	bl	800f314 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f716:	f000 fea3 	bl	8010460 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f71a:	f7ff fde9 	bl	800f2f0 <vPortEnterCritical>
 800f71e:	6a3b      	ldr	r3, [r7, #32]
 800f720:	2244      	movs	r2, #68	@ 0x44
 800f722:	5c9b      	ldrb	r3, [r3, r2]
 800f724:	b25b      	sxtb	r3, r3
 800f726:	3301      	adds	r3, #1
 800f728:	d103      	bne.n	800f732 <xQueueGenericSend+0x112>
 800f72a:	6a3b      	ldr	r3, [r7, #32]
 800f72c:	2244      	movs	r2, #68	@ 0x44
 800f72e:	2100      	movs	r1, #0
 800f730:	5499      	strb	r1, [r3, r2]
 800f732:	6a3b      	ldr	r3, [r7, #32]
 800f734:	2245      	movs	r2, #69	@ 0x45
 800f736:	5c9b      	ldrb	r3, [r3, r2]
 800f738:	b25b      	sxtb	r3, r3
 800f73a:	3301      	adds	r3, #1
 800f73c:	d103      	bne.n	800f746 <xQueueGenericSend+0x126>
 800f73e:	6a3b      	ldr	r3, [r7, #32]
 800f740:	2245      	movs	r2, #69	@ 0x45
 800f742:	2100      	movs	r1, #0
 800f744:	5499      	strb	r1, [r3, r2]
 800f746:	f7ff fde5 	bl	800f314 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f74a:	1d3a      	adds	r2, r7, #4
 800f74c:	2314      	movs	r3, #20
 800f74e:	18fb      	adds	r3, r7, r3
 800f750:	0011      	movs	r1, r2
 800f752:	0018      	movs	r0, r3
 800f754:	f001 f8f6 	bl	8010944 <xTaskCheckForTimeOut>
 800f758:	1e03      	subs	r3, r0, #0
 800f75a:	d11e      	bne.n	800f79a <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f75c:	6a3b      	ldr	r3, [r7, #32]
 800f75e:	0018      	movs	r0, r3
 800f760:	f000 fabf 	bl	800fce2 <prvIsQueueFull>
 800f764:	1e03      	subs	r3, r0, #0
 800f766:	d011      	beq.n	800f78c <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f768:	6a3b      	ldr	r3, [r7, #32]
 800f76a:	3310      	adds	r3, #16
 800f76c:	687a      	ldr	r2, [r7, #4]
 800f76e:	0011      	movs	r1, r2
 800f770:	0018      	movs	r0, r3
 800f772:	f001 f82d 	bl	80107d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f776:	6a3b      	ldr	r3, [r7, #32]
 800f778:	0018      	movs	r0, r3
 800f77a:	f000 fa3e 	bl	800fbfa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f77e:	f000 fe7b 	bl	8010478 <xTaskResumeAll>
 800f782:	1e03      	subs	r3, r0, #0
 800f784:	d18a      	bne.n	800f69c <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 800f786:	f7ff fda3 	bl	800f2d0 <vPortYield>
 800f78a:	e787      	b.n	800f69c <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f78c:	6a3b      	ldr	r3, [r7, #32]
 800f78e:	0018      	movs	r0, r3
 800f790:	f000 fa33 	bl	800fbfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f794:	f000 fe70 	bl	8010478 <xTaskResumeAll>
 800f798:	e780      	b.n	800f69c <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f79a:	6a3b      	ldr	r3, [r7, #32]
 800f79c:	0018      	movs	r0, r3
 800f79e:	f000 fa2c 	bl	800fbfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f7a2:	f000 fe69 	bl	8010478 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f7a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f7a8:	0018      	movs	r0, r3
 800f7aa:	46bd      	mov	sp, r7
 800f7ac:	b00a      	add	sp, #40	@ 0x28
 800f7ae:	bd80      	pop	{r7, pc}

0800f7b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f7b0:	b590      	push	{r4, r7, lr}
 800f7b2:	b08b      	sub	sp, #44	@ 0x2c
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	60f8      	str	r0, [r7, #12]
 800f7b8:	60b9      	str	r1, [r7, #8]
 800f7ba:	607a      	str	r2, [r7, #4]
 800f7bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f7c2:	6a3b      	ldr	r3, [r7, #32]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d102      	bne.n	800f7ce <xQueueGenericSendFromISR+0x1e>
 800f7c8:	b672      	cpsid	i
 800f7ca:	46c0      	nop			@ (mov r8, r8)
 800f7cc:	e7fd      	b.n	800f7ca <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f7ce:	68bb      	ldr	r3, [r7, #8]
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d103      	bne.n	800f7dc <xQueueGenericSendFromISR+0x2c>
 800f7d4:	6a3b      	ldr	r3, [r7, #32]
 800f7d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d101      	bne.n	800f7e0 <xQueueGenericSendFromISR+0x30>
 800f7dc:	2301      	movs	r3, #1
 800f7de:	e000      	b.n	800f7e2 <xQueueGenericSendFromISR+0x32>
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d102      	bne.n	800f7ec <xQueueGenericSendFromISR+0x3c>
 800f7e6:	b672      	cpsid	i
 800f7e8:	46c0      	nop			@ (mov r8, r8)
 800f7ea:	e7fd      	b.n	800f7e8 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f7ec:	683b      	ldr	r3, [r7, #0]
 800f7ee:	2b02      	cmp	r3, #2
 800f7f0:	d103      	bne.n	800f7fa <xQueueGenericSendFromISR+0x4a>
 800f7f2:	6a3b      	ldr	r3, [r7, #32]
 800f7f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f7f6:	2b01      	cmp	r3, #1
 800f7f8:	d101      	bne.n	800f7fe <xQueueGenericSendFromISR+0x4e>
 800f7fa:	2301      	movs	r3, #1
 800f7fc:	e000      	b.n	800f800 <xQueueGenericSendFromISR+0x50>
 800f7fe:	2300      	movs	r3, #0
 800f800:	2b00      	cmp	r3, #0
 800f802:	d102      	bne.n	800f80a <xQueueGenericSendFromISR+0x5a>
 800f804:	b672      	cpsid	i
 800f806:	46c0      	nop			@ (mov r8, r8)
 800f808:	e7fd      	b.n	800f806 <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f80a:	f7ff fd9b 	bl	800f344 <ulSetInterruptMaskFromISR>
 800f80e:	0003      	movs	r3, r0
 800f810:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f812:	6a3b      	ldr	r3, [r7, #32]
 800f814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f816:	6a3b      	ldr	r3, [r7, #32]
 800f818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f81a:	429a      	cmp	r2, r3
 800f81c:	d302      	bcc.n	800f824 <xQueueGenericSendFromISR+0x74>
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	2b02      	cmp	r3, #2
 800f822:	d131      	bne.n	800f888 <xQueueGenericSendFromISR+0xd8>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f824:	241b      	movs	r4, #27
 800f826:	193b      	adds	r3, r7, r4
 800f828:	6a3a      	ldr	r2, [r7, #32]
 800f82a:	2145      	movs	r1, #69	@ 0x45
 800f82c:	5c52      	ldrb	r2, [r2, r1]
 800f82e:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f830:	6a3b      	ldr	r3, [r7, #32]
 800f832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f834:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f836:	683a      	ldr	r2, [r7, #0]
 800f838:	68b9      	ldr	r1, [r7, #8]
 800f83a:	6a3b      	ldr	r3, [r7, #32]
 800f83c:	0018      	movs	r0, r3
 800f83e:	f000 f94b 	bl	800fad8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f842:	193b      	adds	r3, r7, r4
 800f844:	781b      	ldrb	r3, [r3, #0]
 800f846:	b25b      	sxtb	r3, r3
 800f848:	3301      	adds	r3, #1
 800f84a:	d111      	bne.n	800f870 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f84c:	6a3b      	ldr	r3, [r7, #32]
 800f84e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f850:	2b00      	cmp	r3, #0
 800f852:	d016      	beq.n	800f882 <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f854:	6a3b      	ldr	r3, [r7, #32]
 800f856:	3324      	adds	r3, #36	@ 0x24
 800f858:	0018      	movs	r0, r3
 800f85a:	f001 f801 	bl	8010860 <xTaskRemoveFromEventList>
 800f85e:	1e03      	subs	r3, r0, #0
 800f860:	d00f      	beq.n	800f882 <xQueueGenericSendFromISR+0xd2>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d00c      	beq.n	800f882 <xQueueGenericSendFromISR+0xd2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	2201      	movs	r2, #1
 800f86c:	601a      	str	r2, [r3, #0]
 800f86e:	e008      	b.n	800f882 <xQueueGenericSendFromISR+0xd2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f870:	231b      	movs	r3, #27
 800f872:	18fb      	adds	r3, r7, r3
 800f874:	781b      	ldrb	r3, [r3, #0]
 800f876:	3301      	adds	r3, #1
 800f878:	b2db      	uxtb	r3, r3
 800f87a:	b259      	sxtb	r1, r3
 800f87c:	6a3b      	ldr	r3, [r7, #32]
 800f87e:	2245      	movs	r2, #69	@ 0x45
 800f880:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800f882:	2301      	movs	r3, #1
 800f884:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 800f886:	e001      	b.n	800f88c <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f888:	2300      	movs	r3, #0
 800f88a:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800f88c:	69fb      	ldr	r3, [r7, #28]
 800f88e:	0018      	movs	r0, r3
 800f890:	f7ff fd5e 	bl	800f350 <vClearInterruptMaskFromISR>

	return xReturn;
 800f894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f896:	0018      	movs	r0, r3
 800f898:	46bd      	mov	sp, r7
 800f89a:	b00b      	add	sp, #44	@ 0x2c
 800f89c:	bd90      	pop	{r4, r7, pc}

0800f89e <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f89e:	b580      	push	{r7, lr}
 800f8a0:	b08a      	sub	sp, #40	@ 0x28
 800f8a2:	af00      	add	r7, sp, #0
 800f8a4:	60f8      	str	r0, [r7, #12]
 800f8a6:	60b9      	str	r1, [r7, #8]
 800f8a8:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f8b2:	6a3b      	ldr	r3, [r7, #32]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d102      	bne.n	800f8be <xQueueReceive+0x20>
 800f8b8:	b672      	cpsid	i
 800f8ba:	46c0      	nop			@ (mov r8, r8)
 800f8bc:	e7fd      	b.n	800f8ba <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f8be:	68bb      	ldr	r3, [r7, #8]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d103      	bne.n	800f8cc <xQueueReceive+0x2e>
 800f8c4:	6a3b      	ldr	r3, [r7, #32]
 800f8c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d101      	bne.n	800f8d0 <xQueueReceive+0x32>
 800f8cc:	2301      	movs	r3, #1
 800f8ce:	e000      	b.n	800f8d2 <xQueueReceive+0x34>
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d102      	bne.n	800f8dc <xQueueReceive+0x3e>
 800f8d6:	b672      	cpsid	i
 800f8d8:	46c0      	nop			@ (mov r8, r8)
 800f8da:	e7fd      	b.n	800f8d8 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f8dc:	f001 f966 	bl	8010bac <xTaskGetSchedulerState>
 800f8e0:	1e03      	subs	r3, r0, #0
 800f8e2:	d102      	bne.n	800f8ea <xQueueReceive+0x4c>
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d101      	bne.n	800f8ee <xQueueReceive+0x50>
 800f8ea:	2301      	movs	r3, #1
 800f8ec:	e000      	b.n	800f8f0 <xQueueReceive+0x52>
 800f8ee:	2300      	movs	r3, #0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d102      	bne.n	800f8fa <xQueueReceive+0x5c>
 800f8f4:	b672      	cpsid	i
 800f8f6:	46c0      	nop			@ (mov r8, r8)
 800f8f8:	e7fd      	b.n	800f8f6 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f8fa:	f7ff fcf9 	bl	800f2f0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f8fe:	6a3b      	ldr	r3, [r7, #32]
 800f900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f902:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f904:	69fb      	ldr	r3, [r7, #28]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d01a      	beq.n	800f940 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f90a:	68ba      	ldr	r2, [r7, #8]
 800f90c:	6a3b      	ldr	r3, [r7, #32]
 800f90e:	0011      	movs	r1, r2
 800f910:	0018      	movs	r0, r3
 800f912:	f000 f94c 	bl	800fbae <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f916:	69fb      	ldr	r3, [r7, #28]
 800f918:	1e5a      	subs	r2, r3, #1
 800f91a:	6a3b      	ldr	r3, [r7, #32]
 800f91c:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f91e:	6a3b      	ldr	r3, [r7, #32]
 800f920:	691b      	ldr	r3, [r3, #16]
 800f922:	2b00      	cmp	r3, #0
 800f924:	d008      	beq.n	800f938 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f926:	6a3b      	ldr	r3, [r7, #32]
 800f928:	3310      	adds	r3, #16
 800f92a:	0018      	movs	r0, r3
 800f92c:	f000 ff98 	bl	8010860 <xTaskRemoveFromEventList>
 800f930:	1e03      	subs	r3, r0, #0
 800f932:	d001      	beq.n	800f938 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f934:	f7ff fccc 	bl	800f2d0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f938:	f7ff fcec 	bl	800f314 <vPortExitCritical>
				return pdPASS;
 800f93c:	2301      	movs	r3, #1
 800f93e:	e062      	b.n	800fa06 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d103      	bne.n	800f94e <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f946:	f7ff fce5 	bl	800f314 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f94a:	2300      	movs	r3, #0
 800f94c:	e05b      	b.n	800fa06 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f950:	2b00      	cmp	r3, #0
 800f952:	d106      	bne.n	800f962 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f954:	2314      	movs	r3, #20
 800f956:	18fb      	adds	r3, r7, r3
 800f958:	0018      	movs	r0, r3
 800f95a:	f000 ffdf 	bl	801091c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f95e:	2301      	movs	r3, #1
 800f960:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f962:	f7ff fcd7 	bl	800f314 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f966:	f000 fd7b 	bl	8010460 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f96a:	f7ff fcc1 	bl	800f2f0 <vPortEnterCritical>
 800f96e:	6a3b      	ldr	r3, [r7, #32]
 800f970:	2244      	movs	r2, #68	@ 0x44
 800f972:	5c9b      	ldrb	r3, [r3, r2]
 800f974:	b25b      	sxtb	r3, r3
 800f976:	3301      	adds	r3, #1
 800f978:	d103      	bne.n	800f982 <xQueueReceive+0xe4>
 800f97a:	6a3b      	ldr	r3, [r7, #32]
 800f97c:	2244      	movs	r2, #68	@ 0x44
 800f97e:	2100      	movs	r1, #0
 800f980:	5499      	strb	r1, [r3, r2]
 800f982:	6a3b      	ldr	r3, [r7, #32]
 800f984:	2245      	movs	r2, #69	@ 0x45
 800f986:	5c9b      	ldrb	r3, [r3, r2]
 800f988:	b25b      	sxtb	r3, r3
 800f98a:	3301      	adds	r3, #1
 800f98c:	d103      	bne.n	800f996 <xQueueReceive+0xf8>
 800f98e:	6a3b      	ldr	r3, [r7, #32]
 800f990:	2245      	movs	r2, #69	@ 0x45
 800f992:	2100      	movs	r1, #0
 800f994:	5499      	strb	r1, [r3, r2]
 800f996:	f7ff fcbd 	bl	800f314 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f99a:	1d3a      	adds	r2, r7, #4
 800f99c:	2314      	movs	r3, #20
 800f99e:	18fb      	adds	r3, r7, r3
 800f9a0:	0011      	movs	r1, r2
 800f9a2:	0018      	movs	r0, r3
 800f9a4:	f000 ffce 	bl	8010944 <xTaskCheckForTimeOut>
 800f9a8:	1e03      	subs	r3, r0, #0
 800f9aa:	d11e      	bne.n	800f9ea <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f9ac:	6a3b      	ldr	r3, [r7, #32]
 800f9ae:	0018      	movs	r0, r3
 800f9b0:	f000 f981 	bl	800fcb6 <prvIsQueueEmpty>
 800f9b4:	1e03      	subs	r3, r0, #0
 800f9b6:	d011      	beq.n	800f9dc <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f9b8:	6a3b      	ldr	r3, [r7, #32]
 800f9ba:	3324      	adds	r3, #36	@ 0x24
 800f9bc:	687a      	ldr	r2, [r7, #4]
 800f9be:	0011      	movs	r1, r2
 800f9c0:	0018      	movs	r0, r3
 800f9c2:	f000 ff05 	bl	80107d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f9c6:	6a3b      	ldr	r3, [r7, #32]
 800f9c8:	0018      	movs	r0, r3
 800f9ca:	f000 f916 	bl	800fbfa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f9ce:	f000 fd53 	bl	8010478 <xTaskResumeAll>
 800f9d2:	1e03      	subs	r3, r0, #0
 800f9d4:	d191      	bne.n	800f8fa <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 800f9d6:	f7ff fc7b 	bl	800f2d0 <vPortYield>
 800f9da:	e78e      	b.n	800f8fa <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f9dc:	6a3b      	ldr	r3, [r7, #32]
 800f9de:	0018      	movs	r0, r3
 800f9e0:	f000 f90b 	bl	800fbfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f9e4:	f000 fd48 	bl	8010478 <xTaskResumeAll>
 800f9e8:	e787      	b.n	800f8fa <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f9ea:	6a3b      	ldr	r3, [r7, #32]
 800f9ec:	0018      	movs	r0, r3
 800f9ee:	f000 f904 	bl	800fbfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f9f2:	f000 fd41 	bl	8010478 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f9f6:	6a3b      	ldr	r3, [r7, #32]
 800f9f8:	0018      	movs	r0, r3
 800f9fa:	f000 f95c 	bl	800fcb6 <prvIsQueueEmpty>
 800f9fe:	1e03      	subs	r3, r0, #0
 800fa00:	d100      	bne.n	800fa04 <xQueueReceive+0x166>
 800fa02:	e77a      	b.n	800f8fa <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fa04:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fa06:	0018      	movs	r0, r3
 800fa08:	46bd      	mov	sp, r7
 800fa0a:	b00a      	add	sp, #40	@ 0x28
 800fa0c:	bd80      	pop	{r7, pc}

0800fa0e <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fa0e:	b590      	push	{r4, r7, lr}
 800fa10:	b08b      	sub	sp, #44	@ 0x2c
 800fa12:	af00      	add	r7, sp, #0
 800fa14:	60f8      	str	r0, [r7, #12]
 800fa16:	60b9      	str	r1, [r7, #8]
 800fa18:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800fa1e:	6a3b      	ldr	r3, [r7, #32]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d102      	bne.n	800fa2a <xQueueReceiveFromISR+0x1c>
 800fa24:	b672      	cpsid	i
 800fa26:	46c0      	nop			@ (mov r8, r8)
 800fa28:	e7fd      	b.n	800fa26 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fa2a:	68bb      	ldr	r3, [r7, #8]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d103      	bne.n	800fa38 <xQueueReceiveFromISR+0x2a>
 800fa30:	6a3b      	ldr	r3, [r7, #32]
 800fa32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d101      	bne.n	800fa3c <xQueueReceiveFromISR+0x2e>
 800fa38:	2301      	movs	r3, #1
 800fa3a:	e000      	b.n	800fa3e <xQueueReceiveFromISR+0x30>
 800fa3c:	2300      	movs	r3, #0
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d102      	bne.n	800fa48 <xQueueReceiveFromISR+0x3a>
 800fa42:	b672      	cpsid	i
 800fa44:	46c0      	nop			@ (mov r8, r8)
 800fa46:	e7fd      	b.n	800fa44 <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fa48:	f7ff fc7c 	bl	800f344 <ulSetInterruptMaskFromISR>
 800fa4c:	0003      	movs	r3, r0
 800fa4e:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa50:	6a3b      	ldr	r3, [r7, #32]
 800fa52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa54:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fa56:	69bb      	ldr	r3, [r7, #24]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d032      	beq.n	800fac2 <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800fa5c:	2417      	movs	r4, #23
 800fa5e:	193b      	adds	r3, r7, r4
 800fa60:	6a3a      	ldr	r2, [r7, #32]
 800fa62:	2144      	movs	r1, #68	@ 0x44
 800fa64:	5c52      	ldrb	r2, [r2, r1]
 800fa66:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fa68:	68ba      	ldr	r2, [r7, #8]
 800fa6a:	6a3b      	ldr	r3, [r7, #32]
 800fa6c:	0011      	movs	r1, r2
 800fa6e:	0018      	movs	r0, r3
 800fa70:	f000 f89d 	bl	800fbae <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fa74:	69bb      	ldr	r3, [r7, #24]
 800fa76:	1e5a      	subs	r2, r3, #1
 800fa78:	6a3b      	ldr	r3, [r7, #32]
 800fa7a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800fa7c:	193b      	adds	r3, r7, r4
 800fa7e:	781b      	ldrb	r3, [r3, #0]
 800fa80:	b25b      	sxtb	r3, r3
 800fa82:	3301      	adds	r3, #1
 800fa84:	d111      	bne.n	800faaa <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fa86:	6a3b      	ldr	r3, [r7, #32]
 800fa88:	691b      	ldr	r3, [r3, #16]
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d016      	beq.n	800fabc <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fa8e:	6a3b      	ldr	r3, [r7, #32]
 800fa90:	3310      	adds	r3, #16
 800fa92:	0018      	movs	r0, r3
 800fa94:	f000 fee4 	bl	8010860 <xTaskRemoveFromEventList>
 800fa98:	1e03      	subs	r3, r0, #0
 800fa9a:	d00f      	beq.n	800fabc <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d00c      	beq.n	800fabc <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	2201      	movs	r2, #1
 800faa6:	601a      	str	r2, [r3, #0]
 800faa8:	e008      	b.n	800fabc <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800faaa:	2317      	movs	r3, #23
 800faac:	18fb      	adds	r3, r7, r3
 800faae:	781b      	ldrb	r3, [r3, #0]
 800fab0:	3301      	adds	r3, #1
 800fab2:	b2db      	uxtb	r3, r3
 800fab4:	b259      	sxtb	r1, r3
 800fab6:	6a3b      	ldr	r3, [r7, #32]
 800fab8:	2244      	movs	r2, #68	@ 0x44
 800faba:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800fabc:	2301      	movs	r3, #1
 800fabe:	627b      	str	r3, [r7, #36]	@ 0x24
 800fac0:	e001      	b.n	800fac6 <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 800fac2:	2300      	movs	r3, #0
 800fac4:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800fac6:	69fb      	ldr	r3, [r7, #28]
 800fac8:	0018      	movs	r0, r3
 800faca:	f7ff fc41 	bl	800f350 <vClearInterruptMaskFromISR>

	return xReturn;
 800face:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800fad0:	0018      	movs	r0, r3
 800fad2:	46bd      	mov	sp, r7
 800fad4:	b00b      	add	sp, #44	@ 0x2c
 800fad6:	bd90      	pop	{r4, r7, pc}

0800fad8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fad8:	b580      	push	{r7, lr}
 800fada:	b086      	sub	sp, #24
 800fadc:	af00      	add	r7, sp, #0
 800fade:	60f8      	str	r0, [r7, #12]
 800fae0:	60b9      	str	r1, [r7, #8]
 800fae2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fae4:	2300      	movs	r3, #0
 800fae6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800faec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d10e      	bne.n	800fb14 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d14e      	bne.n	800fb9c <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	689b      	ldr	r3, [r3, #8]
 800fb02:	0018      	movs	r0, r3
 800fb04:	f001 f86e 	bl	8010be4 <xTaskPriorityDisinherit>
 800fb08:	0003      	movs	r3, r0
 800fb0a:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	2200      	movs	r2, #0
 800fb10:	609a      	str	r2, [r3, #8]
 800fb12:	e043      	b.n	800fb9c <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d119      	bne.n	800fb4e <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	6858      	ldr	r0, [r3, #4]
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fb22:	68bb      	ldr	r3, [r7, #8]
 800fb24:	0019      	movs	r1, r3
 800fb26:	f005 fba7 	bl	8015278 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	685a      	ldr	r2, [r3, #4]
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb32:	18d2      	adds	r2, r2, r3
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	685a      	ldr	r2, [r3, #4]
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	689b      	ldr	r3, [r3, #8]
 800fb40:	429a      	cmp	r2, r3
 800fb42:	d32b      	bcc.n	800fb9c <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	681a      	ldr	r2, [r3, #0]
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	605a      	str	r2, [r3, #4]
 800fb4c:	e026      	b.n	800fb9c <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	68d8      	ldr	r0, [r3, #12]
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fb56:	68bb      	ldr	r3, [r7, #8]
 800fb58:	0019      	movs	r1, r3
 800fb5a:	f005 fb8d 	bl	8015278 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	68da      	ldr	r2, [r3, #12]
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb66:	425b      	negs	r3, r3
 800fb68:	18d2      	adds	r2, r2, r3
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	68da      	ldr	r2, [r3, #12]
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	429a      	cmp	r2, r3
 800fb78:	d207      	bcs.n	800fb8a <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	689a      	ldr	r2, [r3, #8]
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb82:	425b      	negs	r3, r3
 800fb84:	18d2      	adds	r2, r2, r3
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	2b02      	cmp	r3, #2
 800fb8e:	d105      	bne.n	800fb9c <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fb90:	693b      	ldr	r3, [r7, #16]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d002      	beq.n	800fb9c <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fb96:	693b      	ldr	r3, [r7, #16]
 800fb98:	3b01      	subs	r3, #1
 800fb9a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fb9c:	693b      	ldr	r3, [r7, #16]
 800fb9e:	1c5a      	adds	r2, r3, #1
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800fba4:	697b      	ldr	r3, [r7, #20]
}
 800fba6:	0018      	movs	r0, r3
 800fba8:	46bd      	mov	sp, r7
 800fbaa:	b006      	add	sp, #24
 800fbac:	bd80      	pop	{r7, pc}

0800fbae <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fbae:	b580      	push	{r7, lr}
 800fbb0:	b082      	sub	sp, #8
 800fbb2:	af00      	add	r7, sp, #0
 800fbb4:	6078      	str	r0, [r7, #4]
 800fbb6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d018      	beq.n	800fbf2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	68da      	ldr	r2, [r3, #12]
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbc8:	18d2      	adds	r2, r2, r3
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	68da      	ldr	r2, [r3, #12]
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	689b      	ldr	r3, [r3, #8]
 800fbd6:	429a      	cmp	r2, r3
 800fbd8:	d303      	bcc.n	800fbe2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	681a      	ldr	r2, [r3, #0]
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	68d9      	ldr	r1, [r3, #12]
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fbea:	683b      	ldr	r3, [r7, #0]
 800fbec:	0018      	movs	r0, r3
 800fbee:	f005 fb43 	bl	8015278 <memcpy>
	}
}
 800fbf2:	46c0      	nop			@ (mov r8, r8)
 800fbf4:	46bd      	mov	sp, r7
 800fbf6:	b002      	add	sp, #8
 800fbf8:	bd80      	pop	{r7, pc}

0800fbfa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fbfa:	b580      	push	{r7, lr}
 800fbfc:	b084      	sub	sp, #16
 800fbfe:	af00      	add	r7, sp, #0
 800fc00:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fc02:	f7ff fb75 	bl	800f2f0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fc06:	230f      	movs	r3, #15
 800fc08:	18fb      	adds	r3, r7, r3
 800fc0a:	687a      	ldr	r2, [r7, #4]
 800fc0c:	2145      	movs	r1, #69	@ 0x45
 800fc0e:	5c52      	ldrb	r2, [r2, r1]
 800fc10:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fc12:	e013      	b.n	800fc3c <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d016      	beq.n	800fc4a <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	3324      	adds	r3, #36	@ 0x24
 800fc20:	0018      	movs	r0, r3
 800fc22:	f000 fe1d 	bl	8010860 <xTaskRemoveFromEventList>
 800fc26:	1e03      	subs	r3, r0, #0
 800fc28:	d001      	beq.n	800fc2e <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fc2a:	f000 fedd 	bl	80109e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fc2e:	210f      	movs	r1, #15
 800fc30:	187b      	adds	r3, r7, r1
 800fc32:	781b      	ldrb	r3, [r3, #0]
 800fc34:	3b01      	subs	r3, #1
 800fc36:	b2da      	uxtb	r2, r3
 800fc38:	187b      	adds	r3, r7, r1
 800fc3a:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fc3c:	230f      	movs	r3, #15
 800fc3e:	18fb      	adds	r3, r7, r3
 800fc40:	781b      	ldrb	r3, [r3, #0]
 800fc42:	b25b      	sxtb	r3, r3
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	dce5      	bgt.n	800fc14 <prvUnlockQueue+0x1a>
 800fc48:	e000      	b.n	800fc4c <prvUnlockQueue+0x52>
					break;
 800fc4a:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	2245      	movs	r2, #69	@ 0x45
 800fc50:	21ff      	movs	r1, #255	@ 0xff
 800fc52:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800fc54:	f7ff fb5e 	bl	800f314 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fc58:	f7ff fb4a 	bl	800f2f0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fc5c:	230e      	movs	r3, #14
 800fc5e:	18fb      	adds	r3, r7, r3
 800fc60:	687a      	ldr	r2, [r7, #4]
 800fc62:	2144      	movs	r1, #68	@ 0x44
 800fc64:	5c52      	ldrb	r2, [r2, r1]
 800fc66:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fc68:	e013      	b.n	800fc92 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	691b      	ldr	r3, [r3, #16]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d016      	beq.n	800fca0 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	3310      	adds	r3, #16
 800fc76:	0018      	movs	r0, r3
 800fc78:	f000 fdf2 	bl	8010860 <xTaskRemoveFromEventList>
 800fc7c:	1e03      	subs	r3, r0, #0
 800fc7e:	d001      	beq.n	800fc84 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800fc80:	f000 feb2 	bl	80109e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fc84:	210e      	movs	r1, #14
 800fc86:	187b      	adds	r3, r7, r1
 800fc88:	781b      	ldrb	r3, [r3, #0]
 800fc8a:	3b01      	subs	r3, #1
 800fc8c:	b2da      	uxtb	r2, r3
 800fc8e:	187b      	adds	r3, r7, r1
 800fc90:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fc92:	230e      	movs	r3, #14
 800fc94:	18fb      	adds	r3, r7, r3
 800fc96:	781b      	ldrb	r3, [r3, #0]
 800fc98:	b25b      	sxtb	r3, r3
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	dce5      	bgt.n	800fc6a <prvUnlockQueue+0x70>
 800fc9e:	e000      	b.n	800fca2 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800fca0:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	2244      	movs	r2, #68	@ 0x44
 800fca6:	21ff      	movs	r1, #255	@ 0xff
 800fca8:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800fcaa:	f7ff fb33 	bl	800f314 <vPortExitCritical>
}
 800fcae:	46c0      	nop			@ (mov r8, r8)
 800fcb0:	46bd      	mov	sp, r7
 800fcb2:	b004      	add	sp, #16
 800fcb4:	bd80      	pop	{r7, pc}

0800fcb6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fcb6:	b580      	push	{r7, lr}
 800fcb8:	b084      	sub	sp, #16
 800fcba:	af00      	add	r7, sp, #0
 800fcbc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fcbe:	f7ff fb17 	bl	800f2f0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d102      	bne.n	800fcd0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fcca:	2301      	movs	r3, #1
 800fccc:	60fb      	str	r3, [r7, #12]
 800fcce:	e001      	b.n	800fcd4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fcd4:	f7ff fb1e 	bl	800f314 <vPortExitCritical>

	return xReturn;
 800fcd8:	68fb      	ldr	r3, [r7, #12]
}
 800fcda:	0018      	movs	r0, r3
 800fcdc:	46bd      	mov	sp, r7
 800fcde:	b004      	add	sp, #16
 800fce0:	bd80      	pop	{r7, pc}

0800fce2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fce2:	b580      	push	{r7, lr}
 800fce4:	b084      	sub	sp, #16
 800fce6:	af00      	add	r7, sp, #0
 800fce8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fcea:	f7ff fb01 	bl	800f2f0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fcf6:	429a      	cmp	r2, r3
 800fcf8:	d102      	bne.n	800fd00 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fcfa:	2301      	movs	r3, #1
 800fcfc:	60fb      	str	r3, [r7, #12]
 800fcfe:	e001      	b.n	800fd04 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fd00:	2300      	movs	r3, #0
 800fd02:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fd04:	f7ff fb06 	bl	800f314 <vPortExitCritical>

	return xReturn;
 800fd08:	68fb      	ldr	r3, [r7, #12]
}
 800fd0a:	0018      	movs	r0, r3
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	b004      	add	sp, #16
 800fd10:	bd80      	pop	{r7, pc}
	...

0800fd14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b084      	sub	sp, #16
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
 800fd1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fd1e:	2300      	movs	r3, #0
 800fd20:	60fb      	str	r3, [r7, #12]
 800fd22:	e015      	b.n	800fd50 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fd24:	4b0e      	ldr	r3, [pc, #56]	@ (800fd60 <vQueueAddToRegistry+0x4c>)
 800fd26:	68fa      	ldr	r2, [r7, #12]
 800fd28:	00d2      	lsls	r2, r2, #3
 800fd2a:	58d3      	ldr	r3, [r2, r3]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d10c      	bne.n	800fd4a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fd30:	4b0b      	ldr	r3, [pc, #44]	@ (800fd60 <vQueueAddToRegistry+0x4c>)
 800fd32:	68fa      	ldr	r2, [r7, #12]
 800fd34:	00d2      	lsls	r2, r2, #3
 800fd36:	6839      	ldr	r1, [r7, #0]
 800fd38:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fd3a:	4a09      	ldr	r2, [pc, #36]	@ (800fd60 <vQueueAddToRegistry+0x4c>)
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	00db      	lsls	r3, r3, #3
 800fd40:	18d3      	adds	r3, r2, r3
 800fd42:	3304      	adds	r3, #4
 800fd44:	687a      	ldr	r2, [r7, #4]
 800fd46:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fd48:	e006      	b.n	800fd58 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	3301      	adds	r3, #1
 800fd4e:	60fb      	str	r3, [r7, #12]
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	2b07      	cmp	r3, #7
 800fd54:	d9e6      	bls.n	800fd24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fd56:	46c0      	nop			@ (mov r8, r8)
 800fd58:	46c0      	nop			@ (mov r8, r8)
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	b004      	add	sp, #16
 800fd5e:	bd80      	pop	{r7, pc}
 800fd60:	20004b5c 	.word	0x20004b5c

0800fd64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fd64:	b580      	push	{r7, lr}
 800fd66:	b086      	sub	sp, #24
 800fd68:	af00      	add	r7, sp, #0
 800fd6a:	60f8      	str	r0, [r7, #12]
 800fd6c:	60b9      	str	r1, [r7, #8]
 800fd6e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fd74:	f7ff fabc 	bl	800f2f0 <vPortEnterCritical>
 800fd78:	697b      	ldr	r3, [r7, #20]
 800fd7a:	2244      	movs	r2, #68	@ 0x44
 800fd7c:	5c9b      	ldrb	r3, [r3, r2]
 800fd7e:	b25b      	sxtb	r3, r3
 800fd80:	3301      	adds	r3, #1
 800fd82:	d103      	bne.n	800fd8c <vQueueWaitForMessageRestricted+0x28>
 800fd84:	697b      	ldr	r3, [r7, #20]
 800fd86:	2244      	movs	r2, #68	@ 0x44
 800fd88:	2100      	movs	r1, #0
 800fd8a:	5499      	strb	r1, [r3, r2]
 800fd8c:	697b      	ldr	r3, [r7, #20]
 800fd8e:	2245      	movs	r2, #69	@ 0x45
 800fd90:	5c9b      	ldrb	r3, [r3, r2]
 800fd92:	b25b      	sxtb	r3, r3
 800fd94:	3301      	adds	r3, #1
 800fd96:	d103      	bne.n	800fda0 <vQueueWaitForMessageRestricted+0x3c>
 800fd98:	697b      	ldr	r3, [r7, #20]
 800fd9a:	2245      	movs	r2, #69	@ 0x45
 800fd9c:	2100      	movs	r1, #0
 800fd9e:	5499      	strb	r1, [r3, r2]
 800fda0:	f7ff fab8 	bl	800f314 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fda4:	697b      	ldr	r3, [r7, #20]
 800fda6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d106      	bne.n	800fdba <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fdac:	697b      	ldr	r3, [r7, #20]
 800fdae:	3324      	adds	r3, #36	@ 0x24
 800fdb0:	687a      	ldr	r2, [r7, #4]
 800fdb2:	68b9      	ldr	r1, [r7, #8]
 800fdb4:	0018      	movs	r0, r3
 800fdb6:	f000 fd2b 	bl	8010810 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fdba:	697b      	ldr	r3, [r7, #20]
 800fdbc:	0018      	movs	r0, r3
 800fdbe:	f7ff ff1c 	bl	800fbfa <prvUnlockQueue>
	}
 800fdc2:	46c0      	nop			@ (mov r8, r8)
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	b006      	add	sp, #24
 800fdc8:	bd80      	pop	{r7, pc}

0800fdca <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fdca:	b590      	push	{r4, r7, lr}
 800fdcc:	b08d      	sub	sp, #52	@ 0x34
 800fdce:	af04      	add	r7, sp, #16
 800fdd0:	60f8      	str	r0, [r7, #12]
 800fdd2:	60b9      	str	r1, [r7, #8]
 800fdd4:	607a      	str	r2, [r7, #4]
 800fdd6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fdd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d102      	bne.n	800fde4 <xTaskCreateStatic+0x1a>
 800fdde:	b672      	cpsid	i
 800fde0:	46c0      	nop			@ (mov r8, r8)
 800fde2:	e7fd      	b.n	800fde0 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800fde4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d102      	bne.n	800fdf0 <xTaskCreateStatic+0x26>
 800fdea:	b672      	cpsid	i
 800fdec:	46c0      	nop			@ (mov r8, r8)
 800fdee:	e7fd      	b.n	800fdec <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fdf0:	235c      	movs	r3, #92	@ 0x5c
 800fdf2:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fdf4:	697b      	ldr	r3, [r7, #20]
 800fdf6:	2b5c      	cmp	r3, #92	@ 0x5c
 800fdf8:	d002      	beq.n	800fe00 <xTaskCreateStatic+0x36>
 800fdfa:	b672      	cpsid	i
 800fdfc:	46c0      	nop			@ (mov r8, r8)
 800fdfe:	e7fd      	b.n	800fdfc <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fe00:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fe02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d020      	beq.n	800fe4a <xTaskCreateStatic+0x80>
 800fe08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d01d      	beq.n	800fe4a <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fe0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe10:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fe12:	69fb      	ldr	r3, [r7, #28]
 800fe14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fe16:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fe18:	69fb      	ldr	r3, [r7, #28]
 800fe1a:	2259      	movs	r2, #89	@ 0x59
 800fe1c:	2102      	movs	r1, #2
 800fe1e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fe20:	683c      	ldr	r4, [r7, #0]
 800fe22:	687a      	ldr	r2, [r7, #4]
 800fe24:	68b9      	ldr	r1, [r7, #8]
 800fe26:	68f8      	ldr	r0, [r7, #12]
 800fe28:	2300      	movs	r3, #0
 800fe2a:	9303      	str	r3, [sp, #12]
 800fe2c:	69fb      	ldr	r3, [r7, #28]
 800fe2e:	9302      	str	r3, [sp, #8]
 800fe30:	2318      	movs	r3, #24
 800fe32:	18fb      	adds	r3, r7, r3
 800fe34:	9301      	str	r3, [sp, #4]
 800fe36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe38:	9300      	str	r3, [sp, #0]
 800fe3a:	0023      	movs	r3, r4
 800fe3c:	f000 f858 	bl	800fef0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fe40:	69fb      	ldr	r3, [r7, #28]
 800fe42:	0018      	movs	r0, r3
 800fe44:	f000 f8de 	bl	8010004 <prvAddNewTaskToReadyList>
 800fe48:	e001      	b.n	800fe4e <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fe4e:	69bb      	ldr	r3, [r7, #24]
	}
 800fe50:	0018      	movs	r0, r3
 800fe52:	46bd      	mov	sp, r7
 800fe54:	b009      	add	sp, #36	@ 0x24
 800fe56:	bd90      	pop	{r4, r7, pc}

0800fe58 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fe58:	b590      	push	{r4, r7, lr}
 800fe5a:	b08d      	sub	sp, #52	@ 0x34
 800fe5c:	af04      	add	r7, sp, #16
 800fe5e:	60f8      	str	r0, [r7, #12]
 800fe60:	60b9      	str	r1, [r7, #8]
 800fe62:	603b      	str	r3, [r7, #0]
 800fe64:	1dbb      	adds	r3, r7, #6
 800fe66:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fe68:	1dbb      	adds	r3, r7, #6
 800fe6a:	881b      	ldrh	r3, [r3, #0]
 800fe6c:	009b      	lsls	r3, r3, #2
 800fe6e:	0018      	movs	r0, r3
 800fe70:	f7fe ff42 	bl	800ecf8 <pvPortMalloc>
 800fe74:	0003      	movs	r3, r0
 800fe76:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800fe78:	697b      	ldr	r3, [r7, #20]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d010      	beq.n	800fea0 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fe7e:	205c      	movs	r0, #92	@ 0x5c
 800fe80:	f7fe ff3a 	bl	800ecf8 <pvPortMalloc>
 800fe84:	0003      	movs	r3, r0
 800fe86:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800fe88:	69fb      	ldr	r3, [r7, #28]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d003      	beq.n	800fe96 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fe8e:	69fb      	ldr	r3, [r7, #28]
 800fe90:	697a      	ldr	r2, [r7, #20]
 800fe92:	631a      	str	r2, [r3, #48]	@ 0x30
 800fe94:	e006      	b.n	800fea4 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fe96:	697b      	ldr	r3, [r7, #20]
 800fe98:	0018      	movs	r0, r3
 800fe9a:	f7fe ffdd 	bl	800ee58 <vPortFree>
 800fe9e:	e001      	b.n	800fea4 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fea0:	2300      	movs	r3, #0
 800fea2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fea4:	69fb      	ldr	r3, [r7, #28]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d01a      	beq.n	800fee0 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800feaa:	69fb      	ldr	r3, [r7, #28]
 800feac:	2259      	movs	r2, #89	@ 0x59
 800feae:	2100      	movs	r1, #0
 800feb0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800feb2:	1dbb      	adds	r3, r7, #6
 800feb4:	881a      	ldrh	r2, [r3, #0]
 800feb6:	683c      	ldr	r4, [r7, #0]
 800feb8:	68b9      	ldr	r1, [r7, #8]
 800feba:	68f8      	ldr	r0, [r7, #12]
 800febc:	2300      	movs	r3, #0
 800febe:	9303      	str	r3, [sp, #12]
 800fec0:	69fb      	ldr	r3, [r7, #28]
 800fec2:	9302      	str	r3, [sp, #8]
 800fec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fec6:	9301      	str	r3, [sp, #4]
 800fec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feca:	9300      	str	r3, [sp, #0]
 800fecc:	0023      	movs	r3, r4
 800fece:	f000 f80f 	bl	800fef0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fed2:	69fb      	ldr	r3, [r7, #28]
 800fed4:	0018      	movs	r0, r3
 800fed6:	f000 f895 	bl	8010004 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800feda:	2301      	movs	r3, #1
 800fedc:	61bb      	str	r3, [r7, #24]
 800fede:	e002      	b.n	800fee6 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fee0:	2301      	movs	r3, #1
 800fee2:	425b      	negs	r3, r3
 800fee4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fee6:	69bb      	ldr	r3, [r7, #24]
	}
 800fee8:	0018      	movs	r0, r3
 800feea:	46bd      	mov	sp, r7
 800feec:	b009      	add	sp, #36	@ 0x24
 800feee:	bd90      	pop	{r4, r7, pc}

0800fef0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b086      	sub	sp, #24
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	60f8      	str	r0, [r7, #12]
 800fef8:	60b9      	str	r1, [r7, #8]
 800fefa:	607a      	str	r2, [r7, #4]
 800fefc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fefe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff00:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	009b      	lsls	r3, r3, #2
 800ff06:	001a      	movs	r2, r3
 800ff08:	21a5      	movs	r1, #165	@ 0xa5
 800ff0a:	f005 f95f 	bl	80151cc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ff0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	493a      	ldr	r1, [pc, #232]	@ (8010000 <prvInitialiseNewTask+0x110>)
 800ff16:	468c      	mov	ip, r1
 800ff18:	4463      	add	r3, ip
 800ff1a:	009b      	lsls	r3, r3, #2
 800ff1c:	18d3      	adds	r3, r2, r3
 800ff1e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ff20:	693b      	ldr	r3, [r7, #16]
 800ff22:	2207      	movs	r2, #7
 800ff24:	4393      	bics	r3, r2
 800ff26:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ff28:	693b      	ldr	r3, [r7, #16]
 800ff2a:	2207      	movs	r2, #7
 800ff2c:	4013      	ands	r3, r2
 800ff2e:	d002      	beq.n	800ff36 <prvInitialiseNewTask+0x46>
 800ff30:	b672      	cpsid	i
 800ff32:	46c0      	nop			@ (mov r8, r8)
 800ff34:	e7fd      	b.n	800ff32 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ff36:	68bb      	ldr	r3, [r7, #8]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d020      	beq.n	800ff7e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ff3c:	2300      	movs	r3, #0
 800ff3e:	617b      	str	r3, [r7, #20]
 800ff40:	e013      	b.n	800ff6a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ff42:	68ba      	ldr	r2, [r7, #8]
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	18d3      	adds	r3, r2, r3
 800ff48:	7818      	ldrb	r0, [r3, #0]
 800ff4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff4c:	2134      	movs	r1, #52	@ 0x34
 800ff4e:	697b      	ldr	r3, [r7, #20]
 800ff50:	18d3      	adds	r3, r2, r3
 800ff52:	185b      	adds	r3, r3, r1
 800ff54:	1c02      	adds	r2, r0, #0
 800ff56:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ff58:	68ba      	ldr	r2, [r7, #8]
 800ff5a:	697b      	ldr	r3, [r7, #20]
 800ff5c:	18d3      	adds	r3, r2, r3
 800ff5e:	781b      	ldrb	r3, [r3, #0]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d006      	beq.n	800ff72 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ff64:	697b      	ldr	r3, [r7, #20]
 800ff66:	3301      	adds	r3, #1
 800ff68:	617b      	str	r3, [r7, #20]
 800ff6a:	697b      	ldr	r3, [r7, #20]
 800ff6c:	2b0f      	cmp	r3, #15
 800ff6e:	d9e8      	bls.n	800ff42 <prvInitialiseNewTask+0x52>
 800ff70:	e000      	b.n	800ff74 <prvInitialiseNewTask+0x84>
			{
				break;
 800ff72:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ff74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff76:	2243      	movs	r2, #67	@ 0x43
 800ff78:	2100      	movs	r1, #0
 800ff7a:	5499      	strb	r1, [r3, r2]
 800ff7c:	e003      	b.n	800ff86 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ff7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff80:	2234      	movs	r2, #52	@ 0x34
 800ff82:	2100      	movs	r1, #0
 800ff84:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ff86:	6a3b      	ldr	r3, [r7, #32]
 800ff88:	2b37      	cmp	r3, #55	@ 0x37
 800ff8a:	d901      	bls.n	800ff90 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ff8c:	2337      	movs	r3, #55	@ 0x37
 800ff8e:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ff90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff92:	6a3a      	ldr	r2, [r7, #32]
 800ff94:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ff96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff98:	6a3a      	ldr	r2, [r7, #32]
 800ff9a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ff9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ffa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffa4:	3304      	adds	r3, #4
 800ffa6:	0018      	movs	r0, r3
 800ffa8:	f7ff f87c 	bl	800f0a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ffac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffae:	3318      	adds	r3, #24
 800ffb0:	0018      	movs	r0, r3
 800ffb2:	f7ff f877 	bl	800f0a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ffb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ffbc:	6a3b      	ldr	r3, [r7, #32]
 800ffbe:	2238      	movs	r2, #56	@ 0x38
 800ffc0:	1ad2      	subs	r2, r2, r3
 800ffc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffc4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ffc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffca:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ffcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffce:	2200      	movs	r2, #0
 800ffd0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ffd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffd4:	2258      	movs	r2, #88	@ 0x58
 800ffd6:	2100      	movs	r1, #0
 800ffd8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ffda:	683a      	ldr	r2, [r7, #0]
 800ffdc:	68f9      	ldr	r1, [r7, #12]
 800ffde:	693b      	ldr	r3, [r7, #16]
 800ffe0:	0018      	movs	r0, r3
 800ffe2:	f7ff f8eb 	bl	800f1bc <pxPortInitialiseStack>
 800ffe6:	0002      	movs	r2, r0
 800ffe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffea:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ffec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d002      	beq.n	800fff8 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fff4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fff6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fff8:	46c0      	nop			@ (mov r8, r8)
 800fffa:	46bd      	mov	sp, r7
 800fffc:	b006      	add	sp, #24
 800fffe:	bd80      	pop	{r7, pc}
 8010000:	3fffffff 	.word	0x3fffffff

08010004 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010004:	b580      	push	{r7, lr}
 8010006:	b082      	sub	sp, #8
 8010008:	af00      	add	r7, sp, #0
 801000a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801000c:	f7ff f970 	bl	800f2f0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010010:	4b2a      	ldr	r3, [pc, #168]	@ (80100bc <prvAddNewTaskToReadyList+0xb8>)
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	1c5a      	adds	r2, r3, #1
 8010016:	4b29      	ldr	r3, [pc, #164]	@ (80100bc <prvAddNewTaskToReadyList+0xb8>)
 8010018:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 801001a:	4b29      	ldr	r3, [pc, #164]	@ (80100c0 <prvAddNewTaskToReadyList+0xbc>)
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d109      	bne.n	8010036 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010022:	4b27      	ldr	r3, [pc, #156]	@ (80100c0 <prvAddNewTaskToReadyList+0xbc>)
 8010024:	687a      	ldr	r2, [r7, #4]
 8010026:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010028:	4b24      	ldr	r3, [pc, #144]	@ (80100bc <prvAddNewTaskToReadyList+0xb8>)
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	2b01      	cmp	r3, #1
 801002e:	d110      	bne.n	8010052 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010030:	f000 fcf4 	bl	8010a1c <prvInitialiseTaskLists>
 8010034:	e00d      	b.n	8010052 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010036:	4b23      	ldr	r3, [pc, #140]	@ (80100c4 <prvAddNewTaskToReadyList+0xc0>)
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	2b00      	cmp	r3, #0
 801003c:	d109      	bne.n	8010052 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801003e:	4b20      	ldr	r3, [pc, #128]	@ (80100c0 <prvAddNewTaskToReadyList+0xbc>)
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010048:	429a      	cmp	r2, r3
 801004a:	d802      	bhi.n	8010052 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801004c:	4b1c      	ldr	r3, [pc, #112]	@ (80100c0 <prvAddNewTaskToReadyList+0xbc>)
 801004e:	687a      	ldr	r2, [r7, #4]
 8010050:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010052:	4b1d      	ldr	r3, [pc, #116]	@ (80100c8 <prvAddNewTaskToReadyList+0xc4>)
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	1c5a      	adds	r2, r3, #1
 8010058:	4b1b      	ldr	r3, [pc, #108]	@ (80100c8 <prvAddNewTaskToReadyList+0xc4>)
 801005a:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 801005c:	4b1a      	ldr	r3, [pc, #104]	@ (80100c8 <prvAddNewTaskToReadyList+0xc4>)
 801005e:	681a      	ldr	r2, [r3, #0]
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010068:	4b18      	ldr	r3, [pc, #96]	@ (80100cc <prvAddNewTaskToReadyList+0xc8>)
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	429a      	cmp	r2, r3
 801006e:	d903      	bls.n	8010078 <prvAddNewTaskToReadyList+0x74>
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010074:	4b15      	ldr	r3, [pc, #84]	@ (80100cc <prvAddNewTaskToReadyList+0xc8>)
 8010076:	601a      	str	r2, [r3, #0]
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801007c:	0013      	movs	r3, r2
 801007e:	009b      	lsls	r3, r3, #2
 8010080:	189b      	adds	r3, r3, r2
 8010082:	009b      	lsls	r3, r3, #2
 8010084:	4a12      	ldr	r2, [pc, #72]	@ (80100d0 <prvAddNewTaskToReadyList+0xcc>)
 8010086:	189a      	adds	r2, r3, r2
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	3304      	adds	r3, #4
 801008c:	0019      	movs	r1, r3
 801008e:	0010      	movs	r0, r2
 8010090:	f7ff f813 	bl	800f0ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010094:	f7ff f93e 	bl	800f314 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010098:	4b0a      	ldr	r3, [pc, #40]	@ (80100c4 <prvAddNewTaskToReadyList+0xc0>)
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d008      	beq.n	80100b2 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80100a0:	4b07      	ldr	r3, [pc, #28]	@ (80100c0 <prvAddNewTaskToReadyList+0xbc>)
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100aa:	429a      	cmp	r2, r3
 80100ac:	d201      	bcs.n	80100b2 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80100ae:	f7ff f90f 	bl	800f2d0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80100b2:	46c0      	nop			@ (mov r8, r8)
 80100b4:	46bd      	mov	sp, r7
 80100b6:	b002      	add	sp, #8
 80100b8:	bd80      	pop	{r7, pc}
 80100ba:	46c0      	nop			@ (mov r8, r8)
 80100bc:	20005070 	.word	0x20005070
 80100c0:	20004b9c 	.word	0x20004b9c
 80100c4:	2000507c 	.word	0x2000507c
 80100c8:	2000508c 	.word	0x2000508c
 80100cc:	20005078 	.word	0x20005078
 80100d0:	20004ba0 	.word	0x20004ba0

080100d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80100d4:	b580      	push	{r7, lr}
 80100d6:	b084      	sub	sp, #16
 80100d8:	af00      	add	r7, sp, #0
 80100da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80100dc:	2300      	movs	r3, #0
 80100de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d011      	beq.n	801010a <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80100e6:	4b0d      	ldr	r3, [pc, #52]	@ (801011c <vTaskDelay+0x48>)
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d002      	beq.n	80100f4 <vTaskDelay+0x20>
 80100ee:	b672      	cpsid	i
 80100f0:	46c0      	nop			@ (mov r8, r8)
 80100f2:	e7fd      	b.n	80100f0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80100f4:	f000 f9b4 	bl	8010460 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	2100      	movs	r1, #0
 80100fc:	0018      	movs	r0, r3
 80100fe:	f000 ff6d 	bl	8010fdc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010102:	f000 f9b9 	bl	8010478 <xTaskResumeAll>
 8010106:	0003      	movs	r3, r0
 8010108:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	2b00      	cmp	r3, #0
 801010e:	d101      	bne.n	8010114 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8010110:	f7ff f8de 	bl	800f2d0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010114:	46c0      	nop			@ (mov r8, r8)
 8010116:	46bd      	mov	sp, r7
 8010118:	b004      	add	sp, #16
 801011a:	bd80      	pop	{r7, pc}
 801011c:	20005098 	.word	0x20005098

08010120 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8010120:	b580      	push	{r7, lr}
 8010122:	b088      	sub	sp, #32
 8010124:	af00      	add	r7, sp, #0
 8010126:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 801012c:	69bb      	ldr	r3, [r7, #24]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d102      	bne.n	8010138 <eTaskGetState+0x18>
 8010132:	b672      	cpsid	i
 8010134:	46c0      	nop			@ (mov r8, r8)
 8010136:	e7fd      	b.n	8010134 <eTaskGetState+0x14>

		if( pxTCB == pxCurrentTCB )
 8010138:	4b2b      	ldr	r3, [pc, #172]	@ (80101e8 <eTaskGetState+0xc8>)
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	69ba      	ldr	r2, [r7, #24]
 801013e:	429a      	cmp	r2, r3
 8010140:	d104      	bne.n	801014c <eTaskGetState+0x2c>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8010142:	231f      	movs	r3, #31
 8010144:	18fb      	adds	r3, r7, r3
 8010146:	2200      	movs	r2, #0
 8010148:	701a      	strb	r2, [r3, #0]
 801014a:	e046      	b.n	80101da <eTaskGetState+0xba>
		}
		else
		{
			taskENTER_CRITICAL();
 801014c:	f7ff f8d0 	bl	800f2f0 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8010150:	69bb      	ldr	r3, [r7, #24]
 8010152:	695b      	ldr	r3, [r3, #20]
 8010154:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8010156:	4b25      	ldr	r3, [pc, #148]	@ (80101ec <eTaskGetState+0xcc>)
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 801015c:	4b24      	ldr	r3, [pc, #144]	@ (80101f0 <eTaskGetState+0xd0>)
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8010162:	f7ff f8d7 	bl	800f314 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8010166:	697a      	ldr	r2, [r7, #20]
 8010168:	693b      	ldr	r3, [r7, #16]
 801016a:	429a      	cmp	r2, r3
 801016c:	d003      	beq.n	8010176 <eTaskGetState+0x56>
 801016e:	697a      	ldr	r2, [r7, #20]
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	429a      	cmp	r2, r3
 8010174:	d104      	bne.n	8010180 <eTaskGetState+0x60>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8010176:	231f      	movs	r3, #31
 8010178:	18fb      	adds	r3, r7, r3
 801017a:	2202      	movs	r2, #2
 801017c:	701a      	strb	r2, [r3, #0]
 801017e:	e02c      	b.n	80101da <eTaskGetState+0xba>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8010180:	697a      	ldr	r2, [r7, #20]
 8010182:	4b1c      	ldr	r3, [pc, #112]	@ (80101f4 <eTaskGetState+0xd4>)
 8010184:	429a      	cmp	r2, r3
 8010186:	d118      	bne.n	80101ba <eTaskGetState+0x9a>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8010188:	69bb      	ldr	r3, [r7, #24]
 801018a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801018c:	2b00      	cmp	r3, #0
 801018e:	d10f      	bne.n	80101b0 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8010190:	69bb      	ldr	r3, [r7, #24]
 8010192:	2258      	movs	r2, #88	@ 0x58
 8010194:	5c9b      	ldrb	r3, [r3, r2]
 8010196:	b2db      	uxtb	r3, r3
 8010198:	2b01      	cmp	r3, #1
 801019a:	d104      	bne.n	80101a6 <eTaskGetState+0x86>
							{
								eReturn = eBlocked;
 801019c:	231f      	movs	r3, #31
 801019e:	18fb      	adds	r3, r7, r3
 80101a0:	2202      	movs	r2, #2
 80101a2:	701a      	strb	r2, [r3, #0]
 80101a4:	e019      	b.n	80101da <eTaskGetState+0xba>
							}
							else
							{
								eReturn = eSuspended;
 80101a6:	231f      	movs	r3, #31
 80101a8:	18fb      	adds	r3, r7, r3
 80101aa:	2203      	movs	r2, #3
 80101ac:	701a      	strb	r2, [r3, #0]
 80101ae:	e014      	b.n	80101da <eTaskGetState+0xba>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 80101b0:	231f      	movs	r3, #31
 80101b2:	18fb      	adds	r3, r7, r3
 80101b4:	2202      	movs	r2, #2
 80101b6:	701a      	strb	r2, [r3, #0]
 80101b8:	e00f      	b.n	80101da <eTaskGetState+0xba>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 80101ba:	697a      	ldr	r2, [r7, #20]
 80101bc:	4b0e      	ldr	r3, [pc, #56]	@ (80101f8 <eTaskGetState+0xd8>)
 80101be:	429a      	cmp	r2, r3
 80101c0:	d002      	beq.n	80101c8 <eTaskGetState+0xa8>
 80101c2:	697b      	ldr	r3, [r7, #20]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d104      	bne.n	80101d2 <eTaskGetState+0xb2>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 80101c8:	231f      	movs	r3, #31
 80101ca:	18fb      	adds	r3, r7, r3
 80101cc:	2204      	movs	r2, #4
 80101ce:	701a      	strb	r2, [r3, #0]
 80101d0:	e003      	b.n	80101da <eTaskGetState+0xba>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 80101d2:	231f      	movs	r3, #31
 80101d4:	18fb      	adds	r3, r7, r3
 80101d6:	2201      	movs	r2, #1
 80101d8:	701a      	strb	r2, [r3, #0]
			}
		}

		return eReturn;
 80101da:	231f      	movs	r3, #31
 80101dc:	18fb      	adds	r3, r7, r3
 80101de:	781b      	ldrb	r3, [r3, #0]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80101e0:	0018      	movs	r0, r3
 80101e2:	46bd      	mov	sp, r7
 80101e4:	b008      	add	sp, #32
 80101e6:	bd80      	pop	{r7, pc}
 80101e8:	20004b9c 	.word	0x20004b9c
 80101ec:	20005028 	.word	0x20005028
 80101f0:	2000502c 	.word	0x2000502c
 80101f4:	2000505c 	.word	0x2000505c
 80101f8:	20005044 	.word	0x20005044

080101fc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b084      	sub	sp, #16
 8010200:	af00      	add	r7, sp, #0
 8010202:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8010204:	f7ff f874 	bl	800f2f0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d102      	bne.n	8010214 <vTaskSuspend+0x18>
 801020e:	4b29      	ldr	r3, [pc, #164]	@ (80102b4 <vTaskSuspend+0xb8>)
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	e000      	b.n	8010216 <vTaskSuspend+0x1a>
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	3304      	adds	r3, #4
 801021c:	0018      	movs	r0, r3
 801021e:	f7fe ffa4 	bl	800f16a <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010226:	2b00      	cmp	r3, #0
 8010228:	d004      	beq.n	8010234 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	3318      	adds	r3, #24
 801022e:	0018      	movs	r0, r3
 8010230:	f7fe ff9b 	bl	800f16a <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	1d1a      	adds	r2, r3, #4
 8010238:	4b1f      	ldr	r3, [pc, #124]	@ (80102b8 <vTaskSuspend+0xbc>)
 801023a:	0011      	movs	r1, r2
 801023c:	0018      	movs	r0, r3
 801023e:	f7fe ff3c 	bl	800f0ba <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8010242:	68fb      	ldr	r3, [r7, #12]
 8010244:	2258      	movs	r2, #88	@ 0x58
 8010246:	5c9b      	ldrb	r3, [r3, r2]
 8010248:	b2db      	uxtb	r3, r3
 801024a:	2b01      	cmp	r3, #1
 801024c:	d103      	bne.n	8010256 <vTaskSuspend+0x5a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	2258      	movs	r2, #88	@ 0x58
 8010252:	2100      	movs	r1, #0
 8010254:	5499      	strb	r1, [r3, r2]
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8010256:	f7ff f85d 	bl	800f314 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 801025a:	4b18      	ldr	r3, [pc, #96]	@ (80102bc <vTaskSuspend+0xc0>)
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d005      	beq.n	801026e <vTaskSuspend+0x72>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8010262:	f7ff f845 	bl	800f2f0 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8010266:	f000 fc75 	bl	8010b54 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 801026a:	f7ff f853 	bl	800f314 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 801026e:	4b11      	ldr	r3, [pc, #68]	@ (80102b4 <vTaskSuspend+0xb8>)
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	68fa      	ldr	r2, [r7, #12]
 8010274:	429a      	cmp	r2, r3
 8010276:	d119      	bne.n	80102ac <vTaskSuspend+0xb0>
		{
			if( xSchedulerRunning != pdFALSE )
 8010278:	4b10      	ldr	r3, [pc, #64]	@ (80102bc <vTaskSuspend+0xc0>)
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d009      	beq.n	8010294 <vTaskSuspend+0x98>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8010280:	4b0f      	ldr	r3, [pc, #60]	@ (80102c0 <vTaskSuspend+0xc4>)
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	2b00      	cmp	r3, #0
 8010286:	d002      	beq.n	801028e <vTaskSuspend+0x92>
 8010288:	b672      	cpsid	i
 801028a:	46c0      	nop			@ (mov r8, r8)
 801028c:	e7fd      	b.n	801028a <vTaskSuspend+0x8e>
				portYIELD_WITHIN_API();
 801028e:	f7ff f81f 	bl	800f2d0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010292:	e00b      	b.n	80102ac <vTaskSuspend+0xb0>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8010294:	4b08      	ldr	r3, [pc, #32]	@ (80102b8 <vTaskSuspend+0xbc>)
 8010296:	681a      	ldr	r2, [r3, #0]
 8010298:	4b0a      	ldr	r3, [pc, #40]	@ (80102c4 <vTaskSuspend+0xc8>)
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	429a      	cmp	r2, r3
 801029e:	d103      	bne.n	80102a8 <vTaskSuspend+0xac>
					pxCurrentTCB = NULL;
 80102a0:	4b04      	ldr	r3, [pc, #16]	@ (80102b4 <vTaskSuspend+0xb8>)
 80102a2:	2200      	movs	r2, #0
 80102a4:	601a      	str	r2, [r3, #0]
	}
 80102a6:	e001      	b.n	80102ac <vTaskSuspend+0xb0>
					vTaskSwitchContext();
 80102a8:	f000 fa40 	bl	801072c <vTaskSwitchContext>
	}
 80102ac:	46c0      	nop			@ (mov r8, r8)
 80102ae:	46bd      	mov	sp, r7
 80102b0:	b004      	add	sp, #16
 80102b2:	bd80      	pop	{r7, pc}
 80102b4:	20004b9c 	.word	0x20004b9c
 80102b8:	2000505c 	.word	0x2000505c
 80102bc:	2000507c 	.word	0x2000507c
 80102c0:	20005098 	.word	0x20005098
 80102c4:	20005070 	.word	0x20005070

080102c8 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80102c8:	b580      	push	{r7, lr}
 80102ca:	b084      	sub	sp, #16
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80102d0:	2300      	movs	r3, #0
 80102d2:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d102      	bne.n	80102e4 <prvTaskIsTaskSuspended+0x1c>
 80102de:	b672      	cpsid	i
 80102e0:	46c0      	nop			@ (mov r8, r8)
 80102e2:	e7fd      	b.n	80102e0 <prvTaskIsTaskSuspended+0x18>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80102e4:	68bb      	ldr	r3, [r7, #8]
 80102e6:	695a      	ldr	r2, [r3, #20]
 80102e8:	4b09      	ldr	r3, [pc, #36]	@ (8010310 <prvTaskIsTaskSuspended+0x48>)
 80102ea:	429a      	cmp	r2, r3
 80102ec:	d10a      	bne.n	8010304 <prvTaskIsTaskSuspended+0x3c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80102ee:	68bb      	ldr	r3, [r7, #8]
 80102f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80102f2:	4b08      	ldr	r3, [pc, #32]	@ (8010314 <prvTaskIsTaskSuspended+0x4c>)
 80102f4:	429a      	cmp	r2, r3
 80102f6:	d005      	beq.n	8010304 <prvTaskIsTaskSuspended+0x3c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80102f8:	68bb      	ldr	r3, [r7, #8]
 80102fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d101      	bne.n	8010304 <prvTaskIsTaskSuspended+0x3c>
				{
					xReturn = pdTRUE;
 8010300:	2301      	movs	r3, #1
 8010302:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010304:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8010306:	0018      	movs	r0, r3
 8010308:	46bd      	mov	sp, r7
 801030a:	b004      	add	sp, #16
 801030c:	bd80      	pop	{r7, pc}
 801030e:	46c0      	nop			@ (mov r8, r8)
 8010310:	2000505c 	.word	0x2000505c
 8010314:	20005030 	.word	0x20005030

08010318 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8010318:	b580      	push	{r7, lr}
 801031a:	b084      	sub	sp, #16
 801031c:	af00      	add	r7, sp, #0
 801031e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	2b00      	cmp	r3, #0
 8010328:	d102      	bne.n	8010330 <vTaskResume+0x18>
 801032a:	b672      	cpsid	i
 801032c:	46c0      	nop			@ (mov r8, r8)
 801032e:	e7fd      	b.n	801032c <vTaskResume+0x14>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8010330:	4b1d      	ldr	r3, [pc, #116]	@ (80103a8 <vTaskResume+0x90>)
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	68fa      	ldr	r2, [r7, #12]
 8010336:	429a      	cmp	r2, r3
 8010338:	d032      	beq.n	80103a0 <vTaskResume+0x88>
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d02f      	beq.n	80103a0 <vTaskResume+0x88>
		{
			taskENTER_CRITICAL();
 8010340:	f7fe ffd6 	bl	800f2f0 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	0018      	movs	r0, r3
 8010348:	f7ff ffbe 	bl	80102c8 <prvTaskIsTaskSuspended>
 801034c:	1e03      	subs	r3, r0, #0
 801034e:	d025      	beq.n	801039c <vTaskResume+0x84>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	3304      	adds	r3, #4
 8010354:	0018      	movs	r0, r3
 8010356:	f7fe ff08 	bl	800f16a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801035e:	4b13      	ldr	r3, [pc, #76]	@ (80103ac <vTaskResume+0x94>)
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	429a      	cmp	r2, r3
 8010364:	d903      	bls.n	801036e <vTaskResume+0x56>
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801036a:	4b10      	ldr	r3, [pc, #64]	@ (80103ac <vTaskResume+0x94>)
 801036c:	601a      	str	r2, [r3, #0]
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010372:	0013      	movs	r3, r2
 8010374:	009b      	lsls	r3, r3, #2
 8010376:	189b      	adds	r3, r3, r2
 8010378:	009b      	lsls	r3, r3, #2
 801037a:	4a0d      	ldr	r2, [pc, #52]	@ (80103b0 <vTaskResume+0x98>)
 801037c:	189a      	adds	r2, r3, r2
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	3304      	adds	r3, #4
 8010382:	0019      	movs	r1, r3
 8010384:	0010      	movs	r0, r2
 8010386:	f7fe fe98 	bl	800f0ba <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801038e:	4b06      	ldr	r3, [pc, #24]	@ (80103a8 <vTaskResume+0x90>)
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010394:	429a      	cmp	r2, r3
 8010396:	d301      	bcc.n	801039c <vTaskResume+0x84>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8010398:	f7fe ff9a 	bl	800f2d0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 801039c:	f7fe ffba 	bl	800f314 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80103a0:	46c0      	nop			@ (mov r8, r8)
 80103a2:	46bd      	mov	sp, r7
 80103a4:	b004      	add	sp, #16
 80103a6:	bd80      	pop	{r7, pc}
 80103a8:	20004b9c 	.word	0x20004b9c
 80103ac:	20005078 	.word	0x20005078
 80103b0:	20004ba0 	.word	0x20004ba0

080103b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80103b4:	b590      	push	{r4, r7, lr}
 80103b6:	b089      	sub	sp, #36	@ 0x24
 80103b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80103ba:	2300      	movs	r3, #0
 80103bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80103be:	2300      	movs	r3, #0
 80103c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80103c2:	003a      	movs	r2, r7
 80103c4:	1d39      	adds	r1, r7, #4
 80103c6:	2308      	movs	r3, #8
 80103c8:	18fb      	adds	r3, r7, r3
 80103ca:	0018      	movs	r0, r3
 80103cc:	f7fe fc64 	bl	800ec98 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80103d0:	683c      	ldr	r4, [r7, #0]
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	68ba      	ldr	r2, [r7, #8]
 80103d6:	491c      	ldr	r1, [pc, #112]	@ (8010448 <vTaskStartScheduler+0x94>)
 80103d8:	481c      	ldr	r0, [pc, #112]	@ (801044c <vTaskStartScheduler+0x98>)
 80103da:	9202      	str	r2, [sp, #8]
 80103dc:	9301      	str	r3, [sp, #4]
 80103de:	2300      	movs	r3, #0
 80103e0:	9300      	str	r3, [sp, #0]
 80103e2:	2300      	movs	r3, #0
 80103e4:	0022      	movs	r2, r4
 80103e6:	f7ff fcf0 	bl	800fdca <xTaskCreateStatic>
 80103ea:	0002      	movs	r2, r0
 80103ec:	4b18      	ldr	r3, [pc, #96]	@ (8010450 <vTaskStartScheduler+0x9c>)
 80103ee:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80103f0:	4b17      	ldr	r3, [pc, #92]	@ (8010450 <vTaskStartScheduler+0x9c>)
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d002      	beq.n	80103fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80103f8:	2301      	movs	r3, #1
 80103fa:	60fb      	str	r3, [r7, #12]
 80103fc:	e001      	b.n	8010402 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80103fe:	2300      	movs	r3, #0
 8010400:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010402:	68fb      	ldr	r3, [r7, #12]
 8010404:	2b01      	cmp	r3, #1
 8010406:	d103      	bne.n	8010410 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8010408:	f000 fe3c 	bl	8011084 <xTimerCreateTimerTask>
 801040c:	0003      	movs	r3, r0
 801040e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	2b01      	cmp	r3, #1
 8010414:	d10d      	bne.n	8010432 <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8010416:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010418:	4b0e      	ldr	r3, [pc, #56]	@ (8010454 <vTaskStartScheduler+0xa0>)
 801041a:	2201      	movs	r2, #1
 801041c:	4252      	negs	r2, r2
 801041e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010420:	4b0d      	ldr	r3, [pc, #52]	@ (8010458 <vTaskStartScheduler+0xa4>)
 8010422:	2201      	movs	r2, #1
 8010424:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010426:	4b0d      	ldr	r3, [pc, #52]	@ (801045c <vTaskStartScheduler+0xa8>)
 8010428:	2200      	movs	r2, #0
 801042a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801042c:	f7fe ff2c 	bl	800f288 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010430:	e005      	b.n	801043e <vTaskStartScheduler+0x8a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	3301      	adds	r3, #1
 8010436:	d102      	bne.n	801043e <vTaskStartScheduler+0x8a>
 8010438:	b672      	cpsid	i
 801043a:	46c0      	nop			@ (mov r8, r8)
 801043c:	e7fd      	b.n	801043a <vTaskStartScheduler+0x86>
}
 801043e:	46c0      	nop			@ (mov r8, r8)
 8010440:	46bd      	mov	sp, r7
 8010442:	b005      	add	sp, #20
 8010444:	bd90      	pop	{r4, r7, pc}
 8010446:	46c0      	nop			@ (mov r8, r8)
 8010448:	08015350 	.word	0x08015350
 801044c:	080109fd 	.word	0x080109fd
 8010450:	20005094 	.word	0x20005094
 8010454:	20005090 	.word	0x20005090
 8010458:	2000507c 	.word	0x2000507c
 801045c:	20005074 	.word	0x20005074

08010460 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010460:	b580      	push	{r7, lr}
 8010462:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010464:	4b03      	ldr	r3, [pc, #12]	@ (8010474 <vTaskSuspendAll+0x14>)
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	1c5a      	adds	r2, r3, #1
 801046a:	4b02      	ldr	r3, [pc, #8]	@ (8010474 <vTaskSuspendAll+0x14>)
 801046c:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801046e:	46c0      	nop			@ (mov r8, r8)
 8010470:	46bd      	mov	sp, r7
 8010472:	bd80      	pop	{r7, pc}
 8010474:	20005098 	.word	0x20005098

08010478 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010478:	b580      	push	{r7, lr}
 801047a:	b084      	sub	sp, #16
 801047c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801047e:	2300      	movs	r3, #0
 8010480:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010482:	2300      	movs	r3, #0
 8010484:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010486:	4b3a      	ldr	r3, [pc, #232]	@ (8010570 <xTaskResumeAll+0xf8>)
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d102      	bne.n	8010494 <xTaskResumeAll+0x1c>
 801048e:	b672      	cpsid	i
 8010490:	46c0      	nop			@ (mov r8, r8)
 8010492:	e7fd      	b.n	8010490 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010494:	f7fe ff2c 	bl	800f2f0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010498:	4b35      	ldr	r3, [pc, #212]	@ (8010570 <xTaskResumeAll+0xf8>)
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	1e5a      	subs	r2, r3, #1
 801049e:	4b34      	ldr	r3, [pc, #208]	@ (8010570 <xTaskResumeAll+0xf8>)
 80104a0:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80104a2:	4b33      	ldr	r3, [pc, #204]	@ (8010570 <xTaskResumeAll+0xf8>)
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d15b      	bne.n	8010562 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80104aa:	4b32      	ldr	r3, [pc, #200]	@ (8010574 <xTaskResumeAll+0xfc>)
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d057      	beq.n	8010562 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80104b2:	e02f      	b.n	8010514 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80104b4:	4b30      	ldr	r3, [pc, #192]	@ (8010578 <xTaskResumeAll+0x100>)
 80104b6:	68db      	ldr	r3, [r3, #12]
 80104b8:	68db      	ldr	r3, [r3, #12]
 80104ba:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	3318      	adds	r3, #24
 80104c0:	0018      	movs	r0, r3
 80104c2:	f7fe fe52 	bl	800f16a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	3304      	adds	r3, #4
 80104ca:	0018      	movs	r0, r3
 80104cc:	f7fe fe4d 	bl	800f16a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104d4:	4b29      	ldr	r3, [pc, #164]	@ (801057c <xTaskResumeAll+0x104>)
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	429a      	cmp	r2, r3
 80104da:	d903      	bls.n	80104e4 <xTaskResumeAll+0x6c>
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104e0:	4b26      	ldr	r3, [pc, #152]	@ (801057c <xTaskResumeAll+0x104>)
 80104e2:	601a      	str	r2, [r3, #0]
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104e8:	0013      	movs	r3, r2
 80104ea:	009b      	lsls	r3, r3, #2
 80104ec:	189b      	adds	r3, r3, r2
 80104ee:	009b      	lsls	r3, r3, #2
 80104f0:	4a23      	ldr	r2, [pc, #140]	@ (8010580 <xTaskResumeAll+0x108>)
 80104f2:	189a      	adds	r2, r3, r2
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	3304      	adds	r3, #4
 80104f8:	0019      	movs	r1, r3
 80104fa:	0010      	movs	r0, r2
 80104fc:	f7fe fddd 	bl	800f0ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010504:	4b1f      	ldr	r3, [pc, #124]	@ (8010584 <xTaskResumeAll+0x10c>)
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801050a:	429a      	cmp	r2, r3
 801050c:	d302      	bcc.n	8010514 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 801050e:	4b1e      	ldr	r3, [pc, #120]	@ (8010588 <xTaskResumeAll+0x110>)
 8010510:	2201      	movs	r2, #1
 8010512:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010514:	4b18      	ldr	r3, [pc, #96]	@ (8010578 <xTaskResumeAll+0x100>)
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	2b00      	cmp	r3, #0
 801051a:	d1cb      	bne.n	80104b4 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	2b00      	cmp	r3, #0
 8010520:	d001      	beq.n	8010526 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010522:	f000 fb17 	bl	8010b54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010526:	4b19      	ldr	r3, [pc, #100]	@ (801058c <xTaskResumeAll+0x114>)
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2b00      	cmp	r3, #0
 8010530:	d00f      	beq.n	8010552 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010532:	f000 f84b 	bl	80105cc <xTaskIncrementTick>
 8010536:	1e03      	subs	r3, r0, #0
 8010538:	d002      	beq.n	8010540 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 801053a:	4b13      	ldr	r3, [pc, #76]	@ (8010588 <xTaskResumeAll+0x110>)
 801053c:	2201      	movs	r2, #1
 801053e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	3b01      	subs	r3, #1
 8010544:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	2b00      	cmp	r3, #0
 801054a:	d1f2      	bne.n	8010532 <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 801054c:	4b0f      	ldr	r3, [pc, #60]	@ (801058c <xTaskResumeAll+0x114>)
 801054e:	2200      	movs	r2, #0
 8010550:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010552:	4b0d      	ldr	r3, [pc, #52]	@ (8010588 <xTaskResumeAll+0x110>)
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d003      	beq.n	8010562 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801055a:	2301      	movs	r3, #1
 801055c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801055e:	f7fe feb7 	bl	800f2d0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010562:	f7fe fed7 	bl	800f314 <vPortExitCritical>

	return xAlreadyYielded;
 8010566:	68bb      	ldr	r3, [r7, #8]
}
 8010568:	0018      	movs	r0, r3
 801056a:	46bd      	mov	sp, r7
 801056c:	b004      	add	sp, #16
 801056e:	bd80      	pop	{r7, pc}
 8010570:	20005098 	.word	0x20005098
 8010574:	20005070 	.word	0x20005070
 8010578:	20005030 	.word	0x20005030
 801057c:	20005078 	.word	0x20005078
 8010580:	20004ba0 	.word	0x20004ba0
 8010584:	20004b9c 	.word	0x20004b9c
 8010588:	20005084 	.word	0x20005084
 801058c:	20005080 	.word	0x20005080

08010590 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b082      	sub	sp, #8
 8010594:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010596:	4b04      	ldr	r3, [pc, #16]	@ (80105a8 <xTaskGetTickCount+0x18>)
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801059c:	687b      	ldr	r3, [r7, #4]
}
 801059e:	0018      	movs	r0, r3
 80105a0:	46bd      	mov	sp, r7
 80105a2:	b002      	add	sp, #8
 80105a4:	bd80      	pop	{r7, pc}
 80105a6:	46c0      	nop			@ (mov r8, r8)
 80105a8:	20005074 	.word	0x20005074

080105ac <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b082      	sub	sp, #8
 80105b0:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80105b2:	2300      	movs	r3, #0
 80105b4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80105b6:	4b04      	ldr	r3, [pc, #16]	@ (80105c8 <xTaskGetTickCountFromISR+0x1c>)
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80105bc:	683b      	ldr	r3, [r7, #0]
}
 80105be:	0018      	movs	r0, r3
 80105c0:	46bd      	mov	sp, r7
 80105c2:	b002      	add	sp, #8
 80105c4:	bd80      	pop	{r7, pc}
 80105c6:	46c0      	nop			@ (mov r8, r8)
 80105c8:	20005074 	.word	0x20005074

080105cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80105cc:	b580      	push	{r7, lr}
 80105ce:	b086      	sub	sp, #24
 80105d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80105d2:	2300      	movs	r3, #0
 80105d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80105d6:	4b4a      	ldr	r3, [pc, #296]	@ (8010700 <xTaskIncrementTick+0x134>)
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d000      	beq.n	80105e0 <xTaskIncrementTick+0x14>
 80105de:	e085      	b.n	80106ec <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80105e0:	4b48      	ldr	r3, [pc, #288]	@ (8010704 <xTaskIncrementTick+0x138>)
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	3301      	adds	r3, #1
 80105e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80105e8:	4b46      	ldr	r3, [pc, #280]	@ (8010704 <xTaskIncrementTick+0x138>)
 80105ea:	693a      	ldr	r2, [r7, #16]
 80105ec:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80105ee:	693b      	ldr	r3, [r7, #16]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d118      	bne.n	8010626 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 80105f4:	4b44      	ldr	r3, [pc, #272]	@ (8010708 <xTaskIncrementTick+0x13c>)
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d002      	beq.n	8010604 <xTaskIncrementTick+0x38>
 80105fe:	b672      	cpsid	i
 8010600:	46c0      	nop			@ (mov r8, r8)
 8010602:	e7fd      	b.n	8010600 <xTaskIncrementTick+0x34>
 8010604:	4b40      	ldr	r3, [pc, #256]	@ (8010708 <xTaskIncrementTick+0x13c>)
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	60fb      	str	r3, [r7, #12]
 801060a:	4b40      	ldr	r3, [pc, #256]	@ (801070c <xTaskIncrementTick+0x140>)
 801060c:	681a      	ldr	r2, [r3, #0]
 801060e:	4b3e      	ldr	r3, [pc, #248]	@ (8010708 <xTaskIncrementTick+0x13c>)
 8010610:	601a      	str	r2, [r3, #0]
 8010612:	4b3e      	ldr	r3, [pc, #248]	@ (801070c <xTaskIncrementTick+0x140>)
 8010614:	68fa      	ldr	r2, [r7, #12]
 8010616:	601a      	str	r2, [r3, #0]
 8010618:	4b3d      	ldr	r3, [pc, #244]	@ (8010710 <xTaskIncrementTick+0x144>)
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	1c5a      	adds	r2, r3, #1
 801061e:	4b3c      	ldr	r3, [pc, #240]	@ (8010710 <xTaskIncrementTick+0x144>)
 8010620:	601a      	str	r2, [r3, #0]
 8010622:	f000 fa97 	bl	8010b54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010626:	4b3b      	ldr	r3, [pc, #236]	@ (8010714 <xTaskIncrementTick+0x148>)
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	693a      	ldr	r2, [r7, #16]
 801062c:	429a      	cmp	r2, r3
 801062e:	d349      	bcc.n	80106c4 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010630:	4b35      	ldr	r3, [pc, #212]	@ (8010708 <xTaskIncrementTick+0x13c>)
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	2b00      	cmp	r3, #0
 8010638:	d104      	bne.n	8010644 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801063a:	4b36      	ldr	r3, [pc, #216]	@ (8010714 <xTaskIncrementTick+0x148>)
 801063c:	2201      	movs	r2, #1
 801063e:	4252      	negs	r2, r2
 8010640:	601a      	str	r2, [r3, #0]
					break;
 8010642:	e03f      	b.n	80106c4 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010644:	4b30      	ldr	r3, [pc, #192]	@ (8010708 <xTaskIncrementTick+0x13c>)
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	68db      	ldr	r3, [r3, #12]
 801064a:	68db      	ldr	r3, [r3, #12]
 801064c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801064e:	68bb      	ldr	r3, [r7, #8]
 8010650:	685b      	ldr	r3, [r3, #4]
 8010652:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010654:	693a      	ldr	r2, [r7, #16]
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	429a      	cmp	r2, r3
 801065a:	d203      	bcs.n	8010664 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801065c:	4b2d      	ldr	r3, [pc, #180]	@ (8010714 <xTaskIncrementTick+0x148>)
 801065e:	687a      	ldr	r2, [r7, #4]
 8010660:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010662:	e02f      	b.n	80106c4 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010664:	68bb      	ldr	r3, [r7, #8]
 8010666:	3304      	adds	r3, #4
 8010668:	0018      	movs	r0, r3
 801066a:	f7fe fd7e 	bl	800f16a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801066e:	68bb      	ldr	r3, [r7, #8]
 8010670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010672:	2b00      	cmp	r3, #0
 8010674:	d004      	beq.n	8010680 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010676:	68bb      	ldr	r3, [r7, #8]
 8010678:	3318      	adds	r3, #24
 801067a:	0018      	movs	r0, r3
 801067c:	f7fe fd75 	bl	800f16a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010680:	68bb      	ldr	r3, [r7, #8]
 8010682:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010684:	4b24      	ldr	r3, [pc, #144]	@ (8010718 <xTaskIncrementTick+0x14c>)
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	429a      	cmp	r2, r3
 801068a:	d903      	bls.n	8010694 <xTaskIncrementTick+0xc8>
 801068c:	68bb      	ldr	r3, [r7, #8]
 801068e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010690:	4b21      	ldr	r3, [pc, #132]	@ (8010718 <xTaskIncrementTick+0x14c>)
 8010692:	601a      	str	r2, [r3, #0]
 8010694:	68bb      	ldr	r3, [r7, #8]
 8010696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010698:	0013      	movs	r3, r2
 801069a:	009b      	lsls	r3, r3, #2
 801069c:	189b      	adds	r3, r3, r2
 801069e:	009b      	lsls	r3, r3, #2
 80106a0:	4a1e      	ldr	r2, [pc, #120]	@ (801071c <xTaskIncrementTick+0x150>)
 80106a2:	189a      	adds	r2, r3, r2
 80106a4:	68bb      	ldr	r3, [r7, #8]
 80106a6:	3304      	adds	r3, #4
 80106a8:	0019      	movs	r1, r3
 80106aa:	0010      	movs	r0, r2
 80106ac:	f7fe fd05 	bl	800f0ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80106b0:	68bb      	ldr	r3, [r7, #8]
 80106b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106b4:	4b1a      	ldr	r3, [pc, #104]	@ (8010720 <xTaskIncrementTick+0x154>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106ba:	429a      	cmp	r2, r3
 80106bc:	d3b8      	bcc.n	8010630 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 80106be:	2301      	movs	r3, #1
 80106c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80106c2:	e7b5      	b.n	8010630 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80106c4:	4b16      	ldr	r3, [pc, #88]	@ (8010720 <xTaskIncrementTick+0x154>)
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106ca:	4914      	ldr	r1, [pc, #80]	@ (801071c <xTaskIncrementTick+0x150>)
 80106cc:	0013      	movs	r3, r2
 80106ce:	009b      	lsls	r3, r3, #2
 80106d0:	189b      	adds	r3, r3, r2
 80106d2:	009b      	lsls	r3, r3, #2
 80106d4:	585b      	ldr	r3, [r3, r1]
 80106d6:	2b01      	cmp	r3, #1
 80106d8:	d901      	bls.n	80106de <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 80106da:	2301      	movs	r3, #1
 80106dc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80106de:	4b11      	ldr	r3, [pc, #68]	@ (8010724 <xTaskIncrementTick+0x158>)
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d007      	beq.n	80106f6 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 80106e6:	2301      	movs	r3, #1
 80106e8:	617b      	str	r3, [r7, #20]
 80106ea:	e004      	b.n	80106f6 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80106ec:	4b0e      	ldr	r3, [pc, #56]	@ (8010728 <xTaskIncrementTick+0x15c>)
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	1c5a      	adds	r2, r3, #1
 80106f2:	4b0d      	ldr	r3, [pc, #52]	@ (8010728 <xTaskIncrementTick+0x15c>)
 80106f4:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80106f6:	697b      	ldr	r3, [r7, #20]
}
 80106f8:	0018      	movs	r0, r3
 80106fa:	46bd      	mov	sp, r7
 80106fc:	b006      	add	sp, #24
 80106fe:	bd80      	pop	{r7, pc}
 8010700:	20005098 	.word	0x20005098
 8010704:	20005074 	.word	0x20005074
 8010708:	20005028 	.word	0x20005028
 801070c:	2000502c 	.word	0x2000502c
 8010710:	20005088 	.word	0x20005088
 8010714:	20005090 	.word	0x20005090
 8010718:	20005078 	.word	0x20005078
 801071c:	20004ba0 	.word	0x20004ba0
 8010720:	20004b9c 	.word	0x20004b9c
 8010724:	20005084 	.word	0x20005084
 8010728:	20005080 	.word	0x20005080

0801072c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801072c:	b580      	push	{r7, lr}
 801072e:	b082      	sub	sp, #8
 8010730:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010732:	4b22      	ldr	r3, [pc, #136]	@ (80107bc <vTaskSwitchContext+0x90>)
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	2b00      	cmp	r3, #0
 8010738:	d003      	beq.n	8010742 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801073a:	4b21      	ldr	r3, [pc, #132]	@ (80107c0 <vTaskSwitchContext+0x94>)
 801073c:	2201      	movs	r2, #1
 801073e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010740:	e038      	b.n	80107b4 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 8010742:	4b1f      	ldr	r3, [pc, #124]	@ (80107c0 <vTaskSwitchContext+0x94>)
 8010744:	2200      	movs	r2, #0
 8010746:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010748:	4b1e      	ldr	r3, [pc, #120]	@ (80107c4 <vTaskSwitchContext+0x98>)
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	607b      	str	r3, [r7, #4]
 801074e:	e008      	b.n	8010762 <vTaskSwitchContext+0x36>
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d102      	bne.n	801075c <vTaskSwitchContext+0x30>
 8010756:	b672      	cpsid	i
 8010758:	46c0      	nop			@ (mov r8, r8)
 801075a:	e7fd      	b.n	8010758 <vTaskSwitchContext+0x2c>
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	3b01      	subs	r3, #1
 8010760:	607b      	str	r3, [r7, #4]
 8010762:	4919      	ldr	r1, [pc, #100]	@ (80107c8 <vTaskSwitchContext+0x9c>)
 8010764:	687a      	ldr	r2, [r7, #4]
 8010766:	0013      	movs	r3, r2
 8010768:	009b      	lsls	r3, r3, #2
 801076a:	189b      	adds	r3, r3, r2
 801076c:	009b      	lsls	r3, r3, #2
 801076e:	585b      	ldr	r3, [r3, r1]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d0ed      	beq.n	8010750 <vTaskSwitchContext+0x24>
 8010774:	687a      	ldr	r2, [r7, #4]
 8010776:	0013      	movs	r3, r2
 8010778:	009b      	lsls	r3, r3, #2
 801077a:	189b      	adds	r3, r3, r2
 801077c:	009b      	lsls	r3, r3, #2
 801077e:	4a12      	ldr	r2, [pc, #72]	@ (80107c8 <vTaskSwitchContext+0x9c>)
 8010780:	189b      	adds	r3, r3, r2
 8010782:	603b      	str	r3, [r7, #0]
 8010784:	683b      	ldr	r3, [r7, #0]
 8010786:	685b      	ldr	r3, [r3, #4]
 8010788:	685a      	ldr	r2, [r3, #4]
 801078a:	683b      	ldr	r3, [r7, #0]
 801078c:	605a      	str	r2, [r3, #4]
 801078e:	683b      	ldr	r3, [r7, #0]
 8010790:	685a      	ldr	r2, [r3, #4]
 8010792:	683b      	ldr	r3, [r7, #0]
 8010794:	3308      	adds	r3, #8
 8010796:	429a      	cmp	r2, r3
 8010798:	d104      	bne.n	80107a4 <vTaskSwitchContext+0x78>
 801079a:	683b      	ldr	r3, [r7, #0]
 801079c:	685b      	ldr	r3, [r3, #4]
 801079e:	685a      	ldr	r2, [r3, #4]
 80107a0:	683b      	ldr	r3, [r7, #0]
 80107a2:	605a      	str	r2, [r3, #4]
 80107a4:	683b      	ldr	r3, [r7, #0]
 80107a6:	685b      	ldr	r3, [r3, #4]
 80107a8:	68da      	ldr	r2, [r3, #12]
 80107aa:	4b08      	ldr	r3, [pc, #32]	@ (80107cc <vTaskSwitchContext+0xa0>)
 80107ac:	601a      	str	r2, [r3, #0]
 80107ae:	4b05      	ldr	r3, [pc, #20]	@ (80107c4 <vTaskSwitchContext+0x98>)
 80107b0:	687a      	ldr	r2, [r7, #4]
 80107b2:	601a      	str	r2, [r3, #0]
}
 80107b4:	46c0      	nop			@ (mov r8, r8)
 80107b6:	46bd      	mov	sp, r7
 80107b8:	b002      	add	sp, #8
 80107ba:	bd80      	pop	{r7, pc}
 80107bc:	20005098 	.word	0x20005098
 80107c0:	20005084 	.word	0x20005084
 80107c4:	20005078 	.word	0x20005078
 80107c8:	20004ba0 	.word	0x20004ba0
 80107cc:	20004b9c 	.word	0x20004b9c

080107d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80107d0:	b580      	push	{r7, lr}
 80107d2:	b082      	sub	sp, #8
 80107d4:	af00      	add	r7, sp, #0
 80107d6:	6078      	str	r0, [r7, #4]
 80107d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d102      	bne.n	80107e6 <vTaskPlaceOnEventList+0x16>
 80107e0:	b672      	cpsid	i
 80107e2:	46c0      	nop			@ (mov r8, r8)
 80107e4:	e7fd      	b.n	80107e2 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80107e6:	4b09      	ldr	r3, [pc, #36]	@ (801080c <vTaskPlaceOnEventList+0x3c>)
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	3318      	adds	r3, #24
 80107ec:	001a      	movs	r2, r3
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	0011      	movs	r1, r2
 80107f2:	0018      	movs	r0, r3
 80107f4:	f7fe fc83 	bl	800f0fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80107f8:	683b      	ldr	r3, [r7, #0]
 80107fa:	2101      	movs	r1, #1
 80107fc:	0018      	movs	r0, r3
 80107fe:	f000 fbed 	bl	8010fdc <prvAddCurrentTaskToDelayedList>
}
 8010802:	46c0      	nop			@ (mov r8, r8)
 8010804:	46bd      	mov	sp, r7
 8010806:	b002      	add	sp, #8
 8010808:	bd80      	pop	{r7, pc}
 801080a:	46c0      	nop			@ (mov r8, r8)
 801080c:	20004b9c 	.word	0x20004b9c

08010810 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010810:	b580      	push	{r7, lr}
 8010812:	b084      	sub	sp, #16
 8010814:	af00      	add	r7, sp, #0
 8010816:	60f8      	str	r0, [r7, #12]
 8010818:	60b9      	str	r1, [r7, #8]
 801081a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d102      	bne.n	8010828 <vTaskPlaceOnEventListRestricted+0x18>
 8010822:	b672      	cpsid	i
 8010824:	46c0      	nop			@ (mov r8, r8)
 8010826:	e7fd      	b.n	8010824 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010828:	4b0c      	ldr	r3, [pc, #48]	@ (801085c <vTaskPlaceOnEventListRestricted+0x4c>)
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	3318      	adds	r3, #24
 801082e:	001a      	movs	r2, r3
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	0011      	movs	r1, r2
 8010834:	0018      	movs	r0, r3
 8010836:	f7fe fc40 	bl	800f0ba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	2b00      	cmp	r3, #0
 801083e:	d002      	beq.n	8010846 <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 8010840:	2301      	movs	r3, #1
 8010842:	425b      	negs	r3, r3
 8010844:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010846:	687a      	ldr	r2, [r7, #4]
 8010848:	68bb      	ldr	r3, [r7, #8]
 801084a:	0011      	movs	r1, r2
 801084c:	0018      	movs	r0, r3
 801084e:	f000 fbc5 	bl	8010fdc <prvAddCurrentTaskToDelayedList>
	}
 8010852:	46c0      	nop			@ (mov r8, r8)
 8010854:	46bd      	mov	sp, r7
 8010856:	b004      	add	sp, #16
 8010858:	bd80      	pop	{r7, pc}
 801085a:	46c0      	nop			@ (mov r8, r8)
 801085c:	20004b9c 	.word	0x20004b9c

08010860 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010860:	b580      	push	{r7, lr}
 8010862:	b084      	sub	sp, #16
 8010864:	af00      	add	r7, sp, #0
 8010866:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	68db      	ldr	r3, [r3, #12]
 801086c:	68db      	ldr	r3, [r3, #12]
 801086e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8010870:	68bb      	ldr	r3, [r7, #8]
 8010872:	2b00      	cmp	r3, #0
 8010874:	d102      	bne.n	801087c <xTaskRemoveFromEventList+0x1c>
 8010876:	b672      	cpsid	i
 8010878:	46c0      	nop			@ (mov r8, r8)
 801087a:	e7fd      	b.n	8010878 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801087c:	68bb      	ldr	r3, [r7, #8]
 801087e:	3318      	adds	r3, #24
 8010880:	0018      	movs	r0, r3
 8010882:	f7fe fc72 	bl	800f16a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010886:	4b1f      	ldr	r3, [pc, #124]	@ (8010904 <xTaskRemoveFromEventList+0xa4>)
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d11d      	bne.n	80108ca <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801088e:	68bb      	ldr	r3, [r7, #8]
 8010890:	3304      	adds	r3, #4
 8010892:	0018      	movs	r0, r3
 8010894:	f7fe fc69 	bl	800f16a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010898:	68bb      	ldr	r3, [r7, #8]
 801089a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801089c:	4b1a      	ldr	r3, [pc, #104]	@ (8010908 <xTaskRemoveFromEventList+0xa8>)
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	429a      	cmp	r2, r3
 80108a2:	d903      	bls.n	80108ac <xTaskRemoveFromEventList+0x4c>
 80108a4:	68bb      	ldr	r3, [r7, #8]
 80108a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108a8:	4b17      	ldr	r3, [pc, #92]	@ (8010908 <xTaskRemoveFromEventList+0xa8>)
 80108aa:	601a      	str	r2, [r3, #0]
 80108ac:	68bb      	ldr	r3, [r7, #8]
 80108ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108b0:	0013      	movs	r3, r2
 80108b2:	009b      	lsls	r3, r3, #2
 80108b4:	189b      	adds	r3, r3, r2
 80108b6:	009b      	lsls	r3, r3, #2
 80108b8:	4a14      	ldr	r2, [pc, #80]	@ (801090c <xTaskRemoveFromEventList+0xac>)
 80108ba:	189a      	adds	r2, r3, r2
 80108bc:	68bb      	ldr	r3, [r7, #8]
 80108be:	3304      	adds	r3, #4
 80108c0:	0019      	movs	r1, r3
 80108c2:	0010      	movs	r0, r2
 80108c4:	f7fe fbf9 	bl	800f0ba <vListInsertEnd>
 80108c8:	e007      	b.n	80108da <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80108ca:	68bb      	ldr	r3, [r7, #8]
 80108cc:	3318      	adds	r3, #24
 80108ce:	001a      	movs	r2, r3
 80108d0:	4b0f      	ldr	r3, [pc, #60]	@ (8010910 <xTaskRemoveFromEventList+0xb0>)
 80108d2:	0011      	movs	r1, r2
 80108d4:	0018      	movs	r0, r3
 80108d6:	f7fe fbf0 	bl	800f0ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80108da:	68bb      	ldr	r3, [r7, #8]
 80108dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108de:	4b0d      	ldr	r3, [pc, #52]	@ (8010914 <xTaskRemoveFromEventList+0xb4>)
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108e4:	429a      	cmp	r2, r3
 80108e6:	d905      	bls.n	80108f4 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80108e8:	2301      	movs	r3, #1
 80108ea:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80108ec:	4b0a      	ldr	r3, [pc, #40]	@ (8010918 <xTaskRemoveFromEventList+0xb8>)
 80108ee:	2201      	movs	r2, #1
 80108f0:	601a      	str	r2, [r3, #0]
 80108f2:	e001      	b.n	80108f8 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 80108f4:	2300      	movs	r3, #0
 80108f6:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80108f8:	68fb      	ldr	r3, [r7, #12]
}
 80108fa:	0018      	movs	r0, r3
 80108fc:	46bd      	mov	sp, r7
 80108fe:	b004      	add	sp, #16
 8010900:	bd80      	pop	{r7, pc}
 8010902:	46c0      	nop			@ (mov r8, r8)
 8010904:	20005098 	.word	0x20005098
 8010908:	20005078 	.word	0x20005078
 801090c:	20004ba0 	.word	0x20004ba0
 8010910:	20005030 	.word	0x20005030
 8010914:	20004b9c 	.word	0x20004b9c
 8010918:	20005084 	.word	0x20005084

0801091c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801091c:	b580      	push	{r7, lr}
 801091e:	b082      	sub	sp, #8
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010924:	4b05      	ldr	r3, [pc, #20]	@ (801093c <vTaskInternalSetTimeOutState+0x20>)
 8010926:	681a      	ldr	r2, [r3, #0]
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801092c:	4b04      	ldr	r3, [pc, #16]	@ (8010940 <vTaskInternalSetTimeOutState+0x24>)
 801092e:	681a      	ldr	r2, [r3, #0]
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	605a      	str	r2, [r3, #4]
}
 8010934:	46c0      	nop			@ (mov r8, r8)
 8010936:	46bd      	mov	sp, r7
 8010938:	b002      	add	sp, #8
 801093a:	bd80      	pop	{r7, pc}
 801093c:	20005088 	.word	0x20005088
 8010940:	20005074 	.word	0x20005074

08010944 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010944:	b580      	push	{r7, lr}
 8010946:	b086      	sub	sp, #24
 8010948:	af00      	add	r7, sp, #0
 801094a:	6078      	str	r0, [r7, #4]
 801094c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d102      	bne.n	801095a <xTaskCheckForTimeOut+0x16>
 8010954:	b672      	cpsid	i
 8010956:	46c0      	nop			@ (mov r8, r8)
 8010958:	e7fd      	b.n	8010956 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 801095a:	683b      	ldr	r3, [r7, #0]
 801095c:	2b00      	cmp	r3, #0
 801095e:	d102      	bne.n	8010966 <xTaskCheckForTimeOut+0x22>
 8010960:	b672      	cpsid	i
 8010962:	46c0      	nop			@ (mov r8, r8)
 8010964:	e7fd      	b.n	8010962 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8010966:	f7fe fcc3 	bl	800f2f0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801096a:	4b1d      	ldr	r3, [pc, #116]	@ (80109e0 <xTaskCheckForTimeOut+0x9c>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	685b      	ldr	r3, [r3, #4]
 8010974:	693a      	ldr	r2, [r7, #16]
 8010976:	1ad3      	subs	r3, r2, r3
 8010978:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801097a:	683b      	ldr	r3, [r7, #0]
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	3301      	adds	r3, #1
 8010980:	d102      	bne.n	8010988 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010982:	2300      	movs	r3, #0
 8010984:	617b      	str	r3, [r7, #20]
 8010986:	e024      	b.n	80109d2 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	681a      	ldr	r2, [r3, #0]
 801098c:	4b15      	ldr	r3, [pc, #84]	@ (80109e4 <xTaskCheckForTimeOut+0xa0>)
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	429a      	cmp	r2, r3
 8010992:	d007      	beq.n	80109a4 <xTaskCheckForTimeOut+0x60>
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	685b      	ldr	r3, [r3, #4]
 8010998:	693a      	ldr	r2, [r7, #16]
 801099a:	429a      	cmp	r2, r3
 801099c:	d302      	bcc.n	80109a4 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801099e:	2301      	movs	r3, #1
 80109a0:	617b      	str	r3, [r7, #20]
 80109a2:	e016      	b.n	80109d2 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80109a4:	683b      	ldr	r3, [r7, #0]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	68fa      	ldr	r2, [r7, #12]
 80109aa:	429a      	cmp	r2, r3
 80109ac:	d20c      	bcs.n	80109c8 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80109ae:	683b      	ldr	r3, [r7, #0]
 80109b0:	681a      	ldr	r2, [r3, #0]
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	1ad2      	subs	r2, r2, r3
 80109b6:	683b      	ldr	r3, [r7, #0]
 80109b8:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	0018      	movs	r0, r3
 80109be:	f7ff ffad 	bl	801091c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80109c2:	2300      	movs	r3, #0
 80109c4:	617b      	str	r3, [r7, #20]
 80109c6:	e004      	b.n	80109d2 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 80109c8:	683b      	ldr	r3, [r7, #0]
 80109ca:	2200      	movs	r2, #0
 80109cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80109ce:	2301      	movs	r3, #1
 80109d0:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80109d2:	f7fe fc9f 	bl	800f314 <vPortExitCritical>

	return xReturn;
 80109d6:	697b      	ldr	r3, [r7, #20]
}
 80109d8:	0018      	movs	r0, r3
 80109da:	46bd      	mov	sp, r7
 80109dc:	b006      	add	sp, #24
 80109de:	bd80      	pop	{r7, pc}
 80109e0:	20005074 	.word	0x20005074
 80109e4:	20005088 	.word	0x20005088

080109e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80109e8:	b580      	push	{r7, lr}
 80109ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80109ec:	4b02      	ldr	r3, [pc, #8]	@ (80109f8 <vTaskMissedYield+0x10>)
 80109ee:	2201      	movs	r2, #1
 80109f0:	601a      	str	r2, [r3, #0]
}
 80109f2:	46c0      	nop			@ (mov r8, r8)
 80109f4:	46bd      	mov	sp, r7
 80109f6:	bd80      	pop	{r7, pc}
 80109f8:	20005084 	.word	0x20005084

080109fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	b082      	sub	sp, #8
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010a04:	f000 f84e 	bl	8010aa4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010a08:	4b03      	ldr	r3, [pc, #12]	@ (8010a18 <prvIdleTask+0x1c>)
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	2b01      	cmp	r3, #1
 8010a0e:	d9f9      	bls.n	8010a04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010a10:	f7fe fc5e 	bl	800f2d0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8010a14:	e7f6      	b.n	8010a04 <prvIdleTask+0x8>
 8010a16:	46c0      	nop			@ (mov r8, r8)
 8010a18:	20004ba0 	.word	0x20004ba0

08010a1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010a1c:	b580      	push	{r7, lr}
 8010a1e:	b082      	sub	sp, #8
 8010a20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010a22:	2300      	movs	r3, #0
 8010a24:	607b      	str	r3, [r7, #4]
 8010a26:	e00c      	b.n	8010a42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010a28:	687a      	ldr	r2, [r7, #4]
 8010a2a:	0013      	movs	r3, r2
 8010a2c:	009b      	lsls	r3, r3, #2
 8010a2e:	189b      	adds	r3, r3, r2
 8010a30:	009b      	lsls	r3, r3, #2
 8010a32:	4a14      	ldr	r2, [pc, #80]	@ (8010a84 <prvInitialiseTaskLists+0x68>)
 8010a34:	189b      	adds	r3, r3, r2
 8010a36:	0018      	movs	r0, r3
 8010a38:	f7fe fb16 	bl	800f068 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	3301      	adds	r3, #1
 8010a40:	607b      	str	r3, [r7, #4]
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	2b37      	cmp	r3, #55	@ 0x37
 8010a46:	d9ef      	bls.n	8010a28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010a48:	4b0f      	ldr	r3, [pc, #60]	@ (8010a88 <prvInitialiseTaskLists+0x6c>)
 8010a4a:	0018      	movs	r0, r3
 8010a4c:	f7fe fb0c 	bl	800f068 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010a50:	4b0e      	ldr	r3, [pc, #56]	@ (8010a8c <prvInitialiseTaskLists+0x70>)
 8010a52:	0018      	movs	r0, r3
 8010a54:	f7fe fb08 	bl	800f068 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010a58:	4b0d      	ldr	r3, [pc, #52]	@ (8010a90 <prvInitialiseTaskLists+0x74>)
 8010a5a:	0018      	movs	r0, r3
 8010a5c:	f7fe fb04 	bl	800f068 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010a60:	4b0c      	ldr	r3, [pc, #48]	@ (8010a94 <prvInitialiseTaskLists+0x78>)
 8010a62:	0018      	movs	r0, r3
 8010a64:	f7fe fb00 	bl	800f068 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010a68:	4b0b      	ldr	r3, [pc, #44]	@ (8010a98 <prvInitialiseTaskLists+0x7c>)
 8010a6a:	0018      	movs	r0, r3
 8010a6c:	f7fe fafc 	bl	800f068 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010a70:	4b0a      	ldr	r3, [pc, #40]	@ (8010a9c <prvInitialiseTaskLists+0x80>)
 8010a72:	4a05      	ldr	r2, [pc, #20]	@ (8010a88 <prvInitialiseTaskLists+0x6c>)
 8010a74:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010a76:	4b0a      	ldr	r3, [pc, #40]	@ (8010aa0 <prvInitialiseTaskLists+0x84>)
 8010a78:	4a04      	ldr	r2, [pc, #16]	@ (8010a8c <prvInitialiseTaskLists+0x70>)
 8010a7a:	601a      	str	r2, [r3, #0]
}
 8010a7c:	46c0      	nop			@ (mov r8, r8)
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	b002      	add	sp, #8
 8010a82:	bd80      	pop	{r7, pc}
 8010a84:	20004ba0 	.word	0x20004ba0
 8010a88:	20005000 	.word	0x20005000
 8010a8c:	20005014 	.word	0x20005014
 8010a90:	20005030 	.word	0x20005030
 8010a94:	20005044 	.word	0x20005044
 8010a98:	2000505c 	.word	0x2000505c
 8010a9c:	20005028 	.word	0x20005028
 8010aa0:	2000502c 	.word	0x2000502c

08010aa4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010aa4:	b580      	push	{r7, lr}
 8010aa6:	b082      	sub	sp, #8
 8010aa8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010aaa:	e01a      	b.n	8010ae2 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8010aac:	f7fe fc20 	bl	800f2f0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ab0:	4b10      	ldr	r3, [pc, #64]	@ (8010af4 <prvCheckTasksWaitingTermination+0x50>)
 8010ab2:	68db      	ldr	r3, [r3, #12]
 8010ab4:	68db      	ldr	r3, [r3, #12]
 8010ab6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	3304      	adds	r3, #4
 8010abc:	0018      	movs	r0, r3
 8010abe:	f7fe fb54 	bl	800f16a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8010af8 <prvCheckTasksWaitingTermination+0x54>)
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	1e5a      	subs	r2, r3, #1
 8010ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8010af8 <prvCheckTasksWaitingTermination+0x54>)
 8010aca:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010acc:	4b0b      	ldr	r3, [pc, #44]	@ (8010afc <prvCheckTasksWaitingTermination+0x58>)
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	1e5a      	subs	r2, r3, #1
 8010ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8010afc <prvCheckTasksWaitingTermination+0x58>)
 8010ad4:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8010ad6:	f7fe fc1d 	bl	800f314 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	0018      	movs	r0, r3
 8010ade:	f000 f80f 	bl	8010b00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010ae2:	4b06      	ldr	r3, [pc, #24]	@ (8010afc <prvCheckTasksWaitingTermination+0x58>)
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d1e0      	bne.n	8010aac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010aea:	46c0      	nop			@ (mov r8, r8)
 8010aec:	46c0      	nop			@ (mov r8, r8)
 8010aee:	46bd      	mov	sp, r7
 8010af0:	b002      	add	sp, #8
 8010af2:	bd80      	pop	{r7, pc}
 8010af4:	20005044 	.word	0x20005044
 8010af8:	20005070 	.word	0x20005070
 8010afc:	20005058 	.word	0x20005058

08010b00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b082      	sub	sp, #8
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	2259      	movs	r2, #89	@ 0x59
 8010b0c:	5c9b      	ldrb	r3, [r3, r2]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d109      	bne.n	8010b26 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b16:	0018      	movs	r0, r3
 8010b18:	f7fe f99e 	bl	800ee58 <vPortFree>
				vPortFree( pxTCB );
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	0018      	movs	r0, r3
 8010b20:	f7fe f99a 	bl	800ee58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010b24:	e011      	b.n	8010b4a <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	2259      	movs	r2, #89	@ 0x59
 8010b2a:	5c9b      	ldrb	r3, [r3, r2]
 8010b2c:	2b01      	cmp	r3, #1
 8010b2e:	d104      	bne.n	8010b3a <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	0018      	movs	r0, r3
 8010b34:	f7fe f990 	bl	800ee58 <vPortFree>
	}
 8010b38:	e007      	b.n	8010b4a <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	2259      	movs	r2, #89	@ 0x59
 8010b3e:	5c9b      	ldrb	r3, [r3, r2]
 8010b40:	2b02      	cmp	r3, #2
 8010b42:	d002      	beq.n	8010b4a <prvDeleteTCB+0x4a>
 8010b44:	b672      	cpsid	i
 8010b46:	46c0      	nop			@ (mov r8, r8)
 8010b48:	e7fd      	b.n	8010b46 <prvDeleteTCB+0x46>
	}
 8010b4a:	46c0      	nop			@ (mov r8, r8)
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	b002      	add	sp, #8
 8010b50:	bd80      	pop	{r7, pc}
	...

08010b54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b082      	sub	sp, #8
 8010b58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8010b88 <prvResetNextTaskUnblockTime+0x34>)
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d104      	bne.n	8010b6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010b64:	4b09      	ldr	r3, [pc, #36]	@ (8010b8c <prvResetNextTaskUnblockTime+0x38>)
 8010b66:	2201      	movs	r2, #1
 8010b68:	4252      	negs	r2, r2
 8010b6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010b6c:	e008      	b.n	8010b80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010b6e:	4b06      	ldr	r3, [pc, #24]	@ (8010b88 <prvResetNextTaskUnblockTime+0x34>)
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	68db      	ldr	r3, [r3, #12]
 8010b74:	68db      	ldr	r3, [r3, #12]
 8010b76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	685a      	ldr	r2, [r3, #4]
 8010b7c:	4b03      	ldr	r3, [pc, #12]	@ (8010b8c <prvResetNextTaskUnblockTime+0x38>)
 8010b7e:	601a      	str	r2, [r3, #0]
}
 8010b80:	46c0      	nop			@ (mov r8, r8)
 8010b82:	46bd      	mov	sp, r7
 8010b84:	b002      	add	sp, #8
 8010b86:	bd80      	pop	{r7, pc}
 8010b88:	20005028 	.word	0x20005028
 8010b8c:	20005090 	.word	0x20005090

08010b90 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b082      	sub	sp, #8
 8010b94:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8010b96:	4b04      	ldr	r3, [pc, #16]	@ (8010ba8 <xTaskGetCurrentTaskHandle+0x18>)
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8010b9c:	687b      	ldr	r3, [r7, #4]
	}
 8010b9e:	0018      	movs	r0, r3
 8010ba0:	46bd      	mov	sp, r7
 8010ba2:	b002      	add	sp, #8
 8010ba4:	bd80      	pop	{r7, pc}
 8010ba6:	46c0      	nop			@ (mov r8, r8)
 8010ba8:	20004b9c 	.word	0x20004b9c

08010bac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b082      	sub	sp, #8
 8010bb0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8010bdc <xTaskGetSchedulerState+0x30>)
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d102      	bne.n	8010bc0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010bba:	2301      	movs	r3, #1
 8010bbc:	607b      	str	r3, [r7, #4]
 8010bbe:	e008      	b.n	8010bd2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010bc0:	4b07      	ldr	r3, [pc, #28]	@ (8010be0 <xTaskGetSchedulerState+0x34>)
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d102      	bne.n	8010bce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010bc8:	2302      	movs	r3, #2
 8010bca:	607b      	str	r3, [r7, #4]
 8010bcc:	e001      	b.n	8010bd2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010bce:	2300      	movs	r3, #0
 8010bd0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010bd2:	687b      	ldr	r3, [r7, #4]
	}
 8010bd4:	0018      	movs	r0, r3
 8010bd6:	46bd      	mov	sp, r7
 8010bd8:	b002      	add	sp, #8
 8010bda:	bd80      	pop	{r7, pc}
 8010bdc:	2000507c 	.word	0x2000507c
 8010be0:	20005098 	.word	0x20005098

08010be4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010be4:	b580      	push	{r7, lr}
 8010be6:	b084      	sub	sp, #16
 8010be8:	af00      	add	r7, sp, #0
 8010bea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d046      	beq.n	8010c88 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010bfa:	4b26      	ldr	r3, [pc, #152]	@ (8010c94 <xTaskPriorityDisinherit+0xb0>)
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	68ba      	ldr	r2, [r7, #8]
 8010c00:	429a      	cmp	r2, r3
 8010c02:	d002      	beq.n	8010c0a <xTaskPriorityDisinherit+0x26>
 8010c04:	b672      	cpsid	i
 8010c06:	46c0      	nop			@ (mov r8, r8)
 8010c08:	e7fd      	b.n	8010c06 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8010c0a:	68bb      	ldr	r3, [r7, #8]
 8010c0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d102      	bne.n	8010c18 <xTaskPriorityDisinherit+0x34>
 8010c12:	b672      	cpsid	i
 8010c14:	46c0      	nop			@ (mov r8, r8)
 8010c16:	e7fd      	b.n	8010c14 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 8010c18:	68bb      	ldr	r3, [r7, #8]
 8010c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c1c:	1e5a      	subs	r2, r3, #1
 8010c1e:	68bb      	ldr	r3, [r7, #8]
 8010c20:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010c22:	68bb      	ldr	r3, [r7, #8]
 8010c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c26:	68bb      	ldr	r3, [r7, #8]
 8010c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010c2a:	429a      	cmp	r2, r3
 8010c2c:	d02c      	beq.n	8010c88 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010c2e:	68bb      	ldr	r3, [r7, #8]
 8010c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d128      	bne.n	8010c88 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010c36:	68bb      	ldr	r3, [r7, #8]
 8010c38:	3304      	adds	r3, #4
 8010c3a:	0018      	movs	r0, r3
 8010c3c:	f7fe fa95 	bl	800f16a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010c40:	68bb      	ldr	r3, [r7, #8]
 8010c42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010c44:	68bb      	ldr	r3, [r7, #8]
 8010c46:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c48:	68bb      	ldr	r3, [r7, #8]
 8010c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c4c:	2238      	movs	r2, #56	@ 0x38
 8010c4e:	1ad2      	subs	r2, r2, r3
 8010c50:	68bb      	ldr	r3, [r7, #8]
 8010c52:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010c54:	68bb      	ldr	r3, [r7, #8]
 8010c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c58:	4b0f      	ldr	r3, [pc, #60]	@ (8010c98 <xTaskPriorityDisinherit+0xb4>)
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	429a      	cmp	r2, r3
 8010c5e:	d903      	bls.n	8010c68 <xTaskPriorityDisinherit+0x84>
 8010c60:	68bb      	ldr	r3, [r7, #8]
 8010c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c64:	4b0c      	ldr	r3, [pc, #48]	@ (8010c98 <xTaskPriorityDisinherit+0xb4>)
 8010c66:	601a      	str	r2, [r3, #0]
 8010c68:	68bb      	ldr	r3, [r7, #8]
 8010c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c6c:	0013      	movs	r3, r2
 8010c6e:	009b      	lsls	r3, r3, #2
 8010c70:	189b      	adds	r3, r3, r2
 8010c72:	009b      	lsls	r3, r3, #2
 8010c74:	4a09      	ldr	r2, [pc, #36]	@ (8010c9c <xTaskPriorityDisinherit+0xb8>)
 8010c76:	189a      	adds	r2, r3, r2
 8010c78:	68bb      	ldr	r3, [r7, #8]
 8010c7a:	3304      	adds	r3, #4
 8010c7c:	0019      	movs	r1, r3
 8010c7e:	0010      	movs	r0, r2
 8010c80:	f7fe fa1b 	bl	800f0ba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010c84:	2301      	movs	r3, #1
 8010c86:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010c88:	68fb      	ldr	r3, [r7, #12]
	}
 8010c8a:	0018      	movs	r0, r3
 8010c8c:	46bd      	mov	sp, r7
 8010c8e:	b004      	add	sp, #16
 8010c90:	bd80      	pop	{r7, pc}
 8010c92:	46c0      	nop			@ (mov r8, r8)
 8010c94:	20004b9c 	.word	0x20004b9c
 8010c98:	20005078 	.word	0x20005078
 8010c9c:	20004ba0 	.word	0x20004ba0

08010ca0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8010ca0:	b580      	push	{r7, lr}
 8010ca2:	b086      	sub	sp, #24
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	60f8      	str	r0, [r7, #12]
 8010ca8:	60b9      	str	r1, [r7, #8]
 8010caa:	607a      	str	r2, [r7, #4]
 8010cac:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8010cae:	f7fe fb1f 	bl	800f2f0 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010cb2:	4b24      	ldr	r3, [pc, #144]	@ (8010d44 <xTaskNotifyWait+0xa4>)
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	2258      	movs	r2, #88	@ 0x58
 8010cb8:	5c9b      	ldrb	r3, [r3, r2]
 8010cba:	b2db      	uxtb	r3, r3
 8010cbc:	2b02      	cmp	r3, #2
 8010cbe:	d015      	beq.n	8010cec <xTaskNotifyWait+0x4c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8010cc0:	4b20      	ldr	r3, [pc, #128]	@ (8010d44 <xTaskNotifyWait+0xa4>)
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010cc6:	68f9      	ldr	r1, [r7, #12]
 8010cc8:	43c9      	mvns	r1, r1
 8010cca:	400a      	ands	r2, r1
 8010ccc:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010cce:	4b1d      	ldr	r3, [pc, #116]	@ (8010d44 <xTaskNotifyWait+0xa4>)
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	2258      	movs	r2, #88	@ 0x58
 8010cd4:	2101      	movs	r1, #1
 8010cd6:	5499      	strb	r1, [r3, r2]

				if( xTicksToWait > ( TickType_t ) 0 )
 8010cd8:	683b      	ldr	r3, [r7, #0]
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d006      	beq.n	8010cec <xTaskNotifyWait+0x4c>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010cde:	683b      	ldr	r3, [r7, #0]
 8010ce0:	2101      	movs	r1, #1
 8010ce2:	0018      	movs	r0, r3
 8010ce4:	f000 f97a 	bl	8010fdc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8010ce8:	f7fe faf2 	bl	800f2d0 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010cec:	f7fe fb12 	bl	800f314 <vPortExitCritical>

		taskENTER_CRITICAL();
 8010cf0:	f7fe fafe 	bl	800f2f0 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d004      	beq.n	8010d04 <xTaskNotifyWait+0x64>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8010cfa:	4b12      	ldr	r3, [pc, #72]	@ (8010d44 <xTaskNotifyWait+0xa4>)
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010d04:	4b0f      	ldr	r3, [pc, #60]	@ (8010d44 <xTaskNotifyWait+0xa4>)
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	2258      	movs	r2, #88	@ 0x58
 8010d0a:	5c9b      	ldrb	r3, [r3, r2]
 8010d0c:	b2db      	uxtb	r3, r3
 8010d0e:	2b02      	cmp	r3, #2
 8010d10:	d002      	beq.n	8010d18 <xTaskNotifyWait+0x78>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8010d12:	2300      	movs	r3, #0
 8010d14:	617b      	str	r3, [r7, #20]
 8010d16:	e008      	b.n	8010d2a <xTaskNotifyWait+0x8a>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8010d18:	4b0a      	ldr	r3, [pc, #40]	@ (8010d44 <xTaskNotifyWait+0xa4>)
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010d1e:	68b9      	ldr	r1, [r7, #8]
 8010d20:	43c9      	mvns	r1, r1
 8010d22:	400a      	ands	r2, r1
 8010d24:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 8010d26:	2301      	movs	r3, #1
 8010d28:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010d2a:	4b06      	ldr	r3, [pc, #24]	@ (8010d44 <xTaskNotifyWait+0xa4>)
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	2258      	movs	r2, #88	@ 0x58
 8010d30:	2100      	movs	r1, #0
 8010d32:	5499      	strb	r1, [r3, r2]
		}
		taskEXIT_CRITICAL();
 8010d34:	f7fe faee 	bl	800f314 <vPortExitCritical>

		return xReturn;
 8010d38:	697b      	ldr	r3, [r7, #20]
	}
 8010d3a:	0018      	movs	r0, r3
 8010d3c:	46bd      	mov	sp, r7
 8010d3e:	b006      	add	sp, #24
 8010d40:	bd80      	pop	{r7, pc}
 8010d42:	46c0      	nop			@ (mov r8, r8)
 8010d44:	20004b9c 	.word	0x20004b9c

08010d48 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b088      	sub	sp, #32
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	60f8      	str	r0, [r7, #12]
 8010d50:	60b9      	str	r1, [r7, #8]
 8010d52:	603b      	str	r3, [r7, #0]
 8010d54:	1dfb      	adds	r3, r7, #7
 8010d56:	701a      	strb	r2, [r3, #0]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8010d58:	2301      	movs	r3, #1
 8010d5a:	61fb      	str	r3, [r7, #28]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d102      	bne.n	8010d68 <xTaskGenericNotify+0x20>
 8010d62:	b672      	cpsid	i
 8010d64:	46c0      	nop			@ (mov r8, r8)
 8010d66:	e7fd      	b.n	8010d64 <xTaskGenericNotify+0x1c>
		pxTCB = xTaskToNotify;
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
 8010d6c:	f7fe fac0 	bl	800f2f0 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8010d70:	683b      	ldr	r3, [r7, #0]
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d003      	beq.n	8010d7e <xTaskGenericNotify+0x36>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010d76:	69bb      	ldr	r3, [r7, #24]
 8010d78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010d7a:	683b      	ldr	r3, [r7, #0]
 8010d7c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010d7e:	2317      	movs	r3, #23
 8010d80:	18fb      	adds	r3, r7, r3
 8010d82:	69ba      	ldr	r2, [r7, #24]
 8010d84:	2158      	movs	r1, #88	@ 0x58
 8010d86:	5c52      	ldrb	r2, [r2, r1]
 8010d88:	701a      	strb	r2, [r3, #0]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010d8a:	69bb      	ldr	r3, [r7, #24]
 8010d8c:	2258      	movs	r2, #88	@ 0x58
 8010d8e:	2102      	movs	r1, #2
 8010d90:	5499      	strb	r1, [r3, r2]

			switch( eAction )
 8010d92:	1dfb      	adds	r3, r7, #7
 8010d94:	781b      	ldrb	r3, [r3, #0]
 8010d96:	2b04      	cmp	r3, #4
 8010d98:	d821      	bhi.n	8010dde <xTaskGenericNotify+0x96>
 8010d9a:	009a      	lsls	r2, r3, #2
 8010d9c:	4b31      	ldr	r3, [pc, #196]	@ (8010e64 <xTaskGenericNotify+0x11c>)
 8010d9e:	18d3      	adds	r3, r2, r3
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	469f      	mov	pc, r3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010da4:	69bb      	ldr	r3, [r7, #24]
 8010da6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010da8:	68bb      	ldr	r3, [r7, #8]
 8010daa:	431a      	orrs	r2, r3
 8010dac:	69bb      	ldr	r3, [r7, #24]
 8010dae:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8010db0:	e01f      	b.n	8010df2 <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010db2:	69bb      	ldr	r3, [r7, #24]
 8010db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010db6:	1c5a      	adds	r2, r3, #1
 8010db8:	69bb      	ldr	r3, [r7, #24]
 8010dba:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8010dbc:	e019      	b.n	8010df2 <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010dbe:	69bb      	ldr	r3, [r7, #24]
 8010dc0:	68ba      	ldr	r2, [r7, #8]
 8010dc2:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8010dc4:	e015      	b.n	8010df2 <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010dc6:	2317      	movs	r3, #23
 8010dc8:	18fb      	adds	r3, r7, r3
 8010dca:	781b      	ldrb	r3, [r3, #0]
 8010dcc:	2b02      	cmp	r3, #2
 8010dce:	d003      	beq.n	8010dd8 <xTaskGenericNotify+0x90>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010dd0:	69bb      	ldr	r3, [r7, #24]
 8010dd2:	68ba      	ldr	r2, [r7, #8]
 8010dd4:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010dd6:	e00c      	b.n	8010df2 <xTaskGenericNotify+0xaa>
						xReturn = pdFAIL;
 8010dd8:	2300      	movs	r3, #0
 8010dda:	61fb      	str	r3, [r7, #28]
					break;
 8010ddc:	e009      	b.n	8010df2 <xTaskGenericNotify+0xaa>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010dde:	69bb      	ldr	r3, [r7, #24]
 8010de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010de2:	3301      	adds	r3, #1
 8010de4:	d004      	beq.n	8010df0 <xTaskGenericNotify+0xa8>
 8010de6:	b672      	cpsid	i
 8010de8:	46c0      	nop			@ (mov r8, r8)
 8010dea:	e7fd      	b.n	8010de8 <xTaskGenericNotify+0xa0>
					break;
 8010dec:	46c0      	nop			@ (mov r8, r8)
 8010dee:	e000      	b.n	8010df2 <xTaskGenericNotify+0xaa>

					break;
 8010df0:	46c0      	nop			@ (mov r8, r8)

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010df2:	2317      	movs	r3, #23
 8010df4:	18fb      	adds	r3, r7, r3
 8010df6:	781b      	ldrb	r3, [r3, #0]
 8010df8:	2b01      	cmp	r3, #1
 8010dfa:	d12c      	bne.n	8010e56 <xTaskGenericNotify+0x10e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010dfc:	69bb      	ldr	r3, [r7, #24]
 8010dfe:	3304      	adds	r3, #4
 8010e00:	0018      	movs	r0, r3
 8010e02:	f7fe f9b2 	bl	800f16a <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8010e06:	69bb      	ldr	r3, [r7, #24]
 8010e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e0a:	4b17      	ldr	r3, [pc, #92]	@ (8010e68 <xTaskGenericNotify+0x120>)
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	429a      	cmp	r2, r3
 8010e10:	d903      	bls.n	8010e1a <xTaskGenericNotify+0xd2>
 8010e12:	69bb      	ldr	r3, [r7, #24]
 8010e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e16:	4b14      	ldr	r3, [pc, #80]	@ (8010e68 <xTaskGenericNotify+0x120>)
 8010e18:	601a      	str	r2, [r3, #0]
 8010e1a:	69bb      	ldr	r3, [r7, #24]
 8010e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e1e:	0013      	movs	r3, r2
 8010e20:	009b      	lsls	r3, r3, #2
 8010e22:	189b      	adds	r3, r3, r2
 8010e24:	009b      	lsls	r3, r3, #2
 8010e26:	4a11      	ldr	r2, [pc, #68]	@ (8010e6c <xTaskGenericNotify+0x124>)
 8010e28:	189a      	adds	r2, r3, r2
 8010e2a:	69bb      	ldr	r3, [r7, #24]
 8010e2c:	3304      	adds	r3, #4
 8010e2e:	0019      	movs	r1, r3
 8010e30:	0010      	movs	r0, r2
 8010e32:	f7fe f942 	bl	800f0ba <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010e36:	69bb      	ldr	r3, [r7, #24]
 8010e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d002      	beq.n	8010e44 <xTaskGenericNotify+0xfc>
 8010e3e:	b672      	cpsid	i
 8010e40:	46c0      	nop			@ (mov r8, r8)
 8010e42:	e7fd      	b.n	8010e40 <xTaskGenericNotify+0xf8>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010e44:	69bb      	ldr	r3, [r7, #24]
 8010e46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e48:	4b09      	ldr	r3, [pc, #36]	@ (8010e70 <xTaskGenericNotify+0x128>)
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e4e:	429a      	cmp	r2, r3
 8010e50:	d901      	bls.n	8010e56 <xTaskGenericNotify+0x10e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8010e52:	f7fe fa3d 	bl	800f2d0 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010e56:	f7fe fa5d 	bl	800f314 <vPortExitCritical>

		return xReturn;
 8010e5a:	69fb      	ldr	r3, [r7, #28]
	}
 8010e5c:	0018      	movs	r0, r3
 8010e5e:	46bd      	mov	sp, r7
 8010e60:	b008      	add	sp, #32
 8010e62:	bd80      	pop	{r7, pc}
 8010e64:	080154b8 	.word	0x080154b8
 8010e68:	20005078 	.word	0x20005078
 8010e6c:	20004ba0 	.word	0x20004ba0
 8010e70:	20004b9c 	.word	0x20004b9c

08010e74 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010e74:	b580      	push	{r7, lr}
 8010e76:	b088      	sub	sp, #32
 8010e78:	af00      	add	r7, sp, #0
 8010e7a:	60f8      	str	r0, [r7, #12]
 8010e7c:	60b9      	str	r1, [r7, #8]
 8010e7e:	603b      	str	r3, [r7, #0]
 8010e80:	1dfb      	adds	r3, r7, #7
 8010e82:	701a      	strb	r2, [r3, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8010e84:	2301      	movs	r3, #1
 8010e86:	61fb      	str	r3, [r7, #28]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d102      	bne.n	8010e94 <xTaskGenericNotifyFromISR+0x20>
 8010e8e:	b672      	cpsid	i
 8010e90:	46c0      	nop			@ (mov r8, r8)
 8010e92:	e7fd      	b.n	8010e90 <xTaskGenericNotifyFromISR+0x1c>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = xTaskToNotify;
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	61bb      	str	r3, [r7, #24]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010e98:	f7fe fa54 	bl	800f344 <ulSetInterruptMaskFromISR>
 8010e9c:	0003      	movs	r3, r0
 8010e9e:	617b      	str	r3, [r7, #20]
		{
			if( pulPreviousNotificationValue != NULL )
 8010ea0:	683b      	ldr	r3, [r7, #0]
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d003      	beq.n	8010eae <xTaskGenericNotifyFromISR+0x3a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010ea6:	69bb      	ldr	r3, [r7, #24]
 8010ea8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010eaa:	683b      	ldr	r3, [r7, #0]
 8010eac:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010eae:	2313      	movs	r3, #19
 8010eb0:	18fb      	adds	r3, r7, r3
 8010eb2:	69ba      	ldr	r2, [r7, #24]
 8010eb4:	2158      	movs	r1, #88	@ 0x58
 8010eb6:	5c52      	ldrb	r2, [r2, r1]
 8010eb8:	701a      	strb	r2, [r3, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010eba:	69bb      	ldr	r3, [r7, #24]
 8010ebc:	2258      	movs	r2, #88	@ 0x58
 8010ebe:	2102      	movs	r1, #2
 8010ec0:	5499      	strb	r1, [r3, r2]

			switch( eAction )
 8010ec2:	1dfb      	adds	r3, r7, #7
 8010ec4:	781b      	ldrb	r3, [r3, #0]
 8010ec6:	2b04      	cmp	r3, #4
 8010ec8:	d821      	bhi.n	8010f0e <xTaskGenericNotifyFromISR+0x9a>
 8010eca:	009a      	lsls	r2, r3, #2
 8010ecc:	4b3c      	ldr	r3, [pc, #240]	@ (8010fc0 <xTaskGenericNotifyFromISR+0x14c>)
 8010ece:	18d3      	adds	r3, r2, r3
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	469f      	mov	pc, r3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010ed4:	69bb      	ldr	r3, [r7, #24]
 8010ed6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010ed8:	68bb      	ldr	r3, [r7, #8]
 8010eda:	431a      	orrs	r2, r3
 8010edc:	69bb      	ldr	r3, [r7, #24]
 8010ede:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8010ee0:	e01f      	b.n	8010f22 <xTaskGenericNotifyFromISR+0xae>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010ee2:	69bb      	ldr	r3, [r7, #24]
 8010ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010ee6:	1c5a      	adds	r2, r3, #1
 8010ee8:	69bb      	ldr	r3, [r7, #24]
 8010eea:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8010eec:	e019      	b.n	8010f22 <xTaskGenericNotifyFromISR+0xae>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010eee:	69bb      	ldr	r3, [r7, #24]
 8010ef0:	68ba      	ldr	r2, [r7, #8]
 8010ef2:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8010ef4:	e015      	b.n	8010f22 <xTaskGenericNotifyFromISR+0xae>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010ef6:	2313      	movs	r3, #19
 8010ef8:	18fb      	adds	r3, r7, r3
 8010efa:	781b      	ldrb	r3, [r3, #0]
 8010efc:	2b02      	cmp	r3, #2
 8010efe:	d003      	beq.n	8010f08 <xTaskGenericNotifyFromISR+0x94>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010f00:	69bb      	ldr	r3, [r7, #24]
 8010f02:	68ba      	ldr	r2, [r7, #8]
 8010f04:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010f06:	e00c      	b.n	8010f22 <xTaskGenericNotifyFromISR+0xae>
						xReturn = pdFAIL;
 8010f08:	2300      	movs	r3, #0
 8010f0a:	61fb      	str	r3, [r7, #28]
					break;
 8010f0c:	e009      	b.n	8010f22 <xTaskGenericNotifyFromISR+0xae>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010f0e:	69bb      	ldr	r3, [r7, #24]
 8010f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010f12:	3301      	adds	r3, #1
 8010f14:	d004      	beq.n	8010f20 <xTaskGenericNotifyFromISR+0xac>
 8010f16:	b672      	cpsid	i
 8010f18:	46c0      	nop			@ (mov r8, r8)
 8010f1a:	e7fd      	b.n	8010f18 <xTaskGenericNotifyFromISR+0xa4>
					break;
 8010f1c:	46c0      	nop			@ (mov r8, r8)
 8010f1e:	e000      	b.n	8010f22 <xTaskGenericNotifyFromISR+0xae>
					break;
 8010f20:	46c0      	nop			@ (mov r8, r8)

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010f22:	2313      	movs	r3, #19
 8010f24:	18fb      	adds	r3, r7, r3
 8010f26:	781b      	ldrb	r3, [r3, #0]
 8010f28:	2b01      	cmp	r3, #1
 8010f2a:	d140      	bne.n	8010fae <xTaskGenericNotifyFromISR+0x13a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010f2c:	69bb      	ldr	r3, [r7, #24]
 8010f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d002      	beq.n	8010f3a <xTaskGenericNotifyFromISR+0xc6>
 8010f34:	b672      	cpsid	i
 8010f36:	46c0      	nop			@ (mov r8, r8)
 8010f38:	e7fd      	b.n	8010f36 <xTaskGenericNotifyFromISR+0xc2>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010f3a:	4b22      	ldr	r3, [pc, #136]	@ (8010fc4 <xTaskGenericNotifyFromISR+0x150>)
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d11d      	bne.n	8010f7e <xTaskGenericNotifyFromISR+0x10a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f42:	69bb      	ldr	r3, [r7, #24]
 8010f44:	3304      	adds	r3, #4
 8010f46:	0018      	movs	r0, r3
 8010f48:	f7fe f90f 	bl	800f16a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010f4c:	69bb      	ldr	r3, [r7, #24]
 8010f4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f50:	4b1d      	ldr	r3, [pc, #116]	@ (8010fc8 <xTaskGenericNotifyFromISR+0x154>)
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	429a      	cmp	r2, r3
 8010f56:	d903      	bls.n	8010f60 <xTaskGenericNotifyFromISR+0xec>
 8010f58:	69bb      	ldr	r3, [r7, #24]
 8010f5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8010fc8 <xTaskGenericNotifyFromISR+0x154>)
 8010f5e:	601a      	str	r2, [r3, #0]
 8010f60:	69bb      	ldr	r3, [r7, #24]
 8010f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f64:	0013      	movs	r3, r2
 8010f66:	009b      	lsls	r3, r3, #2
 8010f68:	189b      	adds	r3, r3, r2
 8010f6a:	009b      	lsls	r3, r3, #2
 8010f6c:	4a17      	ldr	r2, [pc, #92]	@ (8010fcc <xTaskGenericNotifyFromISR+0x158>)
 8010f6e:	189a      	adds	r2, r3, r2
 8010f70:	69bb      	ldr	r3, [r7, #24]
 8010f72:	3304      	adds	r3, #4
 8010f74:	0019      	movs	r1, r3
 8010f76:	0010      	movs	r0, r2
 8010f78:	f7fe f89f 	bl	800f0ba <vListInsertEnd>
 8010f7c:	e007      	b.n	8010f8e <xTaskGenericNotifyFromISR+0x11a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010f7e:	69bb      	ldr	r3, [r7, #24]
 8010f80:	3318      	adds	r3, #24
 8010f82:	001a      	movs	r2, r3
 8010f84:	4b12      	ldr	r3, [pc, #72]	@ (8010fd0 <xTaskGenericNotifyFromISR+0x15c>)
 8010f86:	0011      	movs	r1, r2
 8010f88:	0018      	movs	r0, r3
 8010f8a:	f7fe f896 	bl	800f0ba <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010f8e:	69bb      	ldr	r3, [r7, #24]
 8010f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f92:	4b10      	ldr	r3, [pc, #64]	@ (8010fd4 <xTaskGenericNotifyFromISR+0x160>)
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f98:	429a      	cmp	r2, r3
 8010f9a:	d908      	bls.n	8010fae <xTaskGenericNotifyFromISR+0x13a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d002      	beq.n	8010fa8 <xTaskGenericNotifyFromISR+0x134>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fa4:	2201      	movs	r2, #1
 8010fa6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8010fd8 <xTaskGenericNotifyFromISR+0x164>)
 8010faa:	2201      	movs	r2, #1
 8010fac:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8010fae:	697b      	ldr	r3, [r7, #20]
 8010fb0:	0018      	movs	r0, r3
 8010fb2:	f7fe f9cd 	bl	800f350 <vClearInterruptMaskFromISR>

		return xReturn;
 8010fb6:	69fb      	ldr	r3, [r7, #28]
	}
 8010fb8:	0018      	movs	r0, r3
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	b008      	add	sp, #32
 8010fbe:	bd80      	pop	{r7, pc}
 8010fc0:	080154cc 	.word	0x080154cc
 8010fc4:	20005098 	.word	0x20005098
 8010fc8:	20005078 	.word	0x20005078
 8010fcc:	20004ba0 	.word	0x20004ba0
 8010fd0:	20005030 	.word	0x20005030
 8010fd4:	20004b9c 	.word	0x20004b9c
 8010fd8:	20005084 	.word	0x20005084

08010fdc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	b084      	sub	sp, #16
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	6078      	str	r0, [r7, #4]
 8010fe4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010fe6:	4b21      	ldr	r3, [pc, #132]	@ (801106c <prvAddCurrentTaskToDelayedList+0x90>)
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010fec:	4b20      	ldr	r3, [pc, #128]	@ (8011070 <prvAddCurrentTaskToDelayedList+0x94>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	3304      	adds	r3, #4
 8010ff2:	0018      	movs	r0, r3
 8010ff4:	f7fe f8b9 	bl	800f16a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	3301      	adds	r3, #1
 8010ffc:	d10b      	bne.n	8011016 <prvAddCurrentTaskToDelayedList+0x3a>
 8010ffe:	683b      	ldr	r3, [r7, #0]
 8011000:	2b00      	cmp	r3, #0
 8011002:	d008      	beq.n	8011016 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011004:	4b1a      	ldr	r3, [pc, #104]	@ (8011070 <prvAddCurrentTaskToDelayedList+0x94>)
 8011006:	681b      	ldr	r3, [r3, #0]
 8011008:	1d1a      	adds	r2, r3, #4
 801100a:	4b1a      	ldr	r3, [pc, #104]	@ (8011074 <prvAddCurrentTaskToDelayedList+0x98>)
 801100c:	0011      	movs	r1, r2
 801100e:	0018      	movs	r0, r3
 8011010:	f7fe f853 	bl	800f0ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011014:	e026      	b.n	8011064 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011016:	68fa      	ldr	r2, [r7, #12]
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	18d3      	adds	r3, r2, r3
 801101c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801101e:	4b14      	ldr	r3, [pc, #80]	@ (8011070 <prvAddCurrentTaskToDelayedList+0x94>)
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	68ba      	ldr	r2, [r7, #8]
 8011024:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011026:	68ba      	ldr	r2, [r7, #8]
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	429a      	cmp	r2, r3
 801102c:	d209      	bcs.n	8011042 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801102e:	4b12      	ldr	r3, [pc, #72]	@ (8011078 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011030:	681a      	ldr	r2, [r3, #0]
 8011032:	4b0f      	ldr	r3, [pc, #60]	@ (8011070 <prvAddCurrentTaskToDelayedList+0x94>)
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	3304      	adds	r3, #4
 8011038:	0019      	movs	r1, r3
 801103a:	0010      	movs	r0, r2
 801103c:	f7fe f85f 	bl	800f0fe <vListInsert>
}
 8011040:	e010      	b.n	8011064 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011042:	4b0e      	ldr	r3, [pc, #56]	@ (801107c <prvAddCurrentTaskToDelayedList+0xa0>)
 8011044:	681a      	ldr	r2, [r3, #0]
 8011046:	4b0a      	ldr	r3, [pc, #40]	@ (8011070 <prvAddCurrentTaskToDelayedList+0x94>)
 8011048:	681b      	ldr	r3, [r3, #0]
 801104a:	3304      	adds	r3, #4
 801104c:	0019      	movs	r1, r3
 801104e:	0010      	movs	r0, r2
 8011050:	f7fe f855 	bl	800f0fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011054:	4b0a      	ldr	r3, [pc, #40]	@ (8011080 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	68ba      	ldr	r2, [r7, #8]
 801105a:	429a      	cmp	r2, r3
 801105c:	d202      	bcs.n	8011064 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801105e:	4b08      	ldr	r3, [pc, #32]	@ (8011080 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011060:	68ba      	ldr	r2, [r7, #8]
 8011062:	601a      	str	r2, [r3, #0]
}
 8011064:	46c0      	nop			@ (mov r8, r8)
 8011066:	46bd      	mov	sp, r7
 8011068:	b004      	add	sp, #16
 801106a:	bd80      	pop	{r7, pc}
 801106c:	20005074 	.word	0x20005074
 8011070:	20004b9c 	.word	0x20004b9c
 8011074:	2000505c 	.word	0x2000505c
 8011078:	2000502c 	.word	0x2000502c
 801107c:	20005028 	.word	0x20005028
 8011080:	20005090 	.word	0x20005090

08011084 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011084:	b590      	push	{r4, r7, lr}
 8011086:	b089      	sub	sp, #36	@ 0x24
 8011088:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801108a:	2300      	movs	r3, #0
 801108c:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801108e:	f000 fad5 	bl	801163c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011092:	4b18      	ldr	r3, [pc, #96]	@ (80110f4 <xTimerCreateTimerTask+0x70>)
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d020      	beq.n	80110dc <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801109a:	2300      	movs	r3, #0
 801109c:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801109e:	2300      	movs	r3, #0
 80110a0:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80110a2:	003a      	movs	r2, r7
 80110a4:	1d39      	adds	r1, r7, #4
 80110a6:	2308      	movs	r3, #8
 80110a8:	18fb      	adds	r3, r7, r3
 80110aa:	0018      	movs	r0, r3
 80110ac:	f7fd fe0c 	bl	800ecc8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80110b0:	683c      	ldr	r4, [r7, #0]
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	68ba      	ldr	r2, [r7, #8]
 80110b6:	4910      	ldr	r1, [pc, #64]	@ (80110f8 <xTimerCreateTimerTask+0x74>)
 80110b8:	4810      	ldr	r0, [pc, #64]	@ (80110fc <xTimerCreateTimerTask+0x78>)
 80110ba:	9202      	str	r2, [sp, #8]
 80110bc:	9301      	str	r3, [sp, #4]
 80110be:	2302      	movs	r3, #2
 80110c0:	9300      	str	r3, [sp, #0]
 80110c2:	2300      	movs	r3, #0
 80110c4:	0022      	movs	r2, r4
 80110c6:	f7fe fe80 	bl	800fdca <xTaskCreateStatic>
 80110ca:	0002      	movs	r2, r0
 80110cc:	4b0c      	ldr	r3, [pc, #48]	@ (8011100 <xTimerCreateTimerTask+0x7c>)
 80110ce:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80110d0:	4b0b      	ldr	r3, [pc, #44]	@ (8011100 <xTimerCreateTimerTask+0x7c>)
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d001      	beq.n	80110dc <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80110d8:	2301      	movs	r3, #1
 80110da:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d102      	bne.n	80110e8 <xTimerCreateTimerTask+0x64>
 80110e2:	b672      	cpsid	i
 80110e4:	46c0      	nop			@ (mov r8, r8)
 80110e6:	e7fd      	b.n	80110e4 <xTimerCreateTimerTask+0x60>
	return xReturn;
 80110e8:	68fb      	ldr	r3, [r7, #12]
}
 80110ea:	0018      	movs	r0, r3
 80110ec:	46bd      	mov	sp, r7
 80110ee:	b005      	add	sp, #20
 80110f0:	bd90      	pop	{r4, r7, pc}
 80110f2:	46c0      	nop			@ (mov r8, r8)
 80110f4:	200050cc 	.word	0x200050cc
 80110f8:	08015358 	.word	0x08015358
 80110fc:	08011229 	.word	0x08011229
 8011100:	200050d0 	.word	0x200050d0

08011104 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011104:	b590      	push	{r4, r7, lr}
 8011106:	b08b      	sub	sp, #44	@ 0x2c
 8011108:	af00      	add	r7, sp, #0
 801110a:	60f8      	str	r0, [r7, #12]
 801110c:	60b9      	str	r1, [r7, #8]
 801110e:	607a      	str	r2, [r7, #4]
 8011110:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011112:	2300      	movs	r3, #0
 8011114:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	2b00      	cmp	r3, #0
 801111a:	d102      	bne.n	8011122 <xTimerGenericCommand+0x1e>
 801111c:	b672      	cpsid	i
 801111e:	46c0      	nop			@ (mov r8, r8)
 8011120:	e7fd      	b.n	801111e <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011122:	4b1d      	ldr	r3, [pc, #116]	@ (8011198 <xTimerGenericCommand+0x94>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d030      	beq.n	801118c <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801112a:	2414      	movs	r4, #20
 801112c:	193b      	adds	r3, r7, r4
 801112e:	68ba      	ldr	r2, [r7, #8]
 8011130:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011132:	193b      	adds	r3, r7, r4
 8011134:	687a      	ldr	r2, [r7, #4]
 8011136:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011138:	193b      	adds	r3, r7, r4
 801113a:	68fa      	ldr	r2, [r7, #12]
 801113c:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801113e:	68bb      	ldr	r3, [r7, #8]
 8011140:	2b05      	cmp	r3, #5
 8011142:	dc19      	bgt.n	8011178 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011144:	f7ff fd32 	bl	8010bac <xTaskGetSchedulerState>
 8011148:	0003      	movs	r3, r0
 801114a:	2b02      	cmp	r3, #2
 801114c:	d109      	bne.n	8011162 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801114e:	4b12      	ldr	r3, [pc, #72]	@ (8011198 <xTimerGenericCommand+0x94>)
 8011150:	6818      	ldr	r0, [r3, #0]
 8011152:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011154:	1939      	adds	r1, r7, r4
 8011156:	2300      	movs	r3, #0
 8011158:	f7fe fa62 	bl	800f620 <xQueueGenericSend>
 801115c:	0003      	movs	r3, r0
 801115e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011160:	e014      	b.n	801118c <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011162:	4b0d      	ldr	r3, [pc, #52]	@ (8011198 <xTimerGenericCommand+0x94>)
 8011164:	6818      	ldr	r0, [r3, #0]
 8011166:	2314      	movs	r3, #20
 8011168:	18f9      	adds	r1, r7, r3
 801116a:	2300      	movs	r3, #0
 801116c:	2200      	movs	r2, #0
 801116e:	f7fe fa57 	bl	800f620 <xQueueGenericSend>
 8011172:	0003      	movs	r3, r0
 8011174:	627b      	str	r3, [r7, #36]	@ 0x24
 8011176:	e009      	b.n	801118c <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011178:	4b07      	ldr	r3, [pc, #28]	@ (8011198 <xTimerGenericCommand+0x94>)
 801117a:	6818      	ldr	r0, [r3, #0]
 801117c:	683a      	ldr	r2, [r7, #0]
 801117e:	2314      	movs	r3, #20
 8011180:	18f9      	adds	r1, r7, r3
 8011182:	2300      	movs	r3, #0
 8011184:	f7fe fb14 	bl	800f7b0 <xQueueGenericSendFromISR>
 8011188:	0003      	movs	r3, r0
 801118a:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801118c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801118e:	0018      	movs	r0, r3
 8011190:	46bd      	mov	sp, r7
 8011192:	b00b      	add	sp, #44	@ 0x2c
 8011194:	bd90      	pop	{r4, r7, pc}
 8011196:	46c0      	nop			@ (mov r8, r8)
 8011198:	200050cc 	.word	0x200050cc

0801119c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b086      	sub	sp, #24
 80111a0:	af02      	add	r7, sp, #8
 80111a2:	6078      	str	r0, [r7, #4]
 80111a4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80111a6:	4b1f      	ldr	r3, [pc, #124]	@ (8011224 <prvProcessExpiredTimer+0x88>)
 80111a8:	681b      	ldr	r3, [r3, #0]
 80111aa:	68db      	ldr	r3, [r3, #12]
 80111ac:	68db      	ldr	r3, [r3, #12]
 80111ae:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	3304      	adds	r3, #4
 80111b4:	0018      	movs	r0, r3
 80111b6:	f7fd ffd8 	bl	800f16a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	2228      	movs	r2, #40	@ 0x28
 80111be:	5c9b      	ldrb	r3, [r3, r2]
 80111c0:	001a      	movs	r2, r3
 80111c2:	2304      	movs	r3, #4
 80111c4:	4013      	ands	r3, r2
 80111c6:	d01a      	beq.n	80111fe <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	699a      	ldr	r2, [r3, #24]
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	18d1      	adds	r1, r2, r3
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	683a      	ldr	r2, [r7, #0]
 80111d4:	68f8      	ldr	r0, [r7, #12]
 80111d6:	f000 f8c7 	bl	8011368 <prvInsertTimerInActiveList>
 80111da:	1e03      	subs	r3, r0, #0
 80111dc:	d018      	beq.n	8011210 <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80111de:	687a      	ldr	r2, [r7, #4]
 80111e0:	68f8      	ldr	r0, [r7, #12]
 80111e2:	2300      	movs	r3, #0
 80111e4:	9300      	str	r3, [sp, #0]
 80111e6:	2300      	movs	r3, #0
 80111e8:	2100      	movs	r1, #0
 80111ea:	f7ff ff8b 	bl	8011104 <xTimerGenericCommand>
 80111ee:	0003      	movs	r3, r0
 80111f0:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 80111f2:	68bb      	ldr	r3, [r7, #8]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d10b      	bne.n	8011210 <prvProcessExpiredTimer+0x74>
 80111f8:	b672      	cpsid	i
 80111fa:	46c0      	nop			@ (mov r8, r8)
 80111fc:	e7fd      	b.n	80111fa <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	2228      	movs	r2, #40	@ 0x28
 8011202:	5c9b      	ldrb	r3, [r3, r2]
 8011204:	2201      	movs	r2, #1
 8011206:	4393      	bics	r3, r2
 8011208:	b2d9      	uxtb	r1, r3
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	2228      	movs	r2, #40	@ 0x28
 801120e:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	6a1b      	ldr	r3, [r3, #32]
 8011214:	68fa      	ldr	r2, [r7, #12]
 8011216:	0010      	movs	r0, r2
 8011218:	4798      	blx	r3
}
 801121a:	46c0      	nop			@ (mov r8, r8)
 801121c:	46bd      	mov	sp, r7
 801121e:	b004      	add	sp, #16
 8011220:	bd80      	pop	{r7, pc}
 8011222:	46c0      	nop			@ (mov r8, r8)
 8011224:	200050c4 	.word	0x200050c4

08011228 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011228:	b580      	push	{r7, lr}
 801122a:	b084      	sub	sp, #16
 801122c:	af00      	add	r7, sp, #0
 801122e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011230:	2308      	movs	r3, #8
 8011232:	18fb      	adds	r3, r7, r3
 8011234:	0018      	movs	r0, r3
 8011236:	f000 f855 	bl	80112e4 <prvGetNextExpireTime>
 801123a:	0003      	movs	r3, r0
 801123c:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801123e:	68ba      	ldr	r2, [r7, #8]
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	0011      	movs	r1, r2
 8011244:	0018      	movs	r0, r3
 8011246:	f000 f805 	bl	8011254 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801124a:	f000 f8cf 	bl	80113ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801124e:	46c0      	nop			@ (mov r8, r8)
 8011250:	e7ee      	b.n	8011230 <prvTimerTask+0x8>
	...

08011254 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011254:	b580      	push	{r7, lr}
 8011256:	b084      	sub	sp, #16
 8011258:	af00      	add	r7, sp, #0
 801125a:	6078      	str	r0, [r7, #4]
 801125c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801125e:	f7ff f8ff 	bl	8010460 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011262:	2308      	movs	r3, #8
 8011264:	18fb      	adds	r3, r7, r3
 8011266:	0018      	movs	r0, r3
 8011268:	f000 f85e 	bl	8011328 <prvSampleTimeNow>
 801126c:	0003      	movs	r3, r0
 801126e:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011270:	68bb      	ldr	r3, [r7, #8]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d12b      	bne.n	80112ce <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011276:	683b      	ldr	r3, [r7, #0]
 8011278:	2b00      	cmp	r3, #0
 801127a:	d10c      	bne.n	8011296 <prvProcessTimerOrBlockTask+0x42>
 801127c:	687a      	ldr	r2, [r7, #4]
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	429a      	cmp	r2, r3
 8011282:	d808      	bhi.n	8011296 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8011284:	f7ff f8f8 	bl	8010478 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011288:	68fa      	ldr	r2, [r7, #12]
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	0011      	movs	r1, r2
 801128e:	0018      	movs	r0, r3
 8011290:	f7ff ff84 	bl	801119c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011294:	e01d      	b.n	80112d2 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8011296:	683b      	ldr	r3, [r7, #0]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d008      	beq.n	80112ae <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801129c:	4b0f      	ldr	r3, [pc, #60]	@ (80112dc <prvProcessTimerOrBlockTask+0x88>)
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d101      	bne.n	80112aa <prvProcessTimerOrBlockTask+0x56>
 80112a6:	2301      	movs	r3, #1
 80112a8:	e000      	b.n	80112ac <prvProcessTimerOrBlockTask+0x58>
 80112aa:	2300      	movs	r3, #0
 80112ac:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80112ae:	4b0c      	ldr	r3, [pc, #48]	@ (80112e0 <prvProcessTimerOrBlockTask+0x8c>)
 80112b0:	6818      	ldr	r0, [r3, #0]
 80112b2:	687a      	ldr	r2, [r7, #4]
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	1ad3      	subs	r3, r2, r3
 80112b8:	683a      	ldr	r2, [r7, #0]
 80112ba:	0019      	movs	r1, r3
 80112bc:	f7fe fd52 	bl	800fd64 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80112c0:	f7ff f8da 	bl	8010478 <xTaskResumeAll>
 80112c4:	1e03      	subs	r3, r0, #0
 80112c6:	d104      	bne.n	80112d2 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 80112c8:	f7fe f802 	bl	800f2d0 <vPortYield>
}
 80112cc:	e001      	b.n	80112d2 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 80112ce:	f7ff f8d3 	bl	8010478 <xTaskResumeAll>
}
 80112d2:	46c0      	nop			@ (mov r8, r8)
 80112d4:	46bd      	mov	sp, r7
 80112d6:	b004      	add	sp, #16
 80112d8:	bd80      	pop	{r7, pc}
 80112da:	46c0      	nop			@ (mov r8, r8)
 80112dc:	200050c8 	.word	0x200050c8
 80112e0:	200050cc 	.word	0x200050cc

080112e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b084      	sub	sp, #16
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80112ec:	4b0d      	ldr	r3, [pc, #52]	@ (8011324 <prvGetNextExpireTime+0x40>)
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d101      	bne.n	80112fa <prvGetNextExpireTime+0x16>
 80112f6:	2201      	movs	r2, #1
 80112f8:	e000      	b.n	80112fc <prvGetNextExpireTime+0x18>
 80112fa:	2200      	movs	r2, #0
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	2b00      	cmp	r3, #0
 8011306:	d105      	bne.n	8011314 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011308:	4b06      	ldr	r3, [pc, #24]	@ (8011324 <prvGetNextExpireTime+0x40>)
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	68db      	ldr	r3, [r3, #12]
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	60fb      	str	r3, [r7, #12]
 8011312:	e001      	b.n	8011318 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011314:	2300      	movs	r3, #0
 8011316:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011318:	68fb      	ldr	r3, [r7, #12]
}
 801131a:	0018      	movs	r0, r3
 801131c:	46bd      	mov	sp, r7
 801131e:	b004      	add	sp, #16
 8011320:	bd80      	pop	{r7, pc}
 8011322:	46c0      	nop			@ (mov r8, r8)
 8011324:	200050c4 	.word	0x200050c4

08011328 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b084      	sub	sp, #16
 801132c:	af00      	add	r7, sp, #0
 801132e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011330:	f7ff f92e 	bl	8010590 <xTaskGetTickCount>
 8011334:	0003      	movs	r3, r0
 8011336:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8011338:	4b0a      	ldr	r3, [pc, #40]	@ (8011364 <prvSampleTimeNow+0x3c>)
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	68fa      	ldr	r2, [r7, #12]
 801133e:	429a      	cmp	r2, r3
 8011340:	d205      	bcs.n	801134e <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8011342:	f000 f91d 	bl	8011580 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	2201      	movs	r2, #1
 801134a:	601a      	str	r2, [r3, #0]
 801134c:	e002      	b.n	8011354 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	2200      	movs	r2, #0
 8011352:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011354:	4b03      	ldr	r3, [pc, #12]	@ (8011364 <prvSampleTimeNow+0x3c>)
 8011356:	68fa      	ldr	r2, [r7, #12]
 8011358:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 801135a:	68fb      	ldr	r3, [r7, #12]
}
 801135c:	0018      	movs	r0, r3
 801135e:	46bd      	mov	sp, r7
 8011360:	b004      	add	sp, #16
 8011362:	bd80      	pop	{r7, pc}
 8011364:	200050d4 	.word	0x200050d4

08011368 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b086      	sub	sp, #24
 801136c:	af00      	add	r7, sp, #0
 801136e:	60f8      	str	r0, [r7, #12]
 8011370:	60b9      	str	r1, [r7, #8]
 8011372:	607a      	str	r2, [r7, #4]
 8011374:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011376:	2300      	movs	r3, #0
 8011378:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	68ba      	ldr	r2, [r7, #8]
 801137e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	68fa      	ldr	r2, [r7, #12]
 8011384:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011386:	68ba      	ldr	r2, [r7, #8]
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	429a      	cmp	r2, r3
 801138c:	d812      	bhi.n	80113b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801138e:	687a      	ldr	r2, [r7, #4]
 8011390:	683b      	ldr	r3, [r7, #0]
 8011392:	1ad2      	subs	r2, r2, r3
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	699b      	ldr	r3, [r3, #24]
 8011398:	429a      	cmp	r2, r3
 801139a:	d302      	bcc.n	80113a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801139c:	2301      	movs	r3, #1
 801139e:	617b      	str	r3, [r7, #20]
 80113a0:	e01b      	b.n	80113da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80113a2:	4b10      	ldr	r3, [pc, #64]	@ (80113e4 <prvInsertTimerInActiveList+0x7c>)
 80113a4:	681a      	ldr	r2, [r3, #0]
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	3304      	adds	r3, #4
 80113aa:	0019      	movs	r1, r3
 80113ac:	0010      	movs	r0, r2
 80113ae:	f7fd fea6 	bl	800f0fe <vListInsert>
 80113b2:	e012      	b.n	80113da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80113b4:	687a      	ldr	r2, [r7, #4]
 80113b6:	683b      	ldr	r3, [r7, #0]
 80113b8:	429a      	cmp	r2, r3
 80113ba:	d206      	bcs.n	80113ca <prvInsertTimerInActiveList+0x62>
 80113bc:	68ba      	ldr	r2, [r7, #8]
 80113be:	683b      	ldr	r3, [r7, #0]
 80113c0:	429a      	cmp	r2, r3
 80113c2:	d302      	bcc.n	80113ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80113c4:	2301      	movs	r3, #1
 80113c6:	617b      	str	r3, [r7, #20]
 80113c8:	e007      	b.n	80113da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80113ca:	4b07      	ldr	r3, [pc, #28]	@ (80113e8 <prvInsertTimerInActiveList+0x80>)
 80113cc:	681a      	ldr	r2, [r3, #0]
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	3304      	adds	r3, #4
 80113d2:	0019      	movs	r1, r3
 80113d4:	0010      	movs	r0, r2
 80113d6:	f7fd fe92 	bl	800f0fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 80113da:	697b      	ldr	r3, [r7, #20]
}
 80113dc:	0018      	movs	r0, r3
 80113de:	46bd      	mov	sp, r7
 80113e0:	b006      	add	sp, #24
 80113e2:	bd80      	pop	{r7, pc}
 80113e4:	200050c8 	.word	0x200050c8
 80113e8:	200050c4 	.word	0x200050c4

080113ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80113ec:	b590      	push	{r4, r7, lr}
 80113ee:	b08d      	sub	sp, #52	@ 0x34
 80113f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80113f2:	e0b1      	b.n	8011558 <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80113f4:	2208      	movs	r2, #8
 80113f6:	18bb      	adds	r3, r7, r2
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	da10      	bge.n	8011420 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80113fe:	18bb      	adds	r3, r7, r2
 8011400:	3304      	adds	r3, #4
 8011402:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011406:	2b00      	cmp	r3, #0
 8011408:	d102      	bne.n	8011410 <prvProcessReceivedCommands+0x24>
 801140a:	b672      	cpsid	i
 801140c:	46c0      	nop			@ (mov r8, r8)
 801140e:	e7fd      	b.n	801140c <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011412:	681a      	ldr	r2, [r3, #0]
 8011414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011416:	6858      	ldr	r0, [r3, #4]
 8011418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801141a:	689b      	ldr	r3, [r3, #8]
 801141c:	0019      	movs	r1, r3
 801141e:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011420:	2208      	movs	r2, #8
 8011422:	18bb      	adds	r3, r7, r2
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	2b00      	cmp	r3, #0
 8011428:	da00      	bge.n	801142c <prvProcessReceivedCommands+0x40>
 801142a:	e095      	b.n	8011558 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801142c:	18bb      	adds	r3, r7, r2
 801142e:	689b      	ldr	r3, [r3, #8]
 8011430:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011432:	6a3b      	ldr	r3, [r7, #32]
 8011434:	695b      	ldr	r3, [r3, #20]
 8011436:	2b00      	cmp	r3, #0
 8011438:	d004      	beq.n	8011444 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801143a:	6a3b      	ldr	r3, [r7, #32]
 801143c:	3304      	adds	r3, #4
 801143e:	0018      	movs	r0, r3
 8011440:	f7fd fe93 	bl	800f16a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011444:	1d3b      	adds	r3, r7, #4
 8011446:	0018      	movs	r0, r3
 8011448:	f7ff ff6e 	bl	8011328 <prvSampleTimeNow>
 801144c:	0003      	movs	r3, r0
 801144e:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8011450:	2308      	movs	r3, #8
 8011452:	18fb      	adds	r3, r7, r3
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	2b09      	cmp	r3, #9
 8011458:	d900      	bls.n	801145c <prvProcessReceivedCommands+0x70>
 801145a:	e07a      	b.n	8011552 <prvProcessReceivedCommands+0x166>
 801145c:	009a      	lsls	r2, r3, #2
 801145e:	4b46      	ldr	r3, [pc, #280]	@ (8011578 <prvProcessReceivedCommands+0x18c>)
 8011460:	18d3      	adds	r3, r2, r3
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011466:	6a3b      	ldr	r3, [r7, #32]
 8011468:	2228      	movs	r2, #40	@ 0x28
 801146a:	5c9b      	ldrb	r3, [r3, r2]
 801146c:	2201      	movs	r2, #1
 801146e:	4313      	orrs	r3, r2
 8011470:	b2d9      	uxtb	r1, r3
 8011472:	6a3b      	ldr	r3, [r7, #32]
 8011474:	2228      	movs	r2, #40	@ 0x28
 8011476:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011478:	2408      	movs	r4, #8
 801147a:	193b      	adds	r3, r7, r4
 801147c:	685a      	ldr	r2, [r3, #4]
 801147e:	6a3b      	ldr	r3, [r7, #32]
 8011480:	699b      	ldr	r3, [r3, #24]
 8011482:	18d1      	adds	r1, r2, r3
 8011484:	193b      	adds	r3, r7, r4
 8011486:	685b      	ldr	r3, [r3, #4]
 8011488:	69fa      	ldr	r2, [r7, #28]
 801148a:	6a38      	ldr	r0, [r7, #32]
 801148c:	f7ff ff6c 	bl	8011368 <prvInsertTimerInActiveList>
 8011490:	1e03      	subs	r3, r0, #0
 8011492:	d060      	beq.n	8011556 <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011494:	6a3b      	ldr	r3, [r7, #32]
 8011496:	6a1b      	ldr	r3, [r3, #32]
 8011498:	6a3a      	ldr	r2, [r7, #32]
 801149a:	0010      	movs	r0, r2
 801149c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801149e:	6a3b      	ldr	r3, [r7, #32]
 80114a0:	2228      	movs	r2, #40	@ 0x28
 80114a2:	5c9b      	ldrb	r3, [r3, r2]
 80114a4:	001a      	movs	r2, r3
 80114a6:	2304      	movs	r3, #4
 80114a8:	4013      	ands	r3, r2
 80114aa:	d054      	beq.n	8011556 <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80114ac:	193b      	adds	r3, r7, r4
 80114ae:	685a      	ldr	r2, [r3, #4]
 80114b0:	6a3b      	ldr	r3, [r7, #32]
 80114b2:	699b      	ldr	r3, [r3, #24]
 80114b4:	18d2      	adds	r2, r2, r3
 80114b6:	6a38      	ldr	r0, [r7, #32]
 80114b8:	2300      	movs	r3, #0
 80114ba:	9300      	str	r3, [sp, #0]
 80114bc:	2300      	movs	r3, #0
 80114be:	2100      	movs	r1, #0
 80114c0:	f7ff fe20 	bl	8011104 <xTimerGenericCommand>
 80114c4:	0003      	movs	r3, r0
 80114c6:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 80114c8:	69bb      	ldr	r3, [r7, #24]
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d143      	bne.n	8011556 <prvProcessReceivedCommands+0x16a>
 80114ce:	b672      	cpsid	i
 80114d0:	46c0      	nop			@ (mov r8, r8)
 80114d2:	e7fd      	b.n	80114d0 <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80114d4:	6a3b      	ldr	r3, [r7, #32]
 80114d6:	2228      	movs	r2, #40	@ 0x28
 80114d8:	5c9b      	ldrb	r3, [r3, r2]
 80114da:	2201      	movs	r2, #1
 80114dc:	4393      	bics	r3, r2
 80114de:	b2d9      	uxtb	r1, r3
 80114e0:	6a3b      	ldr	r3, [r7, #32]
 80114e2:	2228      	movs	r2, #40	@ 0x28
 80114e4:	5499      	strb	r1, [r3, r2]
					break;
 80114e6:	e037      	b.n	8011558 <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80114e8:	6a3b      	ldr	r3, [r7, #32]
 80114ea:	2228      	movs	r2, #40	@ 0x28
 80114ec:	5c9b      	ldrb	r3, [r3, r2]
 80114ee:	2201      	movs	r2, #1
 80114f0:	4313      	orrs	r3, r2
 80114f2:	b2d9      	uxtb	r1, r3
 80114f4:	6a3b      	ldr	r3, [r7, #32]
 80114f6:	2228      	movs	r2, #40	@ 0x28
 80114f8:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80114fa:	2308      	movs	r3, #8
 80114fc:	18fb      	adds	r3, r7, r3
 80114fe:	685a      	ldr	r2, [r3, #4]
 8011500:	6a3b      	ldr	r3, [r7, #32]
 8011502:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011504:	6a3b      	ldr	r3, [r7, #32]
 8011506:	699b      	ldr	r3, [r3, #24]
 8011508:	2b00      	cmp	r3, #0
 801150a:	d102      	bne.n	8011512 <prvProcessReceivedCommands+0x126>
 801150c:	b672      	cpsid	i
 801150e:	46c0      	nop			@ (mov r8, r8)
 8011510:	e7fd      	b.n	801150e <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011512:	6a3b      	ldr	r3, [r7, #32]
 8011514:	699a      	ldr	r2, [r3, #24]
 8011516:	69fb      	ldr	r3, [r7, #28]
 8011518:	18d1      	adds	r1, r2, r3
 801151a:	69fb      	ldr	r3, [r7, #28]
 801151c:	69fa      	ldr	r2, [r7, #28]
 801151e:	6a38      	ldr	r0, [r7, #32]
 8011520:	f7ff ff22 	bl	8011368 <prvInsertTimerInActiveList>
					break;
 8011524:	e018      	b.n	8011558 <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011526:	6a3b      	ldr	r3, [r7, #32]
 8011528:	2228      	movs	r2, #40	@ 0x28
 801152a:	5c9b      	ldrb	r3, [r3, r2]
 801152c:	001a      	movs	r2, r3
 801152e:	2302      	movs	r3, #2
 8011530:	4013      	ands	r3, r2
 8011532:	d104      	bne.n	801153e <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 8011534:	6a3b      	ldr	r3, [r7, #32]
 8011536:	0018      	movs	r0, r3
 8011538:	f7fd fc8e 	bl	800ee58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801153c:	e00c      	b.n	8011558 <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801153e:	6a3b      	ldr	r3, [r7, #32]
 8011540:	2228      	movs	r2, #40	@ 0x28
 8011542:	5c9b      	ldrb	r3, [r3, r2]
 8011544:	2201      	movs	r2, #1
 8011546:	4393      	bics	r3, r2
 8011548:	b2d9      	uxtb	r1, r3
 801154a:	6a3b      	ldr	r3, [r7, #32]
 801154c:	2228      	movs	r2, #40	@ 0x28
 801154e:	5499      	strb	r1, [r3, r2]
					break;
 8011550:	e002      	b.n	8011558 <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 8011552:	46c0      	nop			@ (mov r8, r8)
 8011554:	e000      	b.n	8011558 <prvProcessReceivedCommands+0x16c>
					break;
 8011556:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011558:	4b08      	ldr	r3, [pc, #32]	@ (801157c <prvProcessReceivedCommands+0x190>)
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	2208      	movs	r2, #8
 801155e:	18b9      	adds	r1, r7, r2
 8011560:	2200      	movs	r2, #0
 8011562:	0018      	movs	r0, r3
 8011564:	f7fe f99b 	bl	800f89e <xQueueReceive>
 8011568:	1e03      	subs	r3, r0, #0
 801156a:	d000      	beq.n	801156e <prvProcessReceivedCommands+0x182>
 801156c:	e742      	b.n	80113f4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801156e:	46c0      	nop			@ (mov r8, r8)
 8011570:	46c0      	nop			@ (mov r8, r8)
 8011572:	46bd      	mov	sp, r7
 8011574:	b00b      	add	sp, #44	@ 0x2c
 8011576:	bd90      	pop	{r4, r7, pc}
 8011578:	080154e0 	.word	0x080154e0
 801157c:	200050cc 	.word	0x200050cc

08011580 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011580:	b580      	push	{r7, lr}
 8011582:	b088      	sub	sp, #32
 8011584:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011586:	e042      	b.n	801160e <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011588:	4b2a      	ldr	r3, [pc, #168]	@ (8011634 <prvSwitchTimerLists+0xb4>)
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	68db      	ldr	r3, [r3, #12]
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011592:	4b28      	ldr	r3, [pc, #160]	@ (8011634 <prvSwitchTimerLists+0xb4>)
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	68db      	ldr	r3, [r3, #12]
 8011598:	68db      	ldr	r3, [r3, #12]
 801159a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	3304      	adds	r3, #4
 80115a0:	0018      	movs	r0, r3
 80115a2:	f7fd fde2 	bl	800f16a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	6a1b      	ldr	r3, [r3, #32]
 80115aa:	68fa      	ldr	r2, [r7, #12]
 80115ac:	0010      	movs	r0, r2
 80115ae:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	2228      	movs	r2, #40	@ 0x28
 80115b4:	5c9b      	ldrb	r3, [r3, r2]
 80115b6:	001a      	movs	r2, r3
 80115b8:	2304      	movs	r3, #4
 80115ba:	4013      	ands	r3, r2
 80115bc:	d027      	beq.n	801160e <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	699b      	ldr	r3, [r3, #24]
 80115c2:	693a      	ldr	r2, [r7, #16]
 80115c4:	18d3      	adds	r3, r2, r3
 80115c6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80115c8:	68ba      	ldr	r2, [r7, #8]
 80115ca:	693b      	ldr	r3, [r7, #16]
 80115cc:	429a      	cmp	r2, r3
 80115ce:	d90e      	bls.n	80115ee <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	68ba      	ldr	r2, [r7, #8]
 80115d4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	68fa      	ldr	r2, [r7, #12]
 80115da:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80115dc:	4b15      	ldr	r3, [pc, #84]	@ (8011634 <prvSwitchTimerLists+0xb4>)
 80115de:	681a      	ldr	r2, [r3, #0]
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	3304      	adds	r3, #4
 80115e4:	0019      	movs	r1, r3
 80115e6:	0010      	movs	r0, r2
 80115e8:	f7fd fd89 	bl	800f0fe <vListInsert>
 80115ec:	e00f      	b.n	801160e <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80115ee:	693a      	ldr	r2, [r7, #16]
 80115f0:	68f8      	ldr	r0, [r7, #12]
 80115f2:	2300      	movs	r3, #0
 80115f4:	9300      	str	r3, [sp, #0]
 80115f6:	2300      	movs	r3, #0
 80115f8:	2100      	movs	r1, #0
 80115fa:	f7ff fd83 	bl	8011104 <xTimerGenericCommand>
 80115fe:	0003      	movs	r3, r0
 8011600:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	2b00      	cmp	r3, #0
 8011606:	d102      	bne.n	801160e <prvSwitchTimerLists+0x8e>
 8011608:	b672      	cpsid	i
 801160a:	46c0      	nop			@ (mov r8, r8)
 801160c:	e7fd      	b.n	801160a <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801160e:	4b09      	ldr	r3, [pc, #36]	@ (8011634 <prvSwitchTimerLists+0xb4>)
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	2b00      	cmp	r3, #0
 8011616:	d1b7      	bne.n	8011588 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011618:	4b06      	ldr	r3, [pc, #24]	@ (8011634 <prvSwitchTimerLists+0xb4>)
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801161e:	4b06      	ldr	r3, [pc, #24]	@ (8011638 <prvSwitchTimerLists+0xb8>)
 8011620:	681a      	ldr	r2, [r3, #0]
 8011622:	4b04      	ldr	r3, [pc, #16]	@ (8011634 <prvSwitchTimerLists+0xb4>)
 8011624:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8011626:	4b04      	ldr	r3, [pc, #16]	@ (8011638 <prvSwitchTimerLists+0xb8>)
 8011628:	697a      	ldr	r2, [r7, #20]
 801162a:	601a      	str	r2, [r3, #0]
}
 801162c:	46c0      	nop			@ (mov r8, r8)
 801162e:	46bd      	mov	sp, r7
 8011630:	b006      	add	sp, #24
 8011632:	bd80      	pop	{r7, pc}
 8011634:	200050c4 	.word	0x200050c4
 8011638:	200050c8 	.word	0x200050c8

0801163c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b082      	sub	sp, #8
 8011640:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011642:	f7fd fe55 	bl	800f2f0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011646:	4b16      	ldr	r3, [pc, #88]	@ (80116a0 <prvCheckForValidListAndQueue+0x64>)
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d123      	bne.n	8011696 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 801164e:	4b15      	ldr	r3, [pc, #84]	@ (80116a4 <prvCheckForValidListAndQueue+0x68>)
 8011650:	0018      	movs	r0, r3
 8011652:	f7fd fd09 	bl	800f068 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011656:	4b14      	ldr	r3, [pc, #80]	@ (80116a8 <prvCheckForValidListAndQueue+0x6c>)
 8011658:	0018      	movs	r0, r3
 801165a:	f7fd fd05 	bl	800f068 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801165e:	4b13      	ldr	r3, [pc, #76]	@ (80116ac <prvCheckForValidListAndQueue+0x70>)
 8011660:	4a10      	ldr	r2, [pc, #64]	@ (80116a4 <prvCheckForValidListAndQueue+0x68>)
 8011662:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011664:	4b12      	ldr	r3, [pc, #72]	@ (80116b0 <prvCheckForValidListAndQueue+0x74>)
 8011666:	4a10      	ldr	r2, [pc, #64]	@ (80116a8 <prvCheckForValidListAndQueue+0x6c>)
 8011668:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801166a:	4b12      	ldr	r3, [pc, #72]	@ (80116b4 <prvCheckForValidListAndQueue+0x78>)
 801166c:	4a12      	ldr	r2, [pc, #72]	@ (80116b8 <prvCheckForValidListAndQueue+0x7c>)
 801166e:	2100      	movs	r1, #0
 8011670:	9100      	str	r1, [sp, #0]
 8011672:	2110      	movs	r1, #16
 8011674:	200a      	movs	r0, #10
 8011676:	f7fd ff28 	bl	800f4ca <xQueueGenericCreateStatic>
 801167a:	0002      	movs	r2, r0
 801167c:	4b08      	ldr	r3, [pc, #32]	@ (80116a0 <prvCheckForValidListAndQueue+0x64>)
 801167e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011680:	4b07      	ldr	r3, [pc, #28]	@ (80116a0 <prvCheckForValidListAndQueue+0x64>)
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	2b00      	cmp	r3, #0
 8011686:	d006      	beq.n	8011696 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011688:	4b05      	ldr	r3, [pc, #20]	@ (80116a0 <prvCheckForValidListAndQueue+0x64>)
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	4a0b      	ldr	r2, [pc, #44]	@ (80116bc <prvCheckForValidListAndQueue+0x80>)
 801168e:	0011      	movs	r1, r2
 8011690:	0018      	movs	r0, r3
 8011692:	f7fe fb3f 	bl	800fd14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011696:	f7fd fe3d 	bl	800f314 <vPortExitCritical>
}
 801169a:	46c0      	nop			@ (mov r8, r8)
 801169c:	46bd      	mov	sp, r7
 801169e:	bd80      	pop	{r7, pc}
 80116a0:	200050cc 	.word	0x200050cc
 80116a4:	2000509c 	.word	0x2000509c
 80116a8:	200050b0 	.word	0x200050b0
 80116ac:	200050c4 	.word	0x200050c4
 80116b0:	200050c8 	.word	0x200050c8
 80116b4:	20005178 	.word	0x20005178
 80116b8:	200050d8 	.word	0x200050d8
 80116bc:	08015360 	.word	0x08015360

080116c0 <__NVIC_EnableIRQ>:
{
 80116c0:	b580      	push	{r7, lr}
 80116c2:	b082      	sub	sp, #8
 80116c4:	af00      	add	r7, sp, #0
 80116c6:	0002      	movs	r2, r0
 80116c8:	1dfb      	adds	r3, r7, #7
 80116ca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80116cc:	1dfb      	adds	r3, r7, #7
 80116ce:	781b      	ldrb	r3, [r3, #0]
 80116d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80116d2:	d809      	bhi.n	80116e8 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80116d4:	1dfb      	adds	r3, r7, #7
 80116d6:	781b      	ldrb	r3, [r3, #0]
 80116d8:	001a      	movs	r2, r3
 80116da:	231f      	movs	r3, #31
 80116dc:	401a      	ands	r2, r3
 80116de:	4b04      	ldr	r3, [pc, #16]	@ (80116f0 <__NVIC_EnableIRQ+0x30>)
 80116e0:	2101      	movs	r1, #1
 80116e2:	4091      	lsls	r1, r2
 80116e4:	000a      	movs	r2, r1
 80116e6:	601a      	str	r2, [r3, #0]
}
 80116e8:	46c0      	nop			@ (mov r8, r8)
 80116ea:	46bd      	mov	sp, r7
 80116ec:	b002      	add	sp, #8
 80116ee:	bd80      	pop	{r7, pc}
 80116f0:	e000e100 	.word	0xe000e100

080116f4 <__NVIC_SetPriority>:
{
 80116f4:	b590      	push	{r4, r7, lr}
 80116f6:	b083      	sub	sp, #12
 80116f8:	af00      	add	r7, sp, #0
 80116fa:	0002      	movs	r2, r0
 80116fc:	6039      	str	r1, [r7, #0]
 80116fe:	1dfb      	adds	r3, r7, #7
 8011700:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8011702:	1dfb      	adds	r3, r7, #7
 8011704:	781b      	ldrb	r3, [r3, #0]
 8011706:	2b7f      	cmp	r3, #127	@ 0x7f
 8011708:	d828      	bhi.n	801175c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801170a:	4a2f      	ldr	r2, [pc, #188]	@ (80117c8 <__NVIC_SetPriority+0xd4>)
 801170c:	1dfb      	adds	r3, r7, #7
 801170e:	781b      	ldrb	r3, [r3, #0]
 8011710:	b25b      	sxtb	r3, r3
 8011712:	089b      	lsrs	r3, r3, #2
 8011714:	33c0      	adds	r3, #192	@ 0xc0
 8011716:	009b      	lsls	r3, r3, #2
 8011718:	589b      	ldr	r3, [r3, r2]
 801171a:	1dfa      	adds	r2, r7, #7
 801171c:	7812      	ldrb	r2, [r2, #0]
 801171e:	0011      	movs	r1, r2
 8011720:	2203      	movs	r2, #3
 8011722:	400a      	ands	r2, r1
 8011724:	00d2      	lsls	r2, r2, #3
 8011726:	21ff      	movs	r1, #255	@ 0xff
 8011728:	4091      	lsls	r1, r2
 801172a:	000a      	movs	r2, r1
 801172c:	43d2      	mvns	r2, r2
 801172e:	401a      	ands	r2, r3
 8011730:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8011732:	683b      	ldr	r3, [r7, #0]
 8011734:	019b      	lsls	r3, r3, #6
 8011736:	22ff      	movs	r2, #255	@ 0xff
 8011738:	401a      	ands	r2, r3
 801173a:	1dfb      	adds	r3, r7, #7
 801173c:	781b      	ldrb	r3, [r3, #0]
 801173e:	0018      	movs	r0, r3
 8011740:	2303      	movs	r3, #3
 8011742:	4003      	ands	r3, r0
 8011744:	00db      	lsls	r3, r3, #3
 8011746:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8011748:	481f      	ldr	r0, [pc, #124]	@ (80117c8 <__NVIC_SetPriority+0xd4>)
 801174a:	1dfb      	adds	r3, r7, #7
 801174c:	781b      	ldrb	r3, [r3, #0]
 801174e:	b25b      	sxtb	r3, r3
 8011750:	089b      	lsrs	r3, r3, #2
 8011752:	430a      	orrs	r2, r1
 8011754:	33c0      	adds	r3, #192	@ 0xc0
 8011756:	009b      	lsls	r3, r3, #2
 8011758:	501a      	str	r2, [r3, r0]
}
 801175a:	e031      	b.n	80117c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801175c:	4a1b      	ldr	r2, [pc, #108]	@ (80117cc <__NVIC_SetPriority+0xd8>)
 801175e:	1dfb      	adds	r3, r7, #7
 8011760:	781b      	ldrb	r3, [r3, #0]
 8011762:	0019      	movs	r1, r3
 8011764:	230f      	movs	r3, #15
 8011766:	400b      	ands	r3, r1
 8011768:	3b08      	subs	r3, #8
 801176a:	089b      	lsrs	r3, r3, #2
 801176c:	3306      	adds	r3, #6
 801176e:	009b      	lsls	r3, r3, #2
 8011770:	18d3      	adds	r3, r2, r3
 8011772:	3304      	adds	r3, #4
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	1dfa      	adds	r2, r7, #7
 8011778:	7812      	ldrb	r2, [r2, #0]
 801177a:	0011      	movs	r1, r2
 801177c:	2203      	movs	r2, #3
 801177e:	400a      	ands	r2, r1
 8011780:	00d2      	lsls	r2, r2, #3
 8011782:	21ff      	movs	r1, #255	@ 0xff
 8011784:	4091      	lsls	r1, r2
 8011786:	000a      	movs	r2, r1
 8011788:	43d2      	mvns	r2, r2
 801178a:	401a      	ands	r2, r3
 801178c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801178e:	683b      	ldr	r3, [r7, #0]
 8011790:	019b      	lsls	r3, r3, #6
 8011792:	22ff      	movs	r2, #255	@ 0xff
 8011794:	401a      	ands	r2, r3
 8011796:	1dfb      	adds	r3, r7, #7
 8011798:	781b      	ldrb	r3, [r3, #0]
 801179a:	0018      	movs	r0, r3
 801179c:	2303      	movs	r3, #3
 801179e:	4003      	ands	r3, r0
 80117a0:	00db      	lsls	r3, r3, #3
 80117a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80117a4:	4809      	ldr	r0, [pc, #36]	@ (80117cc <__NVIC_SetPriority+0xd8>)
 80117a6:	1dfb      	adds	r3, r7, #7
 80117a8:	781b      	ldrb	r3, [r3, #0]
 80117aa:	001c      	movs	r4, r3
 80117ac:	230f      	movs	r3, #15
 80117ae:	4023      	ands	r3, r4
 80117b0:	3b08      	subs	r3, #8
 80117b2:	089b      	lsrs	r3, r3, #2
 80117b4:	430a      	orrs	r2, r1
 80117b6:	3306      	adds	r3, #6
 80117b8:	009b      	lsls	r3, r3, #2
 80117ba:	18c3      	adds	r3, r0, r3
 80117bc:	3304      	adds	r3, #4
 80117be:	601a      	str	r2, [r3, #0]
}
 80117c0:	46c0      	nop			@ (mov r8, r8)
 80117c2:	46bd      	mov	sp, r7
 80117c4:	b003      	add	sp, #12
 80117c6:	bd90      	pop	{r4, r7, pc}
 80117c8:	e000e100 	.word	0xe000e100
 80117cc:	e000ed00 	.word	0xe000ed00

080117d0 <LL_UCPD_Enable>:
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b082      	sub	sp, #8
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	2280      	movs	r2, #128	@ 0x80
 80117de:	0612      	lsls	r2, r2, #24
 80117e0:	431a      	orrs	r2, r3
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	601a      	str	r2, [r3, #0]
}
 80117e6:	46c0      	nop			@ (mov r8, r8)
 80117e8:	46bd      	mov	sp, r7
 80117ea:	b002      	add	sp, #8
 80117ec:	bd80      	pop	{r7, pc}
	...

080117f0 <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b082      	sub	sp, #8
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	6078      	str	r0, [r7, #4]
 80117f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	681b      	ldr	r3, [r3, #0]
 80117fe:	4a05      	ldr	r2, [pc, #20]	@ (8011814 <LL_UCPD_SetRxOrderSet+0x24>)
 8011800:	401a      	ands	r2, r3
 8011802:	683b      	ldr	r3, [r7, #0]
 8011804:	431a      	orrs	r2, r3
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	601a      	str	r2, [r3, #0]
}
 801180a:	46c0      	nop			@ (mov r8, r8)
 801180c:	46bd      	mov	sp, r7
 801180e:	b002      	add	sp, #8
 8011810:	bd80      	pop	{r7, pc}
 8011812:	46c0      	nop			@ (mov r8, r8)
 8011814:	e00fffff 	.word	0xe00fffff

08011818 <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 8011818:	b580      	push	{r7, lr}
 801181a:	b082      	sub	sp, #8
 801181c:	af00      	add	r7, sp, #0
 801181e:	6078      	str	r0, [r7, #4]
 8011820:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	68db      	ldr	r3, [r3, #12]
 8011826:	4a05      	ldr	r2, [pc, #20]	@ (801183c <LL_UCPD_SetccEnable+0x24>)
 8011828:	401a      	ands	r2, r3
 801182a:	683b      	ldr	r3, [r7, #0]
 801182c:	431a      	orrs	r2, r3
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	60da      	str	r2, [r3, #12]
}
 8011832:	46c0      	nop			@ (mov r8, r8)
 8011834:	46bd      	mov	sp, r7
 8011836:	b002      	add	sp, #8
 8011838:	bd80      	pop	{r7, pc}
 801183a:	46c0      	nop			@ (mov r8, r8)
 801183c:	fffff3ff 	.word	0xfffff3ff

08011840 <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8011840:	b580      	push	{r7, lr}
 8011842:	b082      	sub	sp, #8
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	691b      	ldr	r3, [r3, #16]
 801184c:	2280      	movs	r2, #128	@ 0x80
 801184e:	0212      	lsls	r2, r2, #8
 8011850:	431a      	orrs	r2, r3
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	611a      	str	r2, [r3, #16]
}
 8011856:	46c0      	nop			@ (mov r8, r8)
 8011858:	46bd      	mov	sp, r7
 801185a:	b002      	add	sp, #8
 801185c:	bd80      	pop	{r7, pc}

0801185e <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 801185e:	b580      	push	{r7, lr}
 8011860:	b082      	sub	sp, #8
 8011862:	af00      	add	r7, sp, #0
 8011864:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	691b      	ldr	r3, [r3, #16]
 801186a:	2280      	movs	r2, #128	@ 0x80
 801186c:	01d2      	lsls	r2, r2, #7
 801186e:	431a      	orrs	r2, r3
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	611a      	str	r2, [r3, #16]
}
 8011874:	46c0      	nop			@ (mov r8, r8)
 8011876:	46bd      	mov	sp, r7
 8011878:	b002      	add	sp, #8
 801187a:	bd80      	pop	{r7, pc}

0801187c <CAD_Init>:
  * @param  pParams       Pointer on PD params based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 801187c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801187e:	b08b      	sub	sp, #44	@ 0x2c
 8011880:	af00      	add	r7, sp, #0
 8011882:	60b9      	str	r1, [r7, #8]
 8011884:	607a      	str	r2, [r7, #4]
 8011886:	603b      	str	r3, [r7, #0]
 8011888:	240f      	movs	r4, #15
 801188a:	193b      	adds	r3, r7, r4
 801188c:	1c02      	adds	r2, r0, #0
 801188e:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8011890:	193b      	adds	r3, r7, r4
 8011892:	781a      	ldrb	r2, [r3, #0]
 8011894:	0013      	movs	r3, r2
 8011896:	005b      	lsls	r3, r3, #1
 8011898:	189b      	adds	r3, r3, r2
 801189a:	009b      	lsls	r3, r3, #2
 801189c:	4a65      	ldr	r2, [pc, #404]	@ (8011a34 <CAD_Init+0x1b8>)
 801189e:	189b      	adds	r3, r3, r2
 80118a0:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 80118a2:	193b      	adds	r3, r7, r4
 80118a4:	781a      	ldrb	r2, [r3, #0]
 80118a6:	4964      	ldr	r1, [pc, #400]	@ (8011a38 <CAD_Init+0x1bc>)
 80118a8:	0013      	movs	r3, r2
 80118aa:	011b      	lsls	r3, r3, #4
 80118ac:	1a9b      	subs	r3, r3, r2
 80118ae:	009b      	lsls	r3, r3, #2
 80118b0:	18cb      	adds	r3, r1, r3
 80118b2:	3310      	adds	r3, #16
 80118b4:	687a      	ldr	r2, [r7, #4]
 80118b6:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 80118b8:	193b      	adds	r3, r7, r4
 80118ba:	781a      	ldrb	r2, [r3, #0]
 80118bc:	495e      	ldr	r1, [pc, #376]	@ (8011a38 <CAD_Init+0x1bc>)
 80118be:	0013      	movs	r3, r2
 80118c0:	011b      	lsls	r3, r3, #4
 80118c2:	1a9b      	subs	r3, r3, r2
 80118c4:	009b      	lsls	r3, r3, #2
 80118c6:	18cb      	adds	r3, r1, r3
 80118c8:	330c      	adds	r3, #12
 80118ca:	68ba      	ldr	r2, [r7, #8]
 80118cc:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 80118ce:	193b      	adds	r3, r7, r4
 80118d0:	781a      	ldrb	r2, [r3, #0]
 80118d2:	4959      	ldr	r1, [pc, #356]	@ (8011a38 <CAD_Init+0x1bc>)
 80118d4:	0013      	movs	r3, r2
 80118d6:	011b      	lsls	r3, r3, #4
 80118d8:	1a9b      	subs	r3, r3, r2
 80118da:	009b      	lsls	r3, r3, #2
 80118dc:	18cb      	adds	r3, r1, r3
 80118de:	330c      	adds	r3, #12
 80118e0:	6819      	ldr	r1, [r3, #0]
 80118e2:	193b      	adds	r3, r7, r4
 80118e4:	781a      	ldrb	r2, [r3, #0]
 80118e6:	4854      	ldr	r0, [pc, #336]	@ (8011a38 <CAD_Init+0x1bc>)
 80118e8:	0013      	movs	r3, r2
 80118ea:	011b      	lsls	r3, r3, #4
 80118ec:	1a9b      	subs	r3, r3, r2
 80118ee:	009b      	lsls	r3, r3, #2
 80118f0:	18c3      	adds	r3, r0, r3
 80118f2:	3310      	adds	r3, #16
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	794a      	ldrb	r2, [r1, #5]
 80118f8:	0612      	lsls	r2, r2, #24
 80118fa:	0f92      	lsrs	r2, r2, #30
 80118fc:	b2d2      	uxtb	r2, r2
 80118fe:	2103      	movs	r1, #3
 8011900:	400a      	ands	r2, r1
 8011902:	0010      	movs	r0, r2
 8011904:	789a      	ldrb	r2, [r3, #2]
 8011906:	2103      	movs	r1, #3
 8011908:	438a      	bics	r2, r1
 801190a:	1c11      	adds	r1, r2, #0
 801190c:	1c02      	adds	r2, r0, #0
 801190e:	430a      	orrs	r2, r1
 8011910:	709a      	strb	r2, [r3, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 8011912:	193b      	adds	r3, r7, r4
 8011914:	781a      	ldrb	r2, [r3, #0]
 8011916:	4948      	ldr	r1, [pc, #288]	@ (8011a38 <CAD_Init+0x1bc>)
 8011918:	0013      	movs	r3, r2
 801191a:	011b      	lsls	r3, r3, #4
 801191c:	1a9b      	subs	r3, r3, r2
 801191e:	009b      	lsls	r3, r3, #2
 8011920:	18cb      	adds	r3, r1, r3
 8011922:	3310      	adds	r3, #16
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	789a      	ldrb	r2, [r3, #2]
 8011928:	210c      	movs	r1, #12
 801192a:	438a      	bics	r2, r1
 801192c:	709a      	strb	r2, [r3, #2]

  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 801192e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011930:	220c      	movs	r2, #12
 8011932:	2100      	movs	r1, #0
 8011934:	0018      	movs	r0, r3
 8011936:	f003 fc49 	bl	80151cc <memset>

  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 801193a:	193b      	adds	r3, r7, r4
 801193c:	781a      	ldrb	r2, [r3, #0]
 801193e:	493e      	ldr	r1, [pc, #248]	@ (8011a38 <CAD_Init+0x1bc>)
 8011940:	0013      	movs	r3, r2
 8011942:	011b      	lsls	r3, r3, #4
 8011944:	1a9b      	subs	r3, r3, r2
 8011946:	009b      	lsls	r3, r3, #2
 8011948:	18cb      	adds	r3, r1, r3
 801194a:	332c      	adds	r3, #44	@ 0x2c
 801194c:	683a      	ldr	r2, [r7, #0]
 801194e:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 8011950:	0025      	movs	r5, r4
 8011952:	193b      	adds	r3, r7, r4
 8011954:	781c      	ldrb	r4, [r3, #0]
 8011956:	197b      	adds	r3, r7, r5
 8011958:	781b      	ldrb	r3, [r3, #0]
 801195a:	0018      	movs	r0, r3
 801195c:	f000 fc08 	bl	8012170 <USBPD_HW_GetUSPDInstance>
 8011960:	0001      	movs	r1, r0
 8011962:	4a35      	ldr	r2, [pc, #212]	@ (8011a38 <CAD_Init+0x1bc>)
 8011964:	0023      	movs	r3, r4
 8011966:	011b      	lsls	r3, r3, #4
 8011968:	1b1b      	subs	r3, r3, r4
 801196a:	009b      	lsls	r3, r3, #2
 801196c:	5099      	str	r1, [r3, r2]

  /* Initialize usbpd */
  LL_UCPD_StructInit(&settings);
 801196e:	2614      	movs	r6, #20
 8011970:	19bb      	adds	r3, r7, r6
 8011972:	0018      	movs	r0, r3
 8011974:	f7fc fd9e 	bl	800e4b4 <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 8011978:	002c      	movs	r4, r5
 801197a:	193b      	adds	r3, r7, r4
 801197c:	781a      	ldrb	r2, [r3, #0]
 801197e:	492e      	ldr	r1, [pc, #184]	@ (8011a38 <CAD_Init+0x1bc>)
 8011980:	0013      	movs	r3, r2
 8011982:	011b      	lsls	r3, r3, #4
 8011984:	1a9b      	subs	r3, r3, r2
 8011986:	009b      	lsls	r3, r3, #2
 8011988:	585b      	ldr	r3, [r3, r1]
 801198a:	19ba      	adds	r2, r7, r6
 801198c:	0011      	movs	r1, r2
 801198e:	0018      	movs	r0, r3
 8011990:	f7fc fd56 	bl	800e440 <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 8011994:	193b      	adds	r3, r7, r4
 8011996:	781a      	ldrb	r2, [r3, #0]
 8011998:	4927      	ldr	r1, [pc, #156]	@ (8011a38 <CAD_Init+0x1bc>)
 801199a:	0013      	movs	r3, r2
 801199c:	011b      	lsls	r3, r3, #4
 801199e:	1a9b      	subs	r3, r3, r2
 80119a0:	009b      	lsls	r3, r3, #2
 80119a2:	585b      	ldr	r3, [r3, r1]
 80119a4:	22f8      	movs	r2, #248	@ 0xf8
 80119a6:	0452      	lsls	r2, r2, #17
 80119a8:	0011      	movs	r1, r2
 80119aa:	0018      	movs	r0, r3
 80119ac:	f7ff ff20 	bl	80117f0 <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80119b0:	193b      	adds	r3, r7, r4
 80119b2:	781a      	ldrb	r2, [r3, #0]
 80119b4:	4920      	ldr	r1, [pc, #128]	@ (8011a38 <CAD_Init+0x1bc>)
 80119b6:	0013      	movs	r3, r2
 80119b8:	011b      	lsls	r3, r3, #4
 80119ba:	1a9b      	subs	r3, r3, r2
 80119bc:	009b      	lsls	r3, r3, #2
 80119be:	585b      	ldr	r3, [r3, r1]
 80119c0:	22c0      	movs	r2, #192	@ 0xc0
 80119c2:	0112      	lsls	r2, r2, #4
 80119c4:	0011      	movs	r1, r2
 80119c6:	0018      	movs	r0, r3
 80119c8:	f7ff ff26 	bl	8011818 <LL_UCPD_SetccEnable>
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */


  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 80119cc:	193b      	adds	r3, r7, r4
 80119ce:	781b      	ldrb	r3, [r3, #0]
 80119d0:	0018      	movs	r0, r3
 80119d2:	f003 f944 	bl	8014c5e <BSP_USBPD_PWR_Init>
#ifdef USBPD_PWR_CAPTIVE_CABLE_ENABLED
  BSP_USBPD_PWR_CaptiveCablePreConfig(PortNum);
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 80119d6:	193b      	adds	r3, r7, r4
 80119d8:	781a      	ldrb	r2, [r3, #0]
 80119da:	4917      	ldr	r1, [pc, #92]	@ (8011a38 <CAD_Init+0x1bc>)
 80119dc:	0013      	movs	r3, r2
 80119de:	011b      	lsls	r3, r3, #4
 80119e0:	1a9b      	subs	r3, r3, r2
 80119e2:	009b      	lsls	r3, r3, #2
 80119e4:	585b      	ldr	r3, [r3, r1]
 80119e6:	0018      	movs	r0, r3
 80119e8:	f7ff fef2 	bl	80117d0 <LL_UCPD_Enable>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 80119ec:	193b      	adds	r3, r7, r4
 80119ee:	781b      	ldrb	r3, [r3, #0]
 80119f0:	0018      	movs	r0, r3
 80119f2:	f001 fd87 	bl	8013504 <USBPDM1_AssertRd>
    }
    else
#endif /* _SRC */
    {
#if defined(_SNK)
      _handle->CAD_PtrStateMachine = CAD_StateMachine_SNK;
 80119f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119f8:	4a10      	ldr	r2, [pc, #64]	@ (8011a3c <CAD_Init+0x1c0>)
 80119fa:	609a      	str	r2, [r3, #8]
      _handle->CAD_Accessory_SNK = Ports[PortNum].settings->CAD_AccesorySupport;
 80119fc:	193b      	adds	r3, r7, r4
 80119fe:	781a      	ldrb	r2, [r3, #0]
 8011a00:	490d      	ldr	r1, [pc, #52]	@ (8011a38 <CAD_Init+0x1bc>)
 8011a02:	0013      	movs	r3, r2
 8011a04:	011b      	lsls	r3, r3, #4
 8011a06:	1a9b      	subs	r3, r3, r2
 8011a08:	009b      	lsls	r3, r3, #2
 8011a0a:	18cb      	adds	r3, r1, r3
 8011a0c:	330c      	adds	r3, #12
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	795b      	ldrb	r3, [r3, #5]
 8011a12:	06db      	lsls	r3, r3, #27
 8011a14:	0fdb      	lsrs	r3, r3, #31
 8011a16:	b2da      	uxtb	r2, r3
 8011a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a1a:	01d0      	lsls	r0, r2, #7
 8011a1c:	785a      	ldrb	r2, [r3, #1]
 8011a1e:	217f      	movs	r1, #127	@ 0x7f
 8011a20:	400a      	ands	r2, r1
 8011a22:	1c11      	adds	r1, r2, #0
 8011a24:	1c02      	adds	r2, r0, #0
 8011a26:	430a      	orrs	r2, r1
 8011a28:	705a      	strb	r2, [r3, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 8011a2a:	46c0      	nop			@ (mov r8, r8)
 8011a2c:	46bd      	mov	sp, r7
 8011a2e:	b00b      	add	sp, #44	@ 0x2c
 8011a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a32:	46c0      	nop			@ (mov r8, r8)
 8011a34:	200051c8 	.word	0x200051c8
 8011a38:	200051e0 	.word	0x200051e0
 8011a3c:	08011b3d 	.word	0x08011b3d

08011a40 <CAD_Enter_ErrorRecovery>:
  * @brief  function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	b082      	sub	sp, #8
 8011a44:	af00      	add	r7, sp, #0
 8011a46:	0002      	movs	r2, r0
 8011a48:	1dfb      	adds	r3, r7, #7
 8011a4a:	701a      	strb	r2, [r3, #0]
  /* remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 8011a4c:	1dfb      	adds	r3, r7, #7
 8011a4e:	781b      	ldrb	r3, [r3, #0]
 8011a50:	0018      	movs	r0, r3
 8011a52:	f001 fe07 	bl	8013664 <USBPDM1_EnterErrorRecovery>
  /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 8011a56:	1dfb      	adds	r3, r7, #7
 8011a58:	7819      	ldrb	r1, [r3, #0]
 8011a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8011a8c <CAD_Enter_ErrorRecovery+0x4c>)
 8011a5c:	000b      	movs	r3, r1
 8011a5e:	005b      	lsls	r3, r3, #1
 8011a60:	185b      	adds	r3, r3, r1
 8011a62:	009b      	lsls	r3, r3, #2
 8011a64:	5c99      	ldrb	r1, [r3, r2]
 8011a66:	2080      	movs	r0, #128	@ 0x80
 8011a68:	4240      	negs	r0, r0
 8011a6a:	4301      	orrs	r1, r0
 8011a6c:	5499      	strb	r1, [r3, r2]
  Ports[PortNum].USBPD_CAD_WakeUp();
 8011a6e:	1dfb      	adds	r3, r7, #7
 8011a70:	781a      	ldrb	r2, [r3, #0]
 8011a72:	4907      	ldr	r1, [pc, #28]	@ (8011a90 <CAD_Enter_ErrorRecovery+0x50>)
 8011a74:	0013      	movs	r3, r2
 8011a76:	011b      	lsls	r3, r3, #4
 8011a78:	1a9b      	subs	r3, r3, r2
 8011a7a:	009b      	lsls	r3, r3, #2
 8011a7c:	18cb      	adds	r3, r1, r3
 8011a7e:	332c      	adds	r3, #44	@ 0x2c
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	4798      	blx	r3
}
 8011a84:	46c0      	nop			@ (mov r8, r8)
 8011a86:	46bd      	mov	sp, r7
 8011a88:	b002      	add	sp, #8
 8011a8a:	bd80      	pop	{r7, pc}
 8011a8c:	200051c8 	.word	0x200051c8
 8011a90:	200051e0 	.word	0x200051e0

08011a94 <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 8011a94:	b580      	push	{r7, lr}
 8011a96:	b082      	sub	sp, #8
 8011a98:	af00      	add	r7, sp, #0
 8011a9a:	0002      	movs	r2, r0
 8011a9c:	6039      	str	r1, [r7, #0]
 8011a9e:	1dfb      	adds	r3, r7, #7
 8011aa0:	701a      	strb	r2, [r3, #0]
  /* update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 8011aa2:	1dfb      	adds	r3, r7, #7
 8011aa4:	781a      	ldrb	r2, [r3, #0]
 8011aa6:	4919      	ldr	r1, [pc, #100]	@ (8011b0c <CAD_SRC_Set_ResistorRp+0x78>)
 8011aa8:	0013      	movs	r3, r2
 8011aaa:	011b      	lsls	r3, r3, #4
 8011aac:	1a9b      	subs	r3, r3, r2
 8011aae:	009b      	lsls	r3, r3, #2
 8011ab0:	18cb      	adds	r3, r1, r3
 8011ab2:	3310      	adds	r3, #16
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	683a      	ldr	r2, [r7, #0]
 8011ab8:	1c11      	adds	r1, r2, #0
 8011aba:	2203      	movs	r2, #3
 8011abc:	400a      	ands	r2, r1
 8011abe:	b2d2      	uxtb	r2, r2
 8011ac0:	2103      	movs	r1, #3
 8011ac2:	400a      	ands	r2, r1
 8011ac4:	0010      	movs	r0, r2
 8011ac6:	789a      	ldrb	r2, [r3, #2]
 8011ac8:	2103      	movs	r1, #3
 8011aca:	438a      	bics	r2, r1
 8011acc:	1c11      	adds	r1, r2, #0
 8011ace:	1c02      	adds	r2, r0, #0
 8011ad0:	430a      	orrs	r2, r1
 8011ad2:	709a      	strb	r2, [r3, #2]

  /* inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 8011ad4:	1dfb      	adds	r3, r7, #7
 8011ad6:	781a      	ldrb	r2, [r3, #0]
 8011ad8:	490d      	ldr	r1, [pc, #52]	@ (8011b10 <CAD_SRC_Set_ResistorRp+0x7c>)
 8011ada:	0013      	movs	r3, r2
 8011adc:	005b      	lsls	r3, r3, #1
 8011ade:	189b      	adds	r3, r3, r2
 8011ae0:	009b      	lsls	r3, r3, #2
 8011ae2:	18cb      	adds	r3, r1, r3
 8011ae4:	785a      	ldrb	r2, [r3, #1]
 8011ae6:	2101      	movs	r1, #1
 8011ae8:	430a      	orrs	r2, r1
 8011aea:	705a      	strb	r2, [r3, #1]
  Ports[PortNum].USBPD_CAD_WakeUp();
 8011aec:	1dfb      	adds	r3, r7, #7
 8011aee:	781a      	ldrb	r2, [r3, #0]
 8011af0:	4906      	ldr	r1, [pc, #24]	@ (8011b0c <CAD_SRC_Set_ResistorRp+0x78>)
 8011af2:	0013      	movs	r3, r2
 8011af4:	011b      	lsls	r3, r3, #4
 8011af6:	1a9b      	subs	r3, r3, r2
 8011af8:	009b      	lsls	r3, r3, #2
 8011afa:	18cb      	adds	r3, r1, r3
 8011afc:	332c      	adds	r3, #44	@ 0x2c
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	4798      	blx	r3
  return 0;
 8011b02:	2300      	movs	r3, #0
}
 8011b04:	0018      	movs	r0, r3
 8011b06:	46bd      	mov	sp, r7
 8011b08:	b002      	add	sp, #8
 8011b0a:	bd80      	pop	{r7, pc}
 8011b0c:	200051e0 	.word	0x200051e0
 8011b10:	200051c8 	.word	0x200051c8

08011b14 <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 8011b14:	b580      	push	{r7, lr}
 8011b16:	b082      	sub	sp, #8
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	0002      	movs	r2, r0
 8011b1c:	6039      	str	r1, [r7, #0]
 8011b1e:	1dfb      	adds	r3, r7, #7
 8011b20:	701a      	strb	r2, [r3, #0]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 8011b22:	683a      	ldr	r2, [r7, #0]
 8011b24:	1dfb      	adds	r3, r7, #7
 8011b26:	781b      	ldrb	r3, [r3, #0]
 8011b28:	0011      	movs	r1, r2
 8011b2a:	0018      	movs	r0, r3
 8011b2c:	f7ff ffb2 	bl	8011a94 <CAD_SRC_Set_ResistorRp>
 8011b30:	0003      	movs	r3, r0
}
 8011b32:	0018      	movs	r0, r3
 8011b34:	46bd      	mov	sp, r7
 8011b36:	b002      	add	sp, #8
 8011b38:	bd80      	pop	{r7, pc}
	...

08011b3c <CAD_StateMachine_SNK>:
  * @retval Timeout value
  */
#if defined(_SNK)
/* function to handle SNK and SNK  + ACCESSORY OPTION */
uint32_t CAD_StateMachine_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8011b3c:	b580      	push	{r7, lr}
 8011b3e:	b086      	sub	sp, #24
 8011b40:	af00      	add	r7, sp, #0
 8011b42:	60b9      	str	r1, [r7, #8]
 8011b44:	607a      	str	r2, [r7, #4]
 8011b46:	210f      	movs	r1, #15
 8011b48:	187b      	adds	r3, r7, r1
 8011b4a:	1c02      	adds	r2, r0, #0
 8011b4c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8011b4e:	187b      	adds	r3, r7, r1
 8011b50:	781a      	ldrb	r2, [r3, #0]
 8011b52:	0013      	movs	r3, r2
 8011b54:	005b      	lsls	r3, r3, #1
 8011b56:	189b      	adds	r3, r3, r2
 8011b58:	009b      	lsls	r3, r3, #2
 8011b5a:	4a1b      	ldr	r2, [pc, #108]	@ (8011bc8 <CAD_StateMachine_SNK+0x8c>)
 8011b5c:	189b      	adds	r3, r3, r2
 8011b5e:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8011b60:	2302      	movs	r3, #2
 8011b62:	617b      	str	r3, [r7, #20]
#if defined(USBPDM1_VCC_FEATURE_ENABLED)
  BSP_USBPD_PWR_VCCSetState(PortNum, 1);
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  /*Check CAD STATE*/
  switch (_handle->cstate)
 8011b64:	693b      	ldr	r3, [r7, #16]
 8011b66:	785b      	ldrb	r3, [r3, #1]
 8011b68:	069b      	lsls	r3, r3, #26
 8011b6a:	0edb      	lsrs	r3, r3, #27
 8011b6c:	b2db      	uxtb	r3, r3
 8011b6e:	2b03      	cmp	r3, #3
 8011b70:	d019      	beq.n	8011ba6 <CAD_StateMachine_SNK+0x6a>
 8011b72:	dc23      	bgt.n	8011bbc <CAD_StateMachine_SNK+0x80>
 8011b74:	2b01      	cmp	r3, #1
 8011b76:	d002      	beq.n	8011b7e <CAD_StateMachine_SNK+0x42>
 8011b78:	2b02      	cmp	r3, #2
 8011b7a:	d009      	beq.n	8011b90 <CAD_StateMachine_SNK+0x54>
#endif /* USBPDCORE_VPD */
#endif /* _ACCESSORY_SNK */

    default:
    {
      break;
 8011b7c:	e01e      	b.n	8011bbc <CAD_StateMachine_SNK+0x80>
      _timing = ManageStateDetached_SNK(PortNum);
 8011b7e:	230f      	movs	r3, #15
 8011b80:	18fb      	adds	r3, r7, r3
 8011b82:	781b      	ldrb	r3, [r3, #0]
 8011b84:	0018      	movs	r0, r3
 8011b86:	f000 f98b 	bl	8011ea0 <ManageStateDetached_SNK>
 8011b8a:	0003      	movs	r3, r0
 8011b8c:	617b      	str	r3, [r7, #20]
      break;
 8011b8e:	e016      	b.n	8011bbe <CAD_StateMachine_SNK+0x82>
      _timing = ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 8011b90:	687a      	ldr	r2, [r7, #4]
 8011b92:	68b9      	ldr	r1, [r7, #8]
 8011b94:	230f      	movs	r3, #15
 8011b96:	18fb      	adds	r3, r7, r3
 8011b98:	781b      	ldrb	r3, [r3, #0]
 8011b9a:	0018      	movs	r0, r3
 8011b9c:	f000 f9d2 	bl	8011f44 <ManageStateAttachedWait_SNK>
 8011ba0:	0003      	movs	r3, r0
 8011ba2:	617b      	str	r3, [r7, #20]
      break;
 8011ba4:	e00b      	b.n	8011bbe <CAD_StateMachine_SNK+0x82>
      _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 8011ba6:	687a      	ldr	r2, [r7, #4]
 8011ba8:	68b9      	ldr	r1, [r7, #8]
 8011baa:	230f      	movs	r3, #15
 8011bac:	18fb      	adds	r3, r7, r3
 8011bae:	781b      	ldrb	r3, [r3, #0]
 8011bb0:	0018      	movs	r0, r3
 8011bb2:	f000 fa55 	bl	8012060 <ManageStateAttached_SNK>
 8011bb6:	0003      	movs	r3, r0
 8011bb8:	617b      	str	r3, [r7, #20]
      break;
 8011bba:	e000      	b.n	8011bbe <CAD_StateMachine_SNK+0x82>
      break;
 8011bbc:	46c0      	nop			@ (mov r8, r8)
      BSP_USBPD_PWR_VCCSetState(PortNum, 0);
      break;
  }
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 8011bbe:	697b      	ldr	r3, [r7, #20]
}
 8011bc0:	0018      	movs	r0, r3
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	b006      	add	sp, #24
 8011bc6:	bd80      	pop	{r7, pc}
 8011bc8:	200051c8 	.word	0x200051c8

08011bcc <CAD_StateMachine>:
}
#endif /* _DRP */

#if !defined(USBPDCORE_LIB_NO_PD)
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8011bcc:	b590      	push	{r4, r7, lr}
 8011bce:	b087      	sub	sp, #28
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	60b9      	str	r1, [r7, #8]
 8011bd4:	607a      	str	r2, [r7, #4]
 8011bd6:	210f      	movs	r1, #15
 8011bd8:	187b      	adds	r3, r7, r1
 8011bda:	1c02      	adds	r2, r0, #0
 8011bdc:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8011bde:	187b      	adds	r3, r7, r1
 8011be0:	781a      	ldrb	r2, [r3, #0]
 8011be2:	0013      	movs	r3, r2
 8011be4:	005b      	lsls	r3, r3, #1
 8011be6:	189b      	adds	r3, r3, r2
 8011be8:	009b      	lsls	r3, r3, #2
 8011bea:	4a5d      	ldr	r2, [pc, #372]	@ (8011d60 <CAD_StateMachine+0x194>)
 8011bec:	189b      	adds	r3, r3, r2
 8011bee:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8011bf0:	2302      	movs	r3, #2
 8011bf2:	617b      	str	r3, [r7, #20]

  /* set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 8011bf4:	68bb      	ldr	r3, [r7, #8]
 8011bf6:	2200      	movs	r2, #0
 8011bf8:	701a      	strb	r2, [r3, #0]

  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 8011bfa:	187b      	adds	r3, r7, r1
 8011bfc:	781a      	ldrb	r2, [r3, #0]
 8011bfe:	4959      	ldr	r1, [pc, #356]	@ (8011d64 <CAD_StateMachine+0x198>)
 8011c00:	0013      	movs	r3, r2
 8011c02:	011b      	lsls	r3, r3, #4
 8011c04:	1a9b      	subs	r3, r3, r2
 8011c06:	009b      	lsls	r3, r3, #2
 8011c08:	18cb      	adds	r3, r1, r3
 8011c0a:	3310      	adds	r3, #16
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	781b      	ldrb	r3, [r3, #0]
 8011c10:	2210      	movs	r2, #16
 8011c12:	4013      	ands	r3, r2
 8011c14:	b2db      	uxtb	r3, r3
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d001      	beq.n	8011c1e <CAD_StateMachine+0x52>
  {
    return _timing;
 8011c1a:	697b      	ldr	r3, [r7, #20]
 8011c1c:	e09c      	b.n	8011d58 <CAD_StateMachine+0x18c>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 8011c1e:	693b      	ldr	r3, [r7, #16]
 8011c20:	781b      	ldrb	r3, [r3, #0]
 8011c22:	227f      	movs	r2, #127	@ 0x7f
 8011c24:	4393      	bics	r3, r2
 8011c26:	b2db      	uxtb	r3, r3
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d00c      	beq.n	8011c46 <CAD_StateMachine+0x7a>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 8011c2c:	693b      	ldr	r3, [r7, #16]
 8011c2e:	781a      	ldrb	r2, [r3, #0]
 8011c30:	217f      	movs	r1, #127	@ 0x7f
 8011c32:	400a      	ands	r2, r1
 8011c34:	701a      	strb	r2, [r3, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 8011c36:	693b      	ldr	r3, [r7, #16]
 8011c38:	785a      	ldrb	r2, [r3, #1]
 8011c3a:	213e      	movs	r1, #62	@ 0x3e
 8011c3c:	438a      	bics	r2, r1
 8011c3e:	1c11      	adds	r1, r2, #0
 8011c40:	2218      	movs	r2, #24
 8011c42:	430a      	orrs	r2, r1
 8011c44:	705a      	strb	r2, [r3, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 8011c46:	693b      	ldr	r3, [r7, #16]
 8011c48:	785b      	ldrb	r3, [r3, #1]
 8011c4a:	069b      	lsls	r3, r3, #26
 8011c4c:	0edb      	lsrs	r3, r3, #27
 8011c4e:	b2db      	uxtb	r3, r3
 8011c50:	2b0d      	cmp	r3, #13
 8011c52:	d05c      	beq.n	8011d0e <CAD_StateMachine+0x142>
 8011c54:	dc72      	bgt.n	8011d3c <CAD_StateMachine+0x170>
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d002      	beq.n	8011c60 <CAD_StateMachine+0x94>
 8011c5a:	2b0c      	cmp	r3, #12
 8011c5c:	d02b      	beq.n	8011cb6 <CAD_StateMachine+0xea>
 8011c5e:	e06d      	b.n	8011d3c <CAD_StateMachine+0x170>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 8011c60:	240f      	movs	r4, #15
 8011c62:	193b      	adds	r3, r7, r4
 8011c64:	781a      	ldrb	r2, [r3, #0]
 8011c66:	493f      	ldr	r1, [pc, #252]	@ (8011d64 <CAD_StateMachine+0x198>)
 8011c68:	0013      	movs	r3, r2
 8011c6a:	011b      	lsls	r3, r3, #4
 8011c6c:	1a9b      	subs	r3, r3, r2
 8011c6e:	009b      	lsls	r3, r3, #2
 8011c70:	585b      	ldr	r3, [r3, r1]
 8011c72:	0018      	movs	r0, r3
 8011c74:	f7ff fde4 	bl	8011840 <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 8011c78:	193b      	adds	r3, r7, r4
 8011c7a:	781a      	ldrb	r2, [r3, #0]
 8011c7c:	4939      	ldr	r1, [pc, #228]	@ (8011d64 <CAD_StateMachine+0x198>)
 8011c7e:	0013      	movs	r3, r2
 8011c80:	011b      	lsls	r3, r3, #4
 8011c82:	1a9b      	subs	r3, r3, r2
 8011c84:	009b      	lsls	r3, r3, #2
 8011c86:	585b      	ldr	r3, [r3, r1]
 8011c88:	0018      	movs	r0, r3
 8011c8a:	f7ff fde8 	bl	801185e <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      if (0 == PortNum)
 8011c8e:	193b      	adds	r3, r7, r4
 8011c90:	781b      	ldrb	r3, [r3, #0]
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d106      	bne.n	8011ca4 <CAD_StateMachine+0xd8>
      {
        UCPD_INSTANCE0_ENABLEIRQ;
 8011c96:	2102      	movs	r1, #2
 8011c98:	2008      	movs	r0, #8
 8011c9a:	f7ff fd2b 	bl	80116f4 <__NVIC_SetPriority>
 8011c9e:	2008      	movs	r0, #8
 8011ca0:	f7ff fd0e 	bl	80116c0 <__NVIC_EnableIRQ>
      }
#endif /* USBPD_PORT_COUNT > 1 */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8011ca4:	693b      	ldr	r3, [r7, #16]
 8011ca6:	785a      	ldrb	r2, [r3, #1]
 8011ca8:	213e      	movs	r1, #62	@ 0x3e
 8011caa:	438a      	bics	r2, r1
 8011cac:	1c11      	adds	r1, r2, #0
 8011cae:	2202      	movs	r2, #2
 8011cb0:	430a      	orrs	r2, r1
 8011cb2:	705a      	strb	r2, [r3, #1]
      break;
 8011cb4:	e04f      	b.n	8011d56 <CAD_StateMachine+0x18a>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 8011cb6:	240f      	movs	r4, #15
 8011cb8:	193b      	adds	r3, r7, r4
 8011cba:	781b      	ldrb	r3, [r3, #0]
 8011cbc:	0018      	movs	r0, r3
 8011cbe:	f001 fcd1 	bl	8013664 <USBPDM1_EnterErrorRecovery>

      /* forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 8011cc2:	193b      	adds	r3, r7, r4
 8011cc4:	781a      	ldrb	r2, [r3, #0]
 8011cc6:	4927      	ldr	r1, [pc, #156]	@ (8011d64 <CAD_StateMachine+0x198>)
 8011cc8:	0013      	movs	r3, r2
 8011cca:	011b      	lsls	r3, r3, #4
 8011ccc:	1a9b      	subs	r3, r3, r2
 8011cce:	009b      	lsls	r3, r3, #2
 8011cd0:	18cb      	adds	r3, r1, r3
 8011cd2:	3334      	adds	r3, #52	@ 0x34
 8011cd4:	2200      	movs	r2, #0
 8011cd6:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	2200      	movs	r2, #0
 8011cdc:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 8011cde:	693b      	ldr	r3, [r7, #16]
 8011ce0:	781a      	ldrb	r2, [r3, #0]
 8011ce2:	2103      	movs	r1, #3
 8011ce4:	438a      	bics	r2, r1
 8011ce6:	701a      	strb	r2, [r3, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 8011ce8:	68bb      	ldr	r3, [r7, #8]
 8011cea:	2201      	movs	r2, #1
 8011cec:	701a      	strb	r2, [r3, #0]

      /* start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8011cee:	f7f7 fd63 	bl	80097b8 <HAL_GetTick>
 8011cf2:	0002      	movs	r2, r0
 8011cf4:	693b      	ldr	r3, [r7, #16]
 8011cf6:	605a      	str	r2, [r3, #4]
      _timing = CAD_TERROR_RECOVERY_TIME;
 8011cf8:	231a      	movs	r3, #26
 8011cfa:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 8011cfc:	693b      	ldr	r3, [r7, #16]
 8011cfe:	785a      	ldrb	r2, [r3, #1]
 8011d00:	213e      	movs	r1, #62	@ 0x3e
 8011d02:	438a      	bics	r2, r1
 8011d04:	1c11      	adds	r1, r2, #0
 8011d06:	221a      	movs	r2, #26
 8011d08:	430a      	orrs	r2, r1
 8011d0a:	705a      	strb	r2, [r3, #1]
      break;
 8011d0c:	e023      	b.n	8011d56 <CAD_StateMachine+0x18a>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 8011d0e:	f7f7 fd53 	bl	80097b8 <HAL_GetTick>
 8011d12:	0002      	movs	r2, r0
 8011d14:	693b      	ldr	r3, [r7, #16]
 8011d16:	685b      	ldr	r3, [r3, #4]
 8011d18:	1ad3      	subs	r3, r2, r3
 8011d1a:	2b1a      	cmp	r3, #26
 8011d1c:	d91a      	bls.n	8011d54 <CAD_StateMachine+0x188>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 8011d1e:	230f      	movs	r3, #15
 8011d20:	18fb      	adds	r3, r7, r3
 8011d22:	781b      	ldrb	r3, [r3, #0]
 8011d24:	0018      	movs	r0, r3
 8011d26:	f001 fbed 	bl	8013504 <USBPDM1_AssertRd>
#endif /* _SNK || _DRP */
        /* switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8011d2a:	693b      	ldr	r3, [r7, #16]
 8011d2c:	785a      	ldrb	r2, [r3, #1]
 8011d2e:	213e      	movs	r1, #62	@ 0x3e
 8011d30:	438a      	bics	r2, r1
 8011d32:	1c11      	adds	r1, r2, #0
 8011d34:	2202      	movs	r2, #2
 8011d36:	430a      	orrs	r2, r1
 8011d38:	705a      	strb	r2, [r3, #1]
      }
      break;
 8011d3a:	e00b      	b.n	8011d54 <CAD_StateMachine+0x188>
    }

    default:
    {
      /* call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 8011d3c:	693b      	ldr	r3, [r7, #16]
 8011d3e:	689b      	ldr	r3, [r3, #8]
 8011d40:	687c      	ldr	r4, [r7, #4]
 8011d42:	68b9      	ldr	r1, [r7, #8]
 8011d44:	220f      	movs	r2, #15
 8011d46:	18ba      	adds	r2, r7, r2
 8011d48:	7810      	ldrb	r0, [r2, #0]
 8011d4a:	0022      	movs	r2, r4
 8011d4c:	4798      	blx	r3
 8011d4e:	0003      	movs	r3, r0
 8011d50:	617b      	str	r3, [r7, #20]
      break;
 8011d52:	e000      	b.n	8011d56 <CAD_StateMachine+0x18a>
      break;
 8011d54:	46c0      	nop			@ (mov r8, r8)
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 8011d56:	697b      	ldr	r3, [r7, #20]
}
 8011d58:	0018      	movs	r0, r3
 8011d5a:	46bd      	mov	sp, r7
 8011d5c:	b007      	add	sp, #28
 8011d5e:	bd90      	pop	{r4, r7, pc}
 8011d60:	200051c8 	.word	0x200051c8
 8011d64:	200051e0 	.word	0x200051e0

08011d68 <CAD_Check_HW_SNK>:
  * @param  PortNum                     port
  * @retval none
  */
#if defined(_DRP) || defined(_SNK)
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 8011d68:	b580      	push	{r7, lr}
 8011d6a:	b086      	sub	sp, #24
 8011d6c:	af00      	add	r7, sp, #0
 8011d6e:	0002      	movs	r2, r0
 8011d70:	1dfb      	adds	r3, r7, #7
 8011d72:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8011d74:	1dfb      	adds	r3, r7, #7
 8011d76:	781a      	ldrb	r2, [r3, #0]
 8011d78:	0013      	movs	r3, r2
 8011d7a:	005b      	lsls	r3, r3, #1
 8011d7c:	189b      	adds	r3, r3, r2
 8011d7e:	009b      	lsls	r3, r3, #2
 8011d80:	4a45      	ldr	r2, [pc, #276]	@ (8011e98 <CAD_Check_HW_SNK+0x130>)
 8011d82:	189b      	adds	r3, r3, r2
 8011d84:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 8011d86:	1dfb      	adds	r3, r7, #7
 8011d88:	781a      	ldrb	r2, [r3, #0]
 8011d8a:	4944      	ldr	r1, [pc, #272]	@ (8011e9c <CAD_Check_HW_SNK+0x134>)
 8011d8c:	0013      	movs	r3, r2
 8011d8e:	011b      	lsls	r3, r3, #4
 8011d90:	1a9b      	subs	r3, r3, r2
 8011d92:	009b      	lsls	r3, r3, #2
 8011d94:	585b      	ldr	r3, [r3, r1]
 8011d96:	695a      	ldr	r2, [r3, #20]
 8011d98:	23c0      	movs	r3, #192	@ 0xc0
 8011d9a:	029b      	lsls	r3, r3, #10
 8011d9c:	4013      	ands	r3, r2
 8011d9e:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 8011da0:	1dfb      	adds	r3, r7, #7
 8011da2:	781a      	ldrb	r2, [r3, #0]
 8011da4:	493d      	ldr	r1, [pc, #244]	@ (8011e9c <CAD_Check_HW_SNK+0x134>)
 8011da6:	0013      	movs	r3, r2
 8011da8:	011b      	lsls	r3, r3, #4
 8011daa:	1a9b      	subs	r3, r3, r2
 8011dac:	009b      	lsls	r3, r3, #2
 8011dae:	585b      	ldr	r3, [r3, r1]
 8011db0:	695a      	ldr	r2, [r3, #20]
 8011db2:	23c0      	movs	r3, #192	@ 0xc0
 8011db4:	031b      	lsls	r3, r3, #12
 8011db6:	4013      	ands	r3, r2
 8011db8:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 8011dba:	697b      	ldr	r3, [r7, #20]
 8011dbc:	781a      	ldrb	r2, [r3, #0]
 8011dbe:	2103      	movs	r1, #3
 8011dc0:	438a      	bics	r2, r1
 8011dc2:	701a      	strb	r2, [r3, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 8011dc4:	697b      	ldr	r3, [r7, #20]
 8011dc6:	781a      	ldrb	r2, [r3, #0]
 8011dc8:	211c      	movs	r1, #28
 8011dca:	438a      	bics	r2, r1
 8011dcc:	701a      	strb	r2, [r3, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 8011dce:	693b      	ldr	r3, [r7, #16]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d02c      	beq.n	8011e2e <CAD_Check_HW_SNK+0xc6>
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d129      	bne.n	8011e2e <CAD_Check_HW_SNK+0xc6>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 8011dda:	697b      	ldr	r3, [r7, #20]
 8011ddc:	781a      	ldrb	r2, [r3, #0]
 8011dde:	211c      	movs	r1, #28
 8011de0:	438a      	bics	r2, r1
 8011de2:	1c11      	adds	r1, r2, #0
 8011de4:	2204      	movs	r2, #4
 8011de6:	430a      	orrs	r2, r1
 8011de8:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC1;
 8011dea:	697b      	ldr	r3, [r7, #20]
 8011dec:	781a      	ldrb	r2, [r3, #0]
 8011dee:	2103      	movs	r1, #3
 8011df0:	438a      	bics	r2, r1
 8011df2:	1c11      	adds	r1, r2, #0
 8011df4:	2201      	movs	r2, #1
 8011df6:	430a      	orrs	r2, r1
 8011df8:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 8011dfa:	693b      	ldr	r3, [r7, #16]
 8011dfc:	0c18      	lsrs	r0, r3, #16
 8011dfe:	1dfb      	adds	r3, r7, #7
 8011e00:	781a      	ldrb	r2, [r3, #0]
 8011e02:	4926      	ldr	r1, [pc, #152]	@ (8011e9c <CAD_Check_HW_SNK+0x134>)
 8011e04:	0013      	movs	r3, r2
 8011e06:	011b      	lsls	r3, r3, #4
 8011e08:	1a9b      	subs	r3, r3, r2
 8011e0a:	009b      	lsls	r3, r3, #2
 8011e0c:	18cb      	adds	r3, r1, r3
 8011e0e:	3310      	adds	r3, #16
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	1c01      	adds	r1, r0, #0
 8011e14:	2203      	movs	r2, #3
 8011e16:	400a      	ands	r2, r1
 8011e18:	b2d2      	uxtb	r2, r2
 8011e1a:	2103      	movs	r1, #3
 8011e1c:	400a      	ands	r2, r1
 8011e1e:	0090      	lsls	r0, r2, #2
 8011e20:	789a      	ldrb	r2, [r3, #2]
 8011e22:	210c      	movs	r1, #12
 8011e24:	438a      	bics	r2, r1
 8011e26:	1c11      	adds	r1, r2, #0
 8011e28:	1c02      	adds	r2, r0, #0
 8011e2a:	430a      	orrs	r2, r1
 8011e2c:	709a      	strb	r2, [r3, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 8011e2e:	693b      	ldr	r3, [r7, #16]
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d12c      	bne.n	8011e8e <CAD_Check_HW_SNK+0x126>
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	2b00      	cmp	r3, #0
 8011e38:	d029      	beq.n	8011e8e <CAD_Check_HW_SNK+0x126>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 8011e3a:	697b      	ldr	r3, [r7, #20]
 8011e3c:	781a      	ldrb	r2, [r3, #0]
 8011e3e:	211c      	movs	r1, #28
 8011e40:	438a      	bics	r2, r1
 8011e42:	1c11      	adds	r1, r2, #0
 8011e44:	2204      	movs	r2, #4
 8011e46:	430a      	orrs	r2, r1
 8011e48:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC2;
 8011e4a:	697b      	ldr	r3, [r7, #20]
 8011e4c:	781a      	ldrb	r2, [r3, #0]
 8011e4e:	2103      	movs	r1, #3
 8011e50:	438a      	bics	r2, r1
 8011e52:	1c11      	adds	r1, r2, #0
 8011e54:	2202      	movs	r2, #2
 8011e56:	430a      	orrs	r2, r1
 8011e58:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	0c98      	lsrs	r0, r3, #18
 8011e5e:	1dfb      	adds	r3, r7, #7
 8011e60:	781a      	ldrb	r2, [r3, #0]
 8011e62:	490e      	ldr	r1, [pc, #56]	@ (8011e9c <CAD_Check_HW_SNK+0x134>)
 8011e64:	0013      	movs	r3, r2
 8011e66:	011b      	lsls	r3, r3, #4
 8011e68:	1a9b      	subs	r3, r3, r2
 8011e6a:	009b      	lsls	r3, r3, #2
 8011e6c:	18cb      	adds	r3, r1, r3
 8011e6e:	3310      	adds	r3, #16
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	1c01      	adds	r1, r0, #0
 8011e74:	2203      	movs	r2, #3
 8011e76:	400a      	ands	r2, r1
 8011e78:	b2d2      	uxtb	r2, r2
 8011e7a:	2103      	movs	r1, #3
 8011e7c:	400a      	ands	r2, r1
 8011e7e:	0090      	lsls	r0, r2, #2
 8011e80:	789a      	ldrb	r2, [r3, #2]
 8011e82:	210c      	movs	r1, #12
 8011e84:	438a      	bics	r2, r1
 8011e86:	1c11      	adds	r1, r2, #0
 8011e88:	1c02      	adds	r2, r0, #0
 8011e8a:	430a      	orrs	r2, r1
 8011e8c:	709a      	strb	r2, [r3, #2]
  }
}
 8011e8e:	46c0      	nop			@ (mov r8, r8)
 8011e90:	46bd      	mov	sp, r7
 8011e92:	b006      	add	sp, #24
 8011e94:	bd80      	pop	{r7, pc}
 8011e96:	46c0      	nop			@ (mov r8, r8)
 8011e98:	200051c8 	.word	0x200051c8
 8011e9c:	200051e0 	.word	0x200051e0

08011ea0 <ManageStateDetached_SNK>:
}
#endif /* _DRP || _SRC */

#if defined(_DRP) || defined(_SNK)
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 8011ea0:	b580      	push	{r7, lr}
 8011ea2:	b084      	sub	sp, #16
 8011ea4:	af00      	add	r7, sp, #0
 8011ea6:	0002      	movs	r2, r0
 8011ea8:	1dfb      	adds	r3, r7, #7
 8011eaa:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8011eac:	1dfb      	adds	r3, r7, #7
 8011eae:	781a      	ldrb	r2, [r3, #0]
 8011eb0:	0013      	movs	r3, r2
 8011eb2:	005b      	lsls	r3, r3, #1
 8011eb4:	189b      	adds	r3, r3, r2
 8011eb6:	009b      	lsls	r3, r3, #2
 8011eb8:	4a21      	ldr	r2, [pc, #132]	@ (8011f40 <ManageStateDetached_SNK+0xa0>)
 8011eba:	189b      	adds	r3, r3, r2
 8011ebc:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8011ebe:	2302      	movs	r3, #2
 8011ec0:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 8011ec2:	1dfb      	adds	r3, r7, #7
 8011ec4:	781b      	ldrb	r3, [r3, #0]
 8011ec6:	0018      	movs	r0, r3
 8011ec8:	f7ff ff4e 	bl	8011d68 <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 8011ecc:	68bb      	ldr	r3, [r7, #8]
 8011ece:	781b      	ldrb	r3, [r3, #0]
 8011ed0:	221c      	movs	r2, #28
 8011ed2:	4013      	ands	r3, r2
 8011ed4:	b2db      	uxtb	r3, r3
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d103      	bne.n	8011ee2 <ManageStateDetached_SNK+0x42>
    /* value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 8011eda:	2301      	movs	r3, #1
 8011edc:	425b      	negs	r3, r3
 8011ede:	60fb      	str	r3, [r7, #12]
 8011ee0:	e029      	b.n	8011f36 <ManageStateDetached_SNK+0x96>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 8011ee2:	f7f7 fc69 	bl	80097b8 <HAL_GetTick>
 8011ee6:	0002      	movs	r2, r0
 8011ee8:	68bb      	ldr	r3, [r7, #8]
 8011eea:	605a      	str	r2, [r3, #4]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 8011eec:	68bb      	ldr	r3, [r7, #8]
 8011eee:	785a      	ldrb	r2, [r3, #1]
 8011ef0:	213e      	movs	r1, #62	@ 0x3e
 8011ef2:	438a      	bics	r2, r1
 8011ef4:	1c11      	adds	r1, r2, #0
 8011ef6:	2204      	movs	r2, #4
 8011ef8:	430a      	orrs	r2, r1
 8011efa:	705a      	strb	r2, [r3, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 8011efc:	2001      	movs	r0, #1
 8011efe:	f7f7 fc65 	bl	80097cc <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 8011f02:	1dfb      	adds	r3, r7, #7
 8011f04:	781b      	ldrb	r3, [r3, #0]
 8011f06:	0018      	movs	r0, r3
 8011f08:	f7ff ff2e 	bl	8011d68 <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 8011f0c:	68bb      	ldr	r3, [r7, #8]
 8011f0e:	781b      	ldrb	r3, [r3, #0]
 8011f10:	221c      	movs	r2, #28
 8011f12:	4013      	ands	r3, r2
 8011f14:	b2db      	uxtb	r3, r3
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d108      	bne.n	8011f2c <ManageStateDetached_SNK+0x8c>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8011f1a:	68bb      	ldr	r3, [r7, #8]
 8011f1c:	785a      	ldrb	r2, [r3, #1]
 8011f1e:	213e      	movs	r1, #62	@ 0x3e
 8011f20:	438a      	bics	r2, r1
 8011f22:	1c11      	adds	r1, r2, #0
 8011f24:	2202      	movs	r2, #2
 8011f26:	430a      	orrs	r2, r1
 8011f28:	705a      	strb	r2, [r3, #1]
 8011f2a:	e004      	b.n	8011f36 <ManageStateDetached_SNK+0x96>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 8011f2c:	1dfb      	adds	r3, r7, #7
 8011f2e:	781b      	ldrb	r3, [r3, #0]
 8011f30:	0018      	movs	r0, r3
 8011f32:	f002 fea5 	bl	8014c80 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 8011f36:	68fb      	ldr	r3, [r7, #12]
}
 8011f38:	0018      	movs	r0, r3
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	b004      	add	sp, #16
 8011f3e:	bd80      	pop	{r7, pc}
 8011f40:	200051c8 	.word	0x200051c8

08011f44 <ManageStateAttachedWait_SNK>:
}
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8011f44:	b590      	push	{r4, r7, lr}
 8011f46:	b089      	sub	sp, #36	@ 0x24
 8011f48:	af00      	add	r7, sp, #0
 8011f4a:	60b9      	str	r1, [r7, #8]
 8011f4c:	607a      	str	r2, [r7, #4]
 8011f4e:	240f      	movs	r4, #15
 8011f50:	193b      	adds	r3, r7, r4
 8011f52:	1c02      	adds	r2, r0, #0
 8011f54:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8011f56:	193b      	adds	r3, r7, r4
 8011f58:	781a      	ldrb	r2, [r3, #0]
 8011f5a:	0013      	movs	r3, r2
 8011f5c:	005b      	lsls	r3, r3, #1
 8011f5e:	189b      	adds	r3, r3, r2
 8011f60:	009b      	lsls	r3, r3, #2
 8011f62:	4a3e      	ldr	r2, [pc, #248]	@ (801205c <ManageStateAttachedWait_SNK+0x118>)
 8011f64:	189b      	adds	r3, r3, r2
 8011f66:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8011f68:	2302      	movs	r3, #2
 8011f6a:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 8011f6c:	f7f7 fc24 	bl	80097b8 <HAL_GetTick>
 8011f70:	0002      	movs	r2, r0
 8011f72:	69bb      	ldr	r3, [r7, #24]
 8011f74:	685b      	ldr	r3, [r3, #4]
 8011f76:	1ad3      	subs	r3, r2, r3
 8011f78:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 8011f7a:	193b      	adds	r3, r7, r4
 8011f7c:	781b      	ldrb	r3, [r3, #0]
 8011f7e:	0018      	movs	r0, r3
 8011f80:	f7ff fef2 	bl	8011d68 <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 8011f84:	69bb      	ldr	r3, [r7, #24]
 8011f86:	781b      	ldrb	r3, [r3, #0]
 8011f88:	221c      	movs	r2, #28
 8011f8a:	4013      	ands	r3, r2
 8011f8c:	b2db      	uxtb	r3, r3
 8011f8e:	2b04      	cmp	r3, #4
 8011f90:	d130      	bne.n	8011ff4 <ManageStateAttachedWait_SNK+0xb0>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 8011f92:	697b      	ldr	r3, [r7, #20]
 8011f94:	2b78      	cmp	r3, #120	@ 0x78
 8011f96:	d927      	bls.n	8011fe8 <ManageStateAttachedWait_SNK+0xa4>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 8011f98:	193b      	adds	r3, r7, r4
 8011f9a:	781b      	ldrb	r3, [r3, #0]
 8011f9c:	2101      	movs	r1, #1
 8011f9e:	0018      	movs	r0, r3
 8011fa0:	f002 fcd0 	bl	8014944 <USBPD_PWR_IF_GetVBUSStatus>
 8011fa4:	0003      	movs	r3, r0
 8011fa6:	2b01      	cmp	r3, #1
 8011fa8:	d11e      	bne.n	8011fe8 <ManageStateAttachedWait_SNK+0xa4>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 8011faa:	69bb      	ldr	r3, [r7, #24]
 8011fac:	781b      	ldrb	r3, [r3, #0]
 8011fae:	079b      	lsls	r3, r3, #30
 8011fb0:	0f9b      	lsrs	r3, r3, #30
 8011fb2:	b2db      	uxtb	r3, r3
 8011fb4:	001a      	movs	r2, r3
 8011fb6:	193b      	adds	r3, r7, r4
 8011fb8:	781b      	ldrb	r3, [r3, #0]
 8011fba:	0011      	movs	r1, r2
 8011fbc:	0018      	movs	r0, r3
 8011fbe:	f001 fbf3 	bl	80137a8 <HW_SignalAttachement>
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 8011fc2:	69bb      	ldr	r3, [r7, #24]
 8011fc4:	785a      	ldrb	r2, [r3, #1]
 8011fc6:	213e      	movs	r1, #62	@ 0x3e
 8011fc8:	438a      	bics	r2, r1
 8011fca:	1c11      	adds	r1, r2, #0
 8011fcc:	2206      	movs	r2, #6
 8011fce:	430a      	orrs	r2, r1
 8011fd0:	705a      	strb	r2, [r3, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 8011fd2:	68bb      	ldr	r3, [r7, #8]
 8011fd4:	2202      	movs	r2, #2
 8011fd6:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 8011fd8:	69bb      	ldr	r3, [r7, #24]
 8011fda:	781b      	ldrb	r3, [r3, #0]
 8011fdc:	079b      	lsls	r3, r3, #30
 8011fde:	0f9b      	lsrs	r3, r3, #30
 8011fe0:	b2db      	uxtb	r3, r3
 8011fe2:	001a      	movs	r2, r3
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8011fe8:	69bb      	ldr	r3, [r7, #24]
 8011fea:	781a      	ldrb	r2, [r3, #0]
 8011fec:	2120      	movs	r1, #32
 8011fee:	438a      	bics	r2, r1
 8011ff0:	701a      	strb	r2, [r3, #0]
 8011ff2:	e02e      	b.n	8012052 <ManageStateAttachedWait_SNK+0x10e>
  }
  else
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8011ff4:	69bb      	ldr	r3, [r7, #24]
 8011ff6:	781b      	ldrb	r3, [r3, #0]
 8011ff8:	2220      	movs	r2, #32
 8011ffa:	4013      	ands	r3, r2
 8011ffc:	b2db      	uxtb	r3, r3
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d10c      	bne.n	801201c <ManageStateAttachedWait_SNK+0xd8>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8012002:	f7f7 fbd9 	bl	80097b8 <HAL_GetTick>
 8012006:	0002      	movs	r2, r0
 8012008:	69bb      	ldr	r3, [r7, #24]
 801200a:	605a      	str	r2, [r3, #4]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 801200c:	69bb      	ldr	r3, [r7, #24]
 801200e:	781a      	ldrb	r2, [r3, #0]
 8012010:	2120      	movs	r1, #32
 8012012:	430a      	orrs	r2, r1
 8012014:	701a      	strb	r2, [r3, #0]
      _timing = CAD_TPDDEBOUCE_THRESHOLD;
 8012016:	230c      	movs	r3, #12
 8012018:	61fb      	str	r3, [r7, #28]
 801201a:	e01a      	b.n	8012052 <ManageStateAttachedWait_SNK+0x10e>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUCE_THRESHOLD))
 801201c:	f7f7 fbcc 	bl	80097b8 <HAL_GetTick>
 8012020:	0002      	movs	r2, r0
 8012022:	69bb      	ldr	r3, [r7, #24]
 8012024:	685b      	ldr	r3, [r3, #4]
 8012026:	1ad3      	subs	r3, r2, r3
 8012028:	2b0c      	cmp	r3, #12
 801202a:	d912      	bls.n	8012052 <ManageStateAttachedWait_SNK+0x10e>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 801202c:	69bb      	ldr	r3, [r7, #24]
 801202e:	781a      	ldrb	r2, [r3, #0]
 8012030:	2120      	movs	r1, #32
 8012032:	438a      	bics	r2, r1
 8012034:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8012036:	69bb      	ldr	r3, [r7, #24]
 8012038:	785a      	ldrb	r2, [r3, #1]
 801203a:	213e      	movs	r1, #62	@ 0x3e
 801203c:	438a      	bics	r2, r1
 801203e:	1c11      	adds	r1, r2, #0
 8012040:	2202      	movs	r2, #2
 8012042:	430a      	orrs	r2, r1
 8012044:	705a      	strb	r2, [r3, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8012046:	230f      	movs	r3, #15
 8012048:	18fb      	adds	r3, r7, r3
 801204a:	781b      	ldrb	r3, [r3, #0]
 801204c:	0018      	movs	r0, r3
 801204e:	f002 fe28 	bl	8014ca2 <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 8012052:	69fb      	ldr	r3, [r7, #28]
}
 8012054:	0018      	movs	r0, r3
 8012056:	46bd      	mov	sp, r7
 8012058:	b009      	add	sp, #36	@ 0x24
 801205a:	bd90      	pop	{r4, r7, pc}
 801205c:	200051c8 	.word	0x200051c8

08012060 <ManageStateAttached_SNK>:

static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8012060:	b590      	push	{r4, r7, lr}
 8012062:	b089      	sub	sp, #36	@ 0x24
 8012064:	af00      	add	r7, sp, #0
 8012066:	60b9      	str	r1, [r7, #8]
 8012068:	607a      	str	r2, [r7, #4]
 801206a:	210f      	movs	r1, #15
 801206c:	187b      	adds	r3, r7, r1
 801206e:	1c02      	adds	r2, r0, #0
 8012070:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8012072:	0008      	movs	r0, r1
 8012074:	183b      	adds	r3, r7, r0
 8012076:	781a      	ldrb	r2, [r3, #0]
 8012078:	0013      	movs	r3, r2
 801207a:	005b      	lsls	r3, r3, #1
 801207c:	189b      	adds	r3, r3, r2
 801207e:	009b      	lsls	r3, r3, #2
 8012080:	4a2e      	ldr	r2, [pc, #184]	@ (801213c <ManageStateAttached_SNK+0xdc>)
 8012082:	189b      	adds	r3, r3, r2
 8012084:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8012086:	2302      	movs	r3, #2
 8012088:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 801208a:	2300      	movs	r3, #0
 801208c:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 801208e:	183b      	adds	r3, r7, r0
 8012090:	781a      	ldrb	r2, [r3, #0]
 8012092:	492b      	ldr	r1, [pc, #172]	@ (8012140 <ManageStateAttached_SNK+0xe0>)
 8012094:	0013      	movs	r3, r2
 8012096:	011b      	lsls	r3, r3, #4
 8012098:	1a9b      	subs	r3, r3, r2
 801209a:	009b      	lsls	r3, r3, #2
 801209c:	18cb      	adds	r3, r1, r3
 801209e:	3334      	adds	r3, #52	@ 0x34
 80120a0:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 80120a2:	2b01      	cmp	r3, #1
 80120a4:	d10c      	bne.n	80120c0 <ManageStateAttached_SNK+0x60>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 80120a6:	183b      	adds	r3, r7, r0
 80120a8:	781a      	ldrb	r2, [r3, #0]
 80120aa:	4925      	ldr	r1, [pc, #148]	@ (8012140 <ManageStateAttached_SNK+0xe0>)
 80120ac:	0013      	movs	r3, r2
 80120ae:	011b      	lsls	r3, r3, #4
 80120b0:	1a9b      	subs	r3, r3, r2
 80120b2:	009b      	lsls	r3, r3, #2
 80120b4:	585b      	ldr	r3, [r3, r1]
 80120b6:	695a      	ldr	r2, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 80120b8:	23c0      	movs	r3, #192	@ 0xc0
 80120ba:	029b      	lsls	r3, r3, #10
 80120bc:	4013      	ands	r3, r2
 80120be:	e00c      	b.n	80120da <ManageStateAttached_SNK+0x7a>
 80120c0:	230f      	movs	r3, #15
 80120c2:	18fb      	adds	r3, r7, r3
 80120c4:	781a      	ldrb	r2, [r3, #0]
 80120c6:	491e      	ldr	r1, [pc, #120]	@ (8012140 <ManageStateAttached_SNK+0xe0>)
 80120c8:	0013      	movs	r3, r2
 80120ca:	011b      	lsls	r3, r3, #4
 80120cc:	1a9b      	subs	r3, r3, r2
 80120ce:	009b      	lsls	r3, r3, #2
 80120d0:	585b      	ldr	r3, [r3, r1]
 80120d2:	695a      	ldr	r2, [r3, #20]
 80120d4:	23c0      	movs	r3, #192	@ 0xc0
 80120d6:	031b      	lsls	r3, r3, #12
 80120d8:	4013      	ands	r3, r2
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 80120da:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 80120dc:	240f      	movs	r4, #15
 80120de:	193b      	adds	r3, r7, r4
 80120e0:	781b      	ldrb	r3, [r3, #0]
 80120e2:	2102      	movs	r1, #2
 80120e4:	0018      	movs	r0, r3
 80120e6:	f002 fc2d 	bl	8014944 <USBPD_PWR_IF_GetVBUSStatus>
 80120ea:	0003      	movs	r3, r0
 80120ec:	2b01      	cmp	r3, #1
 80120ee:	d11e      	bne.n	801212e <ManageStateAttached_SNK+0xce>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 80120f0:	697a      	ldr	r2, [r7, #20]
 80120f2:	693b      	ldr	r3, [r7, #16]
 80120f4:	429a      	cmp	r2, r3
 80120f6:	d11a      	bne.n	801212e <ManageStateAttached_SNK+0xce>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 80120f8:	193b      	adds	r3, r7, r4
 80120fa:	781b      	ldrb	r3, [r3, #0]
 80120fc:	0018      	movs	r0, r3
 80120fe:	f001 fcb5 	bl	8013a6c <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 8012102:	69bb      	ldr	r3, [r7, #24]
 8012104:	781a      	ldrb	r2, [r3, #0]
 8012106:	211c      	movs	r1, #28
 8012108:	438a      	bics	r2, r1
 801210a:	701a      	strb	r2, [r3, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 801210c:	69bb      	ldr	r3, [r7, #24]
 801210e:	785a      	ldrb	r2, [r3, #1]
 8012110:	213e      	movs	r1, #62	@ 0x3e
 8012112:	438a      	bics	r2, r1
 8012114:	1c11      	adds	r1, r2, #0
 8012116:	2202      	movs	r2, #2
 8012118:	430a      	orrs	r2, r1
 801211a:	705a      	strb	r2, [r3, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 801211c:	68bb      	ldr	r3, [r7, #8]
 801211e:	2201      	movs	r2, #1
 8012120:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	2200      	movs	r2, #0
 8012126:	601a      	str	r2, [r3, #0]
    _timing = 0;
 8012128:	2300      	movs	r3, #0
 801212a:	61fb      	str	r3, [r7, #28]
 801212c:	e001      	b.n	8012132 <ManageStateAttached_SNK+0xd2>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 801212e:	230a      	movs	r3, #10
 8012130:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 8012132:	69fb      	ldr	r3, [r7, #28]
}
 8012134:	0018      	movs	r0, r3
 8012136:	46bd      	mov	sp, r7
 8012138:	b009      	add	sp, #36	@ 0x24
 801213a:	bd90      	pop	{r4, r7, pc}
 801213c:	200051c8 	.word	0x200051c8
 8012140:	200051e0 	.word	0x200051e0

08012144 <LL_AHB1_GRP1_EnableClock>:
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b084      	sub	sp, #16
 8012148:	af00      	add	r7, sp, #0
 801214a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 801214c:	4b07      	ldr	r3, [pc, #28]	@ (801216c <LL_AHB1_GRP1_EnableClock+0x28>)
 801214e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8012150:	4b06      	ldr	r3, [pc, #24]	@ (801216c <LL_AHB1_GRP1_EnableClock+0x28>)
 8012152:	687a      	ldr	r2, [r7, #4]
 8012154:	430a      	orrs	r2, r1
 8012156:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8012158:	4b04      	ldr	r3, [pc, #16]	@ (801216c <LL_AHB1_GRP1_EnableClock+0x28>)
 801215a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801215c:	687a      	ldr	r2, [r7, #4]
 801215e:	4013      	ands	r3, r2
 8012160:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012162:	68fb      	ldr	r3, [r7, #12]
}
 8012164:	46c0      	nop			@ (mov r8, r8)
 8012166:	46bd      	mov	sp, r7
 8012168:	b004      	add	sp, #16
 801216a:	bd80      	pop	{r7, pc}
 801216c:	40021000 	.word	0x40021000

08012170 <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 8012170:	b580      	push	{r7, lr}
 8012172:	b082      	sub	sp, #8
 8012174:	af00      	add	r7, sp, #0
 8012176:	0002      	movs	r2, r0
 8012178:	1dfb      	adds	r3, r7, #7
 801217a:	701a      	strb	r2, [r3, #0]
#if defined(UCPD_INSTANCE0) && defined(UCPD_INSTANCE1)
  return PortNum == 0u ? UCPD_INSTANCE0 : UCPD_INSTANCE1;
#else
  return UCPD_INSTANCE0;
 801217c:	4b02      	ldr	r3, [pc, #8]	@ (8012188 <USBPD_HW_GetUSPDInstance+0x18>)
#endif /* UCPD_INSTANCE0 && UCPD_INSTANCE1 */
}
 801217e:	0018      	movs	r0, r3
 8012180:	46bd      	mov	sp, r7
 8012182:	b002      	add	sp, #8
 8012184:	bd80      	pop	{r7, pc}
 8012186:	46c0      	nop			@ (mov r8, r8)
 8012188:	4000a000 	.word	0x4000a000

0801218c <USBPD_HW_Init_DMARxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 801218c:	b590      	push	{r4, r7, lr}
 801218e:	b08f      	sub	sp, #60	@ 0x3c
 8012190:	af00      	add	r7, sp, #0
 8012192:	0002      	movs	r2, r0
 8012194:	1dfb      	adds	r3, r7, #7
 8012196:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8012198:	240c      	movs	r4, #12
 801219a:	193b      	adds	r3, r7, r4
 801219c:	0018      	movs	r0, r3
 801219e:	f7fb ffed 	bl	800e17c <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 80121a2:	193b      	adds	r3, r7, r4
 80121a4:	2200      	movs	r2, #0
 80121a6:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 80121a8:	193b      	adds	r3, r7, r4
 80121aa:	2200      	movs	r2, #0
 80121ac:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 80121ae:	193b      	adds	r3, r7, r4
 80121b0:	2200      	movs	r2, #0
 80121b2:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80121b4:	193b      	adds	r3, r7, r4
 80121b6:	2280      	movs	r2, #128	@ 0x80
 80121b8:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 80121ba:	193b      	adds	r3, r7, r4
 80121bc:	2200      	movs	r2, #0
 80121be:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80121c0:	193b      	adds	r3, r7, r4
 80121c2:	2200      	movs	r2, #0
 80121c4:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 80121c6:	193b      	adds	r3, r7, r4
 80121c8:	2200      	movs	r2, #0
 80121ca:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 80121cc:	193b      	adds	r3, r7, r4
 80121ce:	2200      	movs	r2, #0
 80121d0:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 80121d2:	193b      	adds	r3, r7, r4
 80121d4:	2200      	movs	r2, #0
 80121d6:	601a      	str	r2, [r3, #0]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 80121d8:	193b      	adds	r3, r7, r4
 80121da:	2280      	movs	r2, #128	@ 0x80
 80121dc:	0192      	lsls	r2, r2, #6
 80121de:	629a      	str	r2, [r3, #40]	@ 0x28

  switch (PortNum)
 80121e0:	1dfb      	adds	r3, r7, #7
 80121e2:	781b      	ldrb	r3, [r3, #0]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d10c      	bne.n	8012202 <USBPD_HW_Init_DMARxInstance+0x76>
  {
    case 0 :
      /* Enable the clock */
      UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 80121e8:	2001      	movs	r0, #1
 80121ea:	f7ff ffab 	bl	8012144 <LL_AHB1_GRP1_EnableClock>

      /* Initialise the DMA */
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 80121ee:	193b      	adds	r3, r7, r4
 80121f0:	223a      	movs	r2, #58	@ 0x3a
 80121f2:	625a      	str	r2, [r3, #36]	@ 0x24

      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 80121f4:	193b      	adds	r3, r7, r4
 80121f6:	4806      	ldr	r0, [pc, #24]	@ (8012210 <USBPD_HW_Init_DMARxInstance+0x84>)
 80121f8:	001a      	movs	r2, r3
 80121fa:	2100      	movs	r1, #0
 80121fc:	f7fb ff7e 	bl	800e0fc <LL_DMA_Init>
      break;
 8012200:	e000      	b.n	8012204 <USBPD_HW_Init_DMARxInstance+0x78>

      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 8012202:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_RX : UCPDDMA_INSTANCE1_CHANNEL_RX;
#else
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
 8012204:	4b03      	ldr	r3, [pc, #12]	@ (8012214 <USBPD_HW_Init_DMARxInstance+0x88>)
#endif /* UCPD_INSTANCE1 */
}
 8012206:	0018      	movs	r0, r3
 8012208:	46bd      	mov	sp, r7
 801220a:	b00f      	add	sp, #60	@ 0x3c
 801220c:	bd90      	pop	{r4, r7, pc}
 801220e:	46c0      	nop			@ (mov r8, r8)
 8012210:	40020000 	.word	0x40020000
 8012214:	40020008 	.word	0x40020008

08012218 <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 8012218:	b580      	push	{r7, lr}
 801221a:	b082      	sub	sp, #8
 801221c:	af00      	add	r7, sp, #0
 801221e:	0002      	movs	r2, r0
 8012220:	1dfb      	adds	r3, r7, #7
 8012222:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8012224:	46c0      	nop			@ (mov r8, r8)
 8012226:	46bd      	mov	sp, r7
 8012228:	b002      	add	sp, #8
 801222a:	bd80      	pop	{r7, pc}

0801222c <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 801222c:	b590      	push	{r4, r7, lr}
 801222e:	b08f      	sub	sp, #60	@ 0x3c
 8012230:	af00      	add	r7, sp, #0
 8012232:	0002      	movs	r2, r0
 8012234:	1dfb      	adds	r3, r7, #7
 8012236:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8012238:	240c      	movs	r4, #12
 801223a:	193b      	adds	r3, r7, r4
 801223c:	0018      	movs	r0, r3
 801223e:	f7fb ff9d 	bl	800e17c <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 8012242:	193b      	adds	r3, r7, r4
 8012244:	2210      	movs	r2, #16
 8012246:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 8012248:	193b      	adds	r3, r7, r4
 801224a:	2200      	movs	r2, #0
 801224c:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 801224e:	193b      	adds	r3, r7, r4
 8012250:	2200      	movs	r2, #0
 8012252:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8012254:	193b      	adds	r3, r7, r4
 8012256:	2280      	movs	r2, #128	@ 0x80
 8012258:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 801225a:	193b      	adds	r3, r7, r4
 801225c:	2200      	movs	r2, #0
 801225e:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8012260:	193b      	adds	r3, r7, r4
 8012262:	2200      	movs	r2, #0
 8012264:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 8012266:	193b      	adds	r3, r7, r4
 8012268:	2200      	movs	r2, #0
 801226a:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 801226c:	193b      	adds	r3, r7, r4
 801226e:	2200      	movs	r2, #0
 8012270:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 8012272:	193b      	adds	r3, r7, r4
 8012274:	2200      	movs	r2, #0
 8012276:	601a      	str	r2, [r3, #0]

  switch (PortNum)
 8012278:	1dfb      	adds	r3, r7, #7
 801227a:	781b      	ldrb	r3, [r3, #0]
 801227c:	2b00      	cmp	r3, #0
 801227e:	d110      	bne.n	80122a2 <USBPD_HW_Init_DMATxInstance+0x76>
  {
    case 0 :
      /* Enable the clock */
      UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 8012280:	2001      	movs	r0, #1
 8012282:	f7ff ff5f 	bl	8012144 <LL_AHB1_GRP1_EnableClock>

      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 8012286:	193b      	adds	r3, r7, r4
 8012288:	223b      	movs	r2, #59	@ 0x3b
 801228a:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 801228c:	193b      	adds	r3, r7, r4
 801228e:	2280      	movs	r2, #128	@ 0x80
 8012290:	0152      	lsls	r2, r2, #5
 8012292:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 8012294:	193b      	adds	r3, r7, r4
 8012296:	4806      	ldr	r0, [pc, #24]	@ (80122b0 <USBPD_HW_Init_DMATxInstance+0x84>)
 8012298:	001a      	movs	r2, r3
 801229a:	2101      	movs	r1, #1
 801229c:	f7fb ff2e 	bl	800e0fc <LL_DMA_Init>
      break;
 80122a0:	e000      	b.n	80122a4 <USBPD_HW_Init_DMATxInstance+0x78>
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 80122a2:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_TX : UCPDDMA_INSTANCE1_CHANNEL_TX;
#else
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
 80122a4:	4b03      	ldr	r3, [pc, #12]	@ (80122b4 <USBPD_HW_Init_DMATxInstance+0x88>)
#endif /* UCPD_INSTANCE1 */
}
 80122a6:	0018      	movs	r0, r3
 80122a8:	46bd      	mov	sp, r7
 80122aa:	b00f      	add	sp, #60	@ 0x3c
 80122ac:	bd90      	pop	{r4, r7, pc}
 80122ae:	46c0      	nop			@ (mov r8, r8)
 80122b0:	40020000 	.word	0x40020000
 80122b4:	4002001c 	.word	0x4002001c

080122b8 <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	b082      	sub	sp, #8
 80122bc:	af00      	add	r7, sp, #0
 80122be:	0002      	movs	r2, r0
 80122c0:	1dfb      	adds	r3, r7, #7
 80122c2:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 80122c4:	46c0      	nop			@ (mov r8, r8)
 80122c6:	46bd      	mov	sp, r7
 80122c8:	b002      	add	sp, #8
 80122ca:	bd80      	pop	{r7, pc}

080122cc <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 80122cc:	b580      	push	{r7, lr}
 80122ce:	b082      	sub	sp, #8
 80122d0:	af00      	add	r7, sp, #0
 80122d2:	0002      	movs	r2, r0
 80122d4:	1dfb      	adds	r3, r7, #7
 80122d6:	701a      	strb	r2, [r3, #0]
 80122d8:	1dbb      	adds	r3, r7, #6
 80122da:	1c0a      	adds	r2, r1, #0
 80122dc:	701a      	strb	r2, [r3, #0]
      }
      break;
    }
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 80122de:	46c0      	nop			@ (mov r8, r8)
  }
}
 80122e0:	46c0      	nop			@ (mov r8, r8)
 80122e2:	46bd      	mov	sp, r7
 80122e4:	b002      	add	sp, #8
 80122e6:	bd80      	pop	{r7, pc}

080122e8 <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	b082      	sub	sp, #8
 80122ec:	af00      	add	r7, sp, #0
 80122ee:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	699b      	ldr	r3, [r3, #24]
 80122f4:	2280      	movs	r2, #128	@ 0x80
 80122f6:	0212      	lsls	r2, r2, #8
 80122f8:	431a      	orrs	r2, r3
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	619a      	str	r2, [r3, #24]
}
 80122fe:	46c0      	nop			@ (mov r8, r8)
 8012300:	46bd      	mov	sp, r7
 8012302:	b002      	add	sp, #8
 8012304:	bd80      	pop	{r7, pc}

08012306 <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8012306:	b580      	push	{r7, lr}
 8012308:	b082      	sub	sp, #8
 801230a:	af00      	add	r7, sp, #0
 801230c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	699b      	ldr	r3, [r3, #24]
 8012312:	2280      	movs	r2, #128	@ 0x80
 8012314:	01d2      	lsls	r2, r2, #7
 8012316:	431a      	orrs	r2, r3
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	619a      	str	r2, [r3, #24]
}
 801231c:	46c0      	nop			@ (mov r8, r8)
 801231e:	46bd      	mov	sp, r7
 8012320:	b002      	add	sp, #8
 8012322:	bd80      	pop	{r7, pc}

08012324 <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b082      	sub	sp, #8
 8012328:	af00      	add	r7, sp, #0
 801232a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	699b      	ldr	r3, [r3, #24]
 8012330:	2280      	movs	r2, #128	@ 0x80
 8012332:	0152      	lsls	r2, r2, #5
 8012334:	431a      	orrs	r2, r3
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	619a      	str	r2, [r3, #24]
}
 801233a:	46c0      	nop			@ (mov r8, r8)
 801233c:	46bd      	mov	sp, r7
 801233e:	b002      	add	sp, #8
 8012340:	bd80      	pop	{r7, pc}

08012342 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 8012342:	b580      	push	{r7, lr}
 8012344:	b082      	sub	sp, #8
 8012346:	af00      	add	r7, sp, #0
 8012348:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	699b      	ldr	r3, [r3, #24]
 801234e:	2280      	movs	r2, #128	@ 0x80
 8012350:	0112      	lsls	r2, r2, #4
 8012352:	431a      	orrs	r2, r3
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	619a      	str	r2, [r3, #24]
}
 8012358:	46c0      	nop			@ (mov r8, r8)
 801235a:	46bd      	mov	sp, r7
 801235c:	b002      	add	sp, #8
 801235e:	bd80      	pop	{r7, pc}

08012360 <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 8012360:	b580      	push	{r7, lr}
 8012362:	b082      	sub	sp, #8
 8012364:	af00      	add	r7, sp, #0
 8012366:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	699b      	ldr	r3, [r3, #24]
 801236c:	2280      	movs	r2, #128	@ 0x80
 801236e:	00d2      	lsls	r2, r2, #3
 8012370:	431a      	orrs	r2, r3
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	619a      	str	r2, [r3, #24]
}
 8012376:	46c0      	nop			@ (mov r8, r8)
 8012378:	46bd      	mov	sp, r7
 801237a:	b002      	add	sp, #8
 801237c:	bd80      	pop	{r7, pc}

0801237e <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 801237e:	b580      	push	{r7, lr}
 8012380:	b082      	sub	sp, #8
 8012382:	af00      	add	r7, sp, #0
 8012384:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	699b      	ldr	r3, [r3, #24]
 801238a:	2280      	movs	r2, #128	@ 0x80
 801238c:	0092      	lsls	r2, r2, #2
 801238e:	431a      	orrs	r2, r3
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	619a      	str	r2, [r3, #24]
}
 8012394:	46c0      	nop			@ (mov r8, r8)
 8012396:	46bd      	mov	sp, r7
 8012398:	b002      	add	sp, #8
 801239a:	bd80      	pop	{r7, pc}

0801239c <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 801239c:	b580      	push	{r7, lr}
 801239e:	b082      	sub	sp, #8
 80123a0:	af00      	add	r7, sp, #0
 80123a2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	699b      	ldr	r3, [r3, #24]
 80123a8:	2240      	movs	r2, #64	@ 0x40
 80123aa:	431a      	orrs	r2, r3
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	619a      	str	r2, [r3, #24]
}
 80123b0:	46c0      	nop			@ (mov r8, r8)
 80123b2:	46bd      	mov	sp, r7
 80123b4:	b002      	add	sp, #8
 80123b6:	bd80      	pop	{r7, pc}

080123b8 <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 80123b8:	b580      	push	{r7, lr}
 80123ba:	b082      	sub	sp, #8
 80123bc:	af00      	add	r7, sp, #0
 80123be:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	699b      	ldr	r3, [r3, #24]
 80123c4:	2220      	movs	r2, #32
 80123c6:	431a      	orrs	r2, r3
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	619a      	str	r2, [r3, #24]
}
 80123cc:	46c0      	nop			@ (mov r8, r8)
 80123ce:	46bd      	mov	sp, r7
 80123d0:	b002      	add	sp, #8
 80123d2:	bd80      	pop	{r7, pc}

080123d4 <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 80123d4:	b580      	push	{r7, lr}
 80123d6:	b082      	sub	sp, #8
 80123d8:	af00      	add	r7, sp, #0
 80123da:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	699b      	ldr	r3, [r3, #24]
 80123e0:	2210      	movs	r2, #16
 80123e2:	431a      	orrs	r2, r3
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	619a      	str	r2, [r3, #24]
}
 80123e8:	46c0      	nop			@ (mov r8, r8)
 80123ea:	46bd      	mov	sp, r7
 80123ec:	b002      	add	sp, #8
 80123ee:	bd80      	pop	{r7, pc}

080123f0 <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 80123f0:	b580      	push	{r7, lr}
 80123f2:	b082      	sub	sp, #8
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	699b      	ldr	r3, [r3, #24]
 80123fc:	2208      	movs	r2, #8
 80123fe:	431a      	orrs	r2, r3
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	619a      	str	r2, [r3, #24]
}
 8012404:	46c0      	nop			@ (mov r8, r8)
 8012406:	46bd      	mov	sp, r7
 8012408:	b002      	add	sp, #8
 801240a:	bd80      	pop	{r7, pc}

0801240c <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 801240c:	b580      	push	{r7, lr}
 801240e:	b082      	sub	sp, #8
 8012410:	af00      	add	r7, sp, #0
 8012412:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	699b      	ldr	r3, [r3, #24]
 8012418:	2204      	movs	r2, #4
 801241a:	431a      	orrs	r2, r3
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	619a      	str	r2, [r3, #24]
}
 8012420:	46c0      	nop			@ (mov r8, r8)
 8012422:	46bd      	mov	sp, r7
 8012424:	b002      	add	sp, #8
 8012426:	bd80      	pop	{r7, pc}

08012428 <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 8012428:	b580      	push	{r7, lr}
 801242a:	b082      	sub	sp, #8
 801242c:	af00      	add	r7, sp, #0
 801242e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	699b      	ldr	r3, [r3, #24]
 8012434:	2202      	movs	r2, #2
 8012436:	431a      	orrs	r2, r3
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	619a      	str	r2, [r3, #24]
}
 801243c:	46c0      	nop			@ (mov r8, r8)
 801243e:	46bd      	mov	sp, r7
 8012440:	b002      	add	sp, #8
 8012442:	bd80      	pop	{r7, pc}

08012444 <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 8012444:	b580      	push	{r7, lr}
 8012446:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 8012448:	2000      	movs	r0, #0
 801244a:	f000 f803 	bl	8012454 <PORTx_IRQHandler>
}
 801244e:	46c0      	nop			@ (mov r8, r8)
 8012450:	46bd      	mov	sp, r7
 8012452:	bd80      	pop	{r7, pc}

08012454 <PORTx_IRQHandler>:
{
  PORTx_IRQHandler(USBPD_PORT_1);
}

void PORTx_IRQHandler(uint8_t PortNum)
{
 8012454:	b580      	push	{r7, lr}
 8012456:	b084      	sub	sp, #16
 8012458:	af00      	add	r7, sp, #0
 801245a:	0002      	movs	r2, r0
 801245c:	1dfb      	adds	r3, r7, #7
 801245e:	701a      	strb	r2, [r3, #0]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 8012460:	1dfb      	adds	r3, r7, #7
 8012462:	781a      	ldrb	r2, [r3, #0]
 8012464:	49a6      	ldr	r1, [pc, #664]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 8012466:	0013      	movs	r3, r2
 8012468:	011b      	lsls	r3, r3, #4
 801246a:	1a9b      	subs	r3, r3, r2
 801246c:	009b      	lsls	r3, r3, #2
 801246e:	585b      	ldr	r3, [r3, r1]
 8012470:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	695b      	ldr	r3, [r3, #20]
 8012476:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag[2] = {0, 0};

  if ((hucpd->IMR & _interrupt) != 0u)
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	691b      	ldr	r3, [r3, #16]
 801247c:	68ba      	ldr	r2, [r7, #8]
 801247e:	4013      	ands	r3, r2
 8012480:	d100      	bne.n	8012484 <PORTx_IRQHandler+0x30>
 8012482:	e1fc      	b.n	801287e <PORTx_IRQHandler+0x42a>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 8012484:	68bb      	ldr	r3, [r7, #8]
 8012486:	2202      	movs	r2, #2
 8012488:	4013      	ands	r3, r2
 801248a:	d03c      	beq.n	8012506 <PORTx_IRQHandler+0xb2>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 801248c:	68fb      	ldr	r3, [r7, #12]
 801248e:	0018      	movs	r0, r3
 8012490:	f7ff ffca 	bl	8012428 <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8012494:	1dfb      	adds	r3, r7, #7
 8012496:	781a      	ldrb	r2, [r3, #0]
 8012498:	4999      	ldr	r1, [pc, #612]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 801249a:	0013      	movs	r3, r2
 801249c:	011b      	lsls	r3, r3, #4
 801249e:	1a9b      	subs	r3, r3, r2
 80124a0:	009b      	lsls	r3, r3, #2
 80124a2:	18cb      	adds	r3, r1, r3
 80124a4:	3304      	adds	r3, #4
 80124a6:	681b      	ldr	r3, [r3, #0]
 80124a8:	6819      	ldr	r1, [r3, #0]
 80124aa:	1dfb      	adds	r3, r7, #7
 80124ac:	781a      	ldrb	r2, [r3, #0]
 80124ae:	4894      	ldr	r0, [pc, #592]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 80124b0:	0013      	movs	r3, r2
 80124b2:	011b      	lsls	r3, r3, #4
 80124b4:	1a9b      	subs	r3, r3, r2
 80124b6:	009b      	lsls	r3, r3, #2
 80124b8:	18c3      	adds	r3, r0, r3
 80124ba:	3304      	adds	r3, #4
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	2201      	movs	r2, #1
 80124c0:	4391      	bics	r1, r2
 80124c2:	000a      	movs	r2, r1
 80124c4:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 80124c6:	46c0      	nop			@ (mov r8, r8)
 80124c8:	1dfb      	adds	r3, r7, #7
 80124ca:	781a      	ldrb	r2, [r3, #0]
 80124cc:	498c      	ldr	r1, [pc, #560]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 80124ce:	0013      	movs	r3, r2
 80124d0:	011b      	lsls	r3, r3, #4
 80124d2:	1a9b      	subs	r3, r3, r2
 80124d4:	009b      	lsls	r3, r3, #2
 80124d6:	18cb      	adds	r3, r1, r3
 80124d8:	3304      	adds	r3, #4
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	2201      	movs	r2, #1
 80124e0:	4013      	ands	r3, r2
 80124e2:	2b01      	cmp	r3, #1
 80124e4:	d0f0      	beq.n	80124c8 <PORTx_IRQHandler+0x74>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 80124e6:	1dfb      	adds	r3, r7, #7
 80124e8:	781a      	ldrb	r2, [r3, #0]
 80124ea:	4985      	ldr	r1, [pc, #532]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 80124ec:	0013      	movs	r3, r2
 80124ee:	011b      	lsls	r3, r3, #4
 80124f0:	1a9b      	subs	r3, r3, r2
 80124f2:	009b      	lsls	r3, r3, #2
 80124f4:	18cb      	adds	r3, r1, r3
 80124f6:	3314      	adds	r3, #20
 80124f8:	681b      	ldr	r3, [r3, #0]
 80124fa:	1dfa      	adds	r2, r7, #7
 80124fc:	7812      	ldrb	r2, [r2, #0]
 80124fe:	2101      	movs	r1, #1
 8012500:	0010      	movs	r0, r2
 8012502:	4798      	blx	r3
      return;
 8012504:	e1bb      	b.n	801287e <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 8012506:	68bb      	ldr	r3, [r7, #8]
 8012508:	2204      	movs	r2, #4
 801250a:	4013      	ands	r3, r2
 801250c:	d03c      	beq.n	8012588 <PORTx_IRQHandler+0x134>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 801250e:	68fb      	ldr	r3, [r7, #12]
 8012510:	0018      	movs	r0, r3
 8012512:	f7ff ff7b 	bl	801240c <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8012516:	1dfb      	adds	r3, r7, #7
 8012518:	781a      	ldrb	r2, [r3, #0]
 801251a:	4979      	ldr	r1, [pc, #484]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 801251c:	0013      	movs	r3, r2
 801251e:	011b      	lsls	r3, r3, #4
 8012520:	1a9b      	subs	r3, r3, r2
 8012522:	009b      	lsls	r3, r3, #2
 8012524:	18cb      	adds	r3, r1, r3
 8012526:	3304      	adds	r3, #4
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	6819      	ldr	r1, [r3, #0]
 801252c:	1dfb      	adds	r3, r7, #7
 801252e:	781a      	ldrb	r2, [r3, #0]
 8012530:	4873      	ldr	r0, [pc, #460]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 8012532:	0013      	movs	r3, r2
 8012534:	011b      	lsls	r3, r3, #4
 8012536:	1a9b      	subs	r3, r3, r2
 8012538:	009b      	lsls	r3, r3, #2
 801253a:	18c3      	adds	r3, r0, r3
 801253c:	3304      	adds	r3, #4
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	2201      	movs	r2, #1
 8012542:	4391      	bics	r1, r2
 8012544:	000a      	movs	r2, r1
 8012546:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8012548:	46c0      	nop			@ (mov r8, r8)
 801254a:	1dfb      	adds	r3, r7, #7
 801254c:	781a      	ldrb	r2, [r3, #0]
 801254e:	496c      	ldr	r1, [pc, #432]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 8012550:	0013      	movs	r3, r2
 8012552:	011b      	lsls	r3, r3, #4
 8012554:	1a9b      	subs	r3, r3, r2
 8012556:	009b      	lsls	r3, r3, #2
 8012558:	18cb      	adds	r3, r1, r3
 801255a:	3304      	adds	r3, #4
 801255c:	681b      	ldr	r3, [r3, #0]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	2201      	movs	r2, #1
 8012562:	4013      	ands	r3, r2
 8012564:	2b01      	cmp	r3, #1
 8012566:	d0f0      	beq.n	801254a <PORTx_IRQHandler+0xf6>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 8012568:	1dfb      	adds	r3, r7, #7
 801256a:	781a      	ldrb	r2, [r3, #0]
 801256c:	4964      	ldr	r1, [pc, #400]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 801256e:	0013      	movs	r3, r2
 8012570:	011b      	lsls	r3, r3, #4
 8012572:	1a9b      	subs	r3, r3, r2
 8012574:	009b      	lsls	r3, r3, #2
 8012576:	18cb      	adds	r3, r1, r3
 8012578:	3314      	adds	r3, #20
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	1dfa      	adds	r2, r7, #7
 801257e:	7812      	ldrb	r2, [r2, #0]
 8012580:	2100      	movs	r1, #0
 8012582:	0010      	movs	r0, r2
 8012584:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 8012586:	e17a      	b.n	801287e <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 8012588:	68bb      	ldr	r3, [r7, #8]
 801258a:	2208      	movs	r2, #8
 801258c:	4013      	ands	r3, r2
 801258e:	d03c      	beq.n	801260a <PORTx_IRQHandler+0x1b6>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	0018      	movs	r0, r3
 8012594:	f7ff ff2c 	bl	80123f0 <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8012598:	1dfb      	adds	r3, r7, #7
 801259a:	781a      	ldrb	r2, [r3, #0]
 801259c:	4958      	ldr	r1, [pc, #352]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 801259e:	0013      	movs	r3, r2
 80125a0:	011b      	lsls	r3, r3, #4
 80125a2:	1a9b      	subs	r3, r3, r2
 80125a4:	009b      	lsls	r3, r3, #2
 80125a6:	18cb      	adds	r3, r1, r3
 80125a8:	3304      	adds	r3, #4
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	6819      	ldr	r1, [r3, #0]
 80125ae:	1dfb      	adds	r3, r7, #7
 80125b0:	781a      	ldrb	r2, [r3, #0]
 80125b2:	4853      	ldr	r0, [pc, #332]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 80125b4:	0013      	movs	r3, r2
 80125b6:	011b      	lsls	r3, r3, #4
 80125b8:	1a9b      	subs	r3, r3, r2
 80125ba:	009b      	lsls	r3, r3, #2
 80125bc:	18c3      	adds	r3, r0, r3
 80125be:	3304      	adds	r3, #4
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	2201      	movs	r2, #1
 80125c4:	4391      	bics	r1, r2
 80125c6:	000a      	movs	r2, r1
 80125c8:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 80125ca:	46c0      	nop			@ (mov r8, r8)
 80125cc:	1dfb      	adds	r3, r7, #7
 80125ce:	781a      	ldrb	r2, [r3, #0]
 80125d0:	494b      	ldr	r1, [pc, #300]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 80125d2:	0013      	movs	r3, r2
 80125d4:	011b      	lsls	r3, r3, #4
 80125d6:	1a9b      	subs	r3, r3, r2
 80125d8:	009b      	lsls	r3, r3, #2
 80125da:	18cb      	adds	r3, r1, r3
 80125dc:	3304      	adds	r3, #4
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	2201      	movs	r2, #1
 80125e4:	4013      	ands	r3, r2
 80125e6:	2b01      	cmp	r3, #1
 80125e8:	d0f0      	beq.n	80125cc <PORTx_IRQHandler+0x178>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 80125ea:	1dfb      	adds	r3, r7, #7
 80125ec:	781a      	ldrb	r2, [r3, #0]
 80125ee:	4944      	ldr	r1, [pc, #272]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 80125f0:	0013      	movs	r3, r2
 80125f2:	011b      	lsls	r3, r3, #4
 80125f4:	1a9b      	subs	r3, r3, r2
 80125f6:	009b      	lsls	r3, r3, #2
 80125f8:	18cb      	adds	r3, r1, r3
 80125fa:	3314      	adds	r3, #20
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	1dfa      	adds	r2, r7, #7
 8012600:	7812      	ldrb	r2, [r2, #0]
 8012602:	2102      	movs	r1, #2
 8012604:	0010      	movs	r0, r2
 8012606:	4798      	blx	r3
      return;
 8012608:	e139      	b.n	801287e <PORTx_IRQHandler+0x42a>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 801260a:	68bb      	ldr	r3, [r7, #8]
 801260c:	2210      	movs	r2, #16
 801260e:	4013      	ands	r3, r2
 8012610:	d004      	beq.n	801261c <PORTx_IRQHandler+0x1c8>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	0018      	movs	r0, r3
 8012616:	f7ff fedd 	bl	80123d4 <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 801261a:	e130      	b.n	801287e <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 801261c:	68bb      	ldr	r3, [r7, #8]
 801261e:	2220      	movs	r2, #32
 8012620:	4013      	ands	r3, r2
 8012622:	d013      	beq.n	801264c <PORTx_IRQHandler+0x1f8>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	0018      	movs	r0, r3
 8012628:	f7ff fec6 	bl	80123b8 <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 801262c:	1dfb      	adds	r3, r7, #7
 801262e:	781a      	ldrb	r2, [r3, #0]
 8012630:	4933      	ldr	r1, [pc, #204]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 8012632:	0013      	movs	r3, r2
 8012634:	011b      	lsls	r3, r3, #4
 8012636:	1a9b      	subs	r3, r3, r2
 8012638:	009b      	lsls	r3, r3, #2
 801263a:	18cb      	adds	r3, r1, r3
 801263c:	3324      	adds	r3, #36	@ 0x24
 801263e:	681b      	ldr	r3, [r3, #0]
 8012640:	1dfa      	adds	r2, r7, #7
 8012642:	7812      	ldrb	r2, [r2, #0]
 8012644:	2105      	movs	r1, #5
 8012646:	0010      	movs	r0, r2
 8012648:	4798      	blx	r3
      return;
 801264a:	e118      	b.n	801287e <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 801264c:	68bb      	ldr	r3, [r7, #8]
 801264e:	2240      	movs	r2, #64	@ 0x40
 8012650:	4013      	ands	r3, r2
 8012652:	d004      	beq.n	801265e <PORTx_IRQHandler+0x20a>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	0018      	movs	r0, r3
 8012658:	f7ff fea0 	bl	801239c <LL_UCPD_ClearFlag_TxUND>
      return;
 801265c:	e10f      	b.n	801287e <PORTx_IRQHandler+0x42a>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 801265e:	68ba      	ldr	r2, [r7, #8]
 8012660:	2380      	movs	r3, #128	@ 0x80
 8012662:	009b      	lsls	r3, r3, #2
 8012664:	4013      	ands	r3, r2
 8012666:	d023      	beq.n	80126b0 <PORTx_IRQHandler+0x25c>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801266c:	2b05      	cmp	r3, #5
 801266e:	d10e      	bne.n	801268e <PORTx_IRQHandler+0x23a>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 8012670:	1dfb      	adds	r3, r7, #7
 8012672:	781a      	ldrb	r2, [r3, #0]
 8012674:	4922      	ldr	r1, [pc, #136]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 8012676:	0013      	movs	r3, r2
 8012678:	011b      	lsls	r3, r3, #4
 801267a:	1a9b      	subs	r3, r3, r2
 801267c:	009b      	lsls	r3, r3, #2
 801267e:	18cb      	adds	r3, r1, r3
 8012680:	331c      	adds	r3, #28
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	1dfa      	adds	r2, r7, #7
 8012686:	7812      	ldrb	r2, [r2, #0]
 8012688:	2106      	movs	r1, #6
 801268a:	0010      	movs	r0, r2
 801268c:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	0018      	movs	r0, r3
 8012692:	f7ff fe74 	bl	801237e <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 8012696:	1dfb      	adds	r3, r7, #7
 8012698:	781a      	ldrb	r2, [r3, #0]
 801269a:	4919      	ldr	r1, [pc, #100]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 801269c:	2038      	movs	r0, #56	@ 0x38
 801269e:	0013      	movs	r3, r2
 80126a0:	011b      	lsls	r3, r3, #4
 80126a2:	1a9b      	subs	r3, r3, r2
 80126a4:	009b      	lsls	r3, r3, #2
 80126a6:	18cb      	adds	r3, r1, r3
 80126a8:	181b      	adds	r3, r3, r0
 80126aa:	2201      	movs	r2, #1
 80126ac:	701a      	strb	r2, [r3, #0]
      return;
 80126ae:	e0e6      	b.n	801287e <PORTx_IRQHandler+0x42a>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 80126b0:	68ba      	ldr	r2, [r7, #8]
 80126b2:	2380      	movs	r3, #128	@ 0x80
 80126b4:	00db      	lsls	r3, r3, #3
 80126b6:	4013      	ands	r3, r2
 80126b8:	d013      	beq.n	80126e2 <PORTx_IRQHandler+0x28e>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 80126ba:	1dfb      	adds	r3, r7, #7
 80126bc:	781a      	ldrb	r2, [r3, #0]
 80126be:	4910      	ldr	r1, [pc, #64]	@ (8012700 <PORTx_IRQHandler+0x2ac>)
 80126c0:	0013      	movs	r3, r2
 80126c2:	011b      	lsls	r3, r3, #4
 80126c4:	1a9b      	subs	r3, r3, r2
 80126c6:	009b      	lsls	r3, r3, #2
 80126c8:	18cb      	adds	r3, r1, r3
 80126ca:	331c      	adds	r3, #28
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	1dfa      	adds	r2, r7, #7
 80126d0:	7812      	ldrb	r2, [r2, #0]
 80126d2:	2105      	movs	r1, #5
 80126d4:	0010      	movs	r0, r2
 80126d6:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 80126d8:	68fb      	ldr	r3, [r7, #12]
 80126da:	0018      	movs	r0, r3
 80126dc:	f7ff fe40 	bl	8012360 <LL_UCPD_ClearFlag_RxHRST>
      return;
 80126e0:	e0cd      	b.n	801287e <PORTx_IRQHandler+0x42a>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 80126e2:	68ba      	ldr	r2, [r7, #8]
 80126e4:	2380      	movs	r3, #128	@ 0x80
 80126e6:	011b      	lsls	r3, r3, #4
 80126e8:	4013      	ands	r3, r2
 80126ea:	d00d      	beq.n	8012708 <PORTx_IRQHandler+0x2b4>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag[PortNum] = 1;
 80126ec:	1dfb      	adds	r3, r7, #7
 80126ee:	781b      	ldrb	r3, [r3, #0]
 80126f0:	4a04      	ldr	r2, [pc, #16]	@ (8012704 <PORTx_IRQHandler+0x2b0>)
 80126f2:	2101      	movs	r1, #1
 80126f4:	54d1      	strb	r1, [r2, r3]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 80126f6:	68fb      	ldr	r3, [r7, #12]
 80126f8:	0018      	movs	r0, r3
 80126fa:	f7ff fe22 	bl	8012342 <LL_UCPD_ClearFlag_RxOvr>
      return;
 80126fe:	e0be      	b.n	801287e <PORTx_IRQHandler+0x42a>
 8012700:	200051e0 	.word	0x200051e0
 8012704:	200051d4 	.word	0x200051d4
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 8012708:	68ba      	ldr	r2, [r7, #8]
 801270a:	2380      	movs	r3, #128	@ 0x80
 801270c:	015b      	lsls	r3, r3, #5
 801270e:	4013      	ands	r3, r2
 8012710:	d100      	bne.n	8012714 <PORTx_IRQHandler+0x2c0>
 8012712:	e096      	b.n	8012842 <PORTx_IRQHandler+0x3ee>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 8012714:	1dfb      	adds	r3, r7, #7
 8012716:	781a      	ldrb	r2, [r3, #0]
 8012718:	495a      	ldr	r1, [pc, #360]	@ (8012884 <PORTx_IRQHandler+0x430>)
 801271a:	2038      	movs	r0, #56	@ 0x38
 801271c:	0013      	movs	r3, r2
 801271e:	011b      	lsls	r3, r3, #4
 8012720:	1a9b      	subs	r3, r3, r2
 8012722:	009b      	lsls	r3, r3, #2
 8012724:	18cb      	adds	r3, r1, r3
 8012726:	181b      	adds	r3, r3, r0
 8012728:	2200      	movs	r2, #0
 801272a:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 801272c:	68fb      	ldr	r3, [r7, #12]
 801272e:	0018      	movs	r0, r3
 8012730:	f7ff fdf8 	bl	8012324 <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8012734:	1dfb      	adds	r3, r7, #7
 8012736:	781a      	ldrb	r2, [r3, #0]
 8012738:	4952      	ldr	r1, [pc, #328]	@ (8012884 <PORTx_IRQHandler+0x430>)
 801273a:	0013      	movs	r3, r2
 801273c:	011b      	lsls	r3, r3, #4
 801273e:	1a9b      	subs	r3, r3, r2
 8012740:	009b      	lsls	r3, r3, #2
 8012742:	18cb      	adds	r3, r1, r3
 8012744:	3308      	adds	r3, #8
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	6819      	ldr	r1, [r3, #0]
 801274a:	1dfb      	adds	r3, r7, #7
 801274c:	781a      	ldrb	r2, [r3, #0]
 801274e:	484d      	ldr	r0, [pc, #308]	@ (8012884 <PORTx_IRQHandler+0x430>)
 8012750:	0013      	movs	r3, r2
 8012752:	011b      	lsls	r3, r3, #4
 8012754:	1a9b      	subs	r3, r3, r2
 8012756:	009b      	lsls	r3, r3, #2
 8012758:	18c3      	adds	r3, r0, r3
 801275a:	3308      	adds	r3, #8
 801275c:	681b      	ldr	r3, [r3, #0]
 801275e:	2201      	movs	r2, #1
 8012760:	4391      	bics	r1, r2
 8012762:	000a      	movs	r2, r1
 8012764:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8012766:	46c0      	nop			@ (mov r8, r8)
 8012768:	1dfb      	adds	r3, r7, #7
 801276a:	781a      	ldrb	r2, [r3, #0]
 801276c:	4945      	ldr	r1, [pc, #276]	@ (8012884 <PORTx_IRQHandler+0x430>)
 801276e:	0013      	movs	r3, r2
 8012770:	011b      	lsls	r3, r3, #4
 8012772:	1a9b      	subs	r3, r3, r2
 8012774:	009b      	lsls	r3, r3, #2
 8012776:	18cb      	adds	r3, r1, r3
 8012778:	3308      	adds	r3, #8
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	2201      	movs	r2, #1
 8012780:	4013      	ands	r3, r2
 8012782:	2b01      	cmp	r3, #1
 8012784:	d0f0      	beq.n	8012768 <PORTx_IRQHandler+0x314>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8012786:	1dfb      	adds	r3, r7, #7
 8012788:	781a      	ldrb	r2, [r3, #0]
 801278a:	493e      	ldr	r1, [pc, #248]	@ (8012884 <PORTx_IRQHandler+0x430>)
 801278c:	0013      	movs	r3, r2
 801278e:	011b      	lsls	r3, r3, #4
 8012790:	1a9b      	subs	r3, r3, r2
 8012792:	009b      	lsls	r3, r3, #2
 8012794:	18cb      	adds	r3, r1, r3
 8012796:	3330      	adds	r3, #48	@ 0x30
 8012798:	6818      	ldr	r0, [r3, #0]
 801279a:	1dfb      	adds	r3, r7, #7
 801279c:	781a      	ldrb	r2, [r3, #0]
 801279e:	4939      	ldr	r1, [pc, #228]	@ (8012884 <PORTx_IRQHandler+0x430>)
 80127a0:	0013      	movs	r3, r2
 80127a2:	011b      	lsls	r3, r3, #4
 80127a4:	1a9b      	subs	r3, r3, r2
 80127a6:	009b      	lsls	r3, r3, #2
 80127a8:	18cb      	adds	r3, r1, r3
 80127aa:	3308      	adds	r3, #8
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	0002      	movs	r2, r0
 80127b0:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 80127b2:	1dfb      	adds	r3, r7, #7
 80127b4:	781a      	ldrb	r2, [r3, #0]
 80127b6:	4933      	ldr	r1, [pc, #204]	@ (8012884 <PORTx_IRQHandler+0x430>)
 80127b8:	0013      	movs	r3, r2
 80127ba:	011b      	lsls	r3, r3, #4
 80127bc:	1a9b      	subs	r3, r3, r2
 80127be:	009b      	lsls	r3, r3, #2
 80127c0:	18cb      	adds	r3, r1, r3
 80127c2:	3308      	adds	r3, #8
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	2284      	movs	r2, #132	@ 0x84
 80127c8:	0052      	lsls	r2, r2, #1
 80127ca:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 80127cc:	1dfb      	adds	r3, r7, #7
 80127ce:	781a      	ldrb	r2, [r3, #0]
 80127d0:	492c      	ldr	r1, [pc, #176]	@ (8012884 <PORTx_IRQHandler+0x430>)
 80127d2:	0013      	movs	r3, r2
 80127d4:	011b      	lsls	r3, r3, #4
 80127d6:	1a9b      	subs	r3, r3, r2
 80127d8:	009b      	lsls	r3, r3, #2
 80127da:	18cb      	adds	r3, r1, r3
 80127dc:	3308      	adds	r3, #8
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	6819      	ldr	r1, [r3, #0]
 80127e2:	1dfb      	adds	r3, r7, #7
 80127e4:	781a      	ldrb	r2, [r3, #0]
 80127e6:	4827      	ldr	r0, [pc, #156]	@ (8012884 <PORTx_IRQHandler+0x430>)
 80127e8:	0013      	movs	r3, r2
 80127ea:	011b      	lsls	r3, r3, #4
 80127ec:	1a9b      	subs	r3, r3, r2
 80127ee:	009b      	lsls	r3, r3, #2
 80127f0:	18c3      	adds	r3, r0, r3
 80127f2:	3308      	adds	r3, #8
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	2201      	movs	r2, #1
 80127f8:	430a      	orrs	r2, r1
 80127fa:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag[PortNum] == 0u))
 80127fc:	68ba      	ldr	r2, [r7, #8]
 80127fe:	2380      	movs	r3, #128	@ 0x80
 8012800:	019b      	lsls	r3, r3, #6
 8012802:	4013      	ands	r3, r2
 8012804:	d117      	bne.n	8012836 <PORTx_IRQHandler+0x3e2>
 8012806:	1dfb      	adds	r3, r7, #7
 8012808:	781b      	ldrb	r3, [r3, #0]
 801280a:	4a1f      	ldr	r2, [pc, #124]	@ (8012888 <PORTx_IRQHandler+0x434>)
 801280c:	5cd3      	ldrb	r3, [r2, r3]
 801280e:	2b00      	cmp	r3, #0
 8012810:	d111      	bne.n	8012836 <PORTx_IRQHandler+0x3e2>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 8012812:	1dfb      	adds	r3, r7, #7
 8012814:	781a      	ldrb	r2, [r3, #0]
 8012816:	491b      	ldr	r1, [pc, #108]	@ (8012884 <PORTx_IRQHandler+0x430>)
 8012818:	0013      	movs	r3, r2
 801281a:	011b      	lsls	r3, r3, #4
 801281c:	1a9b      	subs	r3, r3, r2
 801281e:	009b      	lsls	r3, r3, #2
 8012820:	18cb      	adds	r3, r1, r3
 8012822:	3320      	adds	r3, #32
 8012824:	681a      	ldr	r2, [r3, #0]
 8012826:	68fb      	ldr	r3, [r7, #12]
 8012828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801282a:	2107      	movs	r1, #7
 801282c:	4019      	ands	r1, r3
 801282e:	1dfb      	adds	r3, r7, #7
 8012830:	781b      	ldrb	r3, [r3, #0]
 8012832:	0018      	movs	r0, r3
 8012834:	4790      	blx	r2
      }
      ovrflag[PortNum] = 0;
 8012836:	1dfb      	adds	r3, r7, #7
 8012838:	781b      	ldrb	r3, [r3, #0]
 801283a:	4a13      	ldr	r2, [pc, #76]	@ (8012888 <PORTx_IRQHandler+0x434>)
 801283c:	2100      	movs	r1, #0
 801283e:	54d1      	strb	r1, [r2, r3]
      return;
 8012840:	e01d      	b.n	801287e <PORTx_IRQHandler+0x42a>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 8012842:	68ba      	ldr	r2, [r7, #8]
 8012844:	2380      	movs	r3, #128	@ 0x80
 8012846:	01db      	lsls	r3, r3, #7
 8012848:	4013      	ands	r3, r2
 801284a:	d104      	bne.n	8012856 <PORTx_IRQHandler+0x402>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 801284c:	68ba      	ldr	r2, [r7, #8]
 801284e:	2380      	movs	r3, #128	@ 0x80
 8012850:	021b      	lsls	r3, r3, #8
 8012852:	4013      	ands	r3, r2
 8012854:	d013      	beq.n	801287e <PORTx_IRQHandler+0x42a>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 8012856:	68fb      	ldr	r3, [r7, #12]
 8012858:	0018      	movs	r0, r3
 801285a:	f7ff fd54 	bl	8012306 <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	0018      	movs	r0, r3
 8012862:	f7ff fd41 	bl	80122e8 <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 8012866:	1dfb      	adds	r3, r7, #7
 8012868:	781a      	ldrb	r2, [r3, #0]
 801286a:	4906      	ldr	r1, [pc, #24]	@ (8012884 <PORTx_IRQHandler+0x430>)
 801286c:	0013      	movs	r3, r2
 801286e:	011b      	lsls	r3, r3, #4
 8012870:	1a9b      	subs	r3, r3, r2
 8012872:	009b      	lsls	r3, r3, #2
 8012874:	18cb      	adds	r3, r1, r3
 8012876:	332c      	adds	r3, #44	@ 0x2c
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 801287c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
#endif /* _FRS */
  }
}
 801287e:	46bd      	mov	sp, r7
 8012880:	b004      	add	sp, #16
 8012882:	bd80      	pop	{r7, pc}
 8012884:	200051e0 	.word	0x200051e0
 8012888:	200051d4 	.word	0x200051d4

0801288c <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 801288c:	b590      	push	{r4, r7, lr}
 801288e:	b085      	sub	sp, #20
 8012890:	af00      	add	r7, sp, #0
 8012892:	60b9      	str	r1, [r7, #8]
 8012894:	607a      	str	r2, [r7, #4]
 8012896:	603b      	str	r3, [r7, #0]
 8012898:	240f      	movs	r4, #15
 801289a:	193b      	adds	r3, r7, r4
 801289c:	1c02      	adds	r2, r0, #0
 801289e:	701a      	strb	r2, [r3, #0]
  (void)PowerRole;

  /* set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 80128a0:	193b      	adds	r3, r7, r4
 80128a2:	781a      	ldrb	r2, [r3, #0]
 80128a4:	68bb      	ldr	r3, [r7, #8]
 80128a6:	6919      	ldr	r1, [r3, #16]
 80128a8:	4830      	ldr	r0, [pc, #192]	@ (801296c <USBPD_PHY_Init+0xe0>)
 80128aa:	0013      	movs	r3, r2
 80128ac:	011b      	lsls	r3, r3, #4
 80128ae:	1a9b      	subs	r3, r3, r2
 80128b0:	009b      	lsls	r3, r3, #2
 80128b2:	18c3      	adds	r3, r0, r3
 80128b4:	3314      	adds	r3, #20
 80128b6:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 80128b8:	193b      	adds	r3, r7, r4
 80128ba:	781a      	ldrb	r2, [r3, #0]
 80128bc:	68bb      	ldr	r3, [r7, #8]
 80128be:	68d9      	ldr	r1, [r3, #12]
 80128c0:	482a      	ldr	r0, [pc, #168]	@ (801296c <USBPD_PHY_Init+0xe0>)
 80128c2:	0013      	movs	r3, r2
 80128c4:	011b      	lsls	r3, r3, #4
 80128c6:	1a9b      	subs	r3, r3, r2
 80128c8:	009b      	lsls	r3, r3, #2
 80128ca:	18c3      	adds	r3, r0, r3
 80128cc:	3318      	adds	r3, #24
 80128ce:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 80128d0:	193b      	adds	r3, r7, r4
 80128d2:	781a      	ldrb	r2, [r3, #0]
 80128d4:	68bb      	ldr	r3, [r7, #8]
 80128d6:	6859      	ldr	r1, [r3, #4]
 80128d8:	4824      	ldr	r0, [pc, #144]	@ (801296c <USBPD_PHY_Init+0xe0>)
 80128da:	0013      	movs	r3, r2
 80128dc:	011b      	lsls	r3, r3, #4
 80128de:	1a9b      	subs	r3, r3, r2
 80128e0:	009b      	lsls	r3, r3, #2
 80128e2:	18c3      	adds	r3, r0, r3
 80128e4:	331c      	adds	r3, #28
 80128e6:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 80128e8:	193b      	adds	r3, r7, r4
 80128ea:	781a      	ldrb	r2, [r3, #0]
 80128ec:	491f      	ldr	r1, [pc, #124]	@ (801296c <USBPD_PHY_Init+0xe0>)
 80128ee:	0013      	movs	r3, r2
 80128f0:	011b      	lsls	r3, r3, #4
 80128f2:	1a9b      	subs	r3, r3, r2
 80128f4:	009b      	lsls	r3, r3, #2
 80128f6:	18cb      	adds	r3, r1, r3
 80128f8:	3320      	adds	r3, #32
 80128fa:	4a1d      	ldr	r2, [pc, #116]	@ (8012970 <USBPD_PHY_Init+0xe4>)
 80128fc:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 80128fe:	193b      	adds	r3, r7, r4
 8012900:	781a      	ldrb	r2, [r3, #0]
 8012902:	68bb      	ldr	r3, [r7, #8]
 8012904:	6899      	ldr	r1, [r3, #8]
 8012906:	4819      	ldr	r0, [pc, #100]	@ (801296c <USBPD_PHY_Init+0xe0>)
 8012908:	0013      	movs	r3, r2
 801290a:	011b      	lsls	r3, r3, #4
 801290c:	1a9b      	subs	r3, r3, r2
 801290e:	009b      	lsls	r3, r3, #2
 8012910:	18c3      	adds	r3, r0, r3
 8012912:	3324      	adds	r3, #36	@ 0x24
 8012914:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 8012916:	193b      	adds	r3, r7, r4
 8012918:	781a      	ldrb	r2, [r3, #0]
 801291a:	68bb      	ldr	r3, [r7, #8]
 801291c:	6959      	ldr	r1, [r3, #20]
 801291e:	4813      	ldr	r0, [pc, #76]	@ (801296c <USBPD_PHY_Init+0xe0>)
 8012920:	0013      	movs	r3, r2
 8012922:	011b      	lsls	r3, r3, #4
 8012924:	1a9b      	subs	r3, r3, r2
 8012926:	009b      	lsls	r3, r3, #2
 8012928:	18c3      	adds	r3, r0, r3
 801292a:	3328      	adds	r3, #40	@ 0x28
 801292c:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 801292e:	193b      	adds	r3, r7, r4
 8012930:	781a      	ldrb	r2, [r3, #0]
 8012932:	490e      	ldr	r1, [pc, #56]	@ (801296c <USBPD_PHY_Init+0xe0>)
 8012934:	0013      	movs	r3, r2
 8012936:	011b      	lsls	r3, r3, #4
 8012938:	1a9b      	subs	r3, r3, r2
 801293a:	009b      	lsls	r3, r3, #2
 801293c:	18cb      	adds	r3, r1, r3
 801293e:	3330      	adds	r3, #48	@ 0x30
 8012940:	687a      	ldr	r2, [r7, #4]
 8012942:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 8012944:	193b      	adds	r3, r7, r4
 8012946:	781b      	ldrb	r3, [r3, #0]
 8012948:	4a0a      	ldr	r2, [pc, #40]	@ (8012974 <USBPD_PHY_Init+0xe8>)
 801294a:	00db      	lsls	r3, r3, #3
 801294c:	18d3      	adds	r3, r2, r3
 801294e:	3304      	adds	r3, #4
 8012950:	6a3a      	ldr	r2, [r7, #32]
 8012952:	601a      	str	r2, [r3, #0]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 8012954:	193b      	adds	r3, r7, r4
 8012956:	781a      	ldrb	r2, [r3, #0]
 8012958:	68bb      	ldr	r3, [r7, #8]
 801295a:	6819      	ldr	r1, [r3, #0]
 801295c:	4b05      	ldr	r3, [pc, #20]	@ (8012974 <USBPD_PHY_Init+0xe8>)
 801295e:	00d2      	lsls	r2, r2, #3
 8012960:	50d1      	str	r1, [r2, r3]

  return USBPD_OK;
 8012962:	2300      	movs	r3, #0
}
 8012964:	0018      	movs	r0, r3
 8012966:	46bd      	mov	sp, r7
 8012968:	b005      	add	sp, #20
 801296a:	bd90      	pop	{r4, r7, pc}
 801296c:	200051e0 	.word	0x200051e0
 8012970:	08012b5d 	.word	0x08012b5d
 8012974:	200051d8 	.word	0x200051d8

08012978 <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 8012978:	b580      	push	{r7, lr}
 801297a:	b082      	sub	sp, #8
 801297c:	af00      	add	r7, sp, #0
 801297e:	0002      	movs	r2, r0
 8012980:	1dfb      	adds	r3, r7, #7
 8012982:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  return 905u;
 8012984:	4b02      	ldr	r3, [pc, #8]	@ (8012990 <USBPD_PHY_GetRetryTimerValue+0x18>)
}
 8012986:	0018      	movs	r0, r3
 8012988:	46bd      	mov	sp, r7
 801298a:	b002      	add	sp, #8
 801298c:	bd80      	pop	{r7, pc}
 801298e:	46c0      	nop			@ (mov r8, r8)
 8012990:	00000389 	.word	0x00000389

08012994 <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 8012994:	b580      	push	{r7, lr}
 8012996:	b082      	sub	sp, #8
 8012998:	af00      	add	r7, sp, #0
 801299a:	0002      	movs	r2, r0
 801299c:	1dfb      	adds	r3, r7, #7
 801299e:	701a      	strb	r2, [r3, #0]
  return 30u;
 80129a0:	231e      	movs	r3, #30
}
 80129a2:	0018      	movs	r0, r3
 80129a4:	46bd      	mov	sp, r7
 80129a6:	b002      	add	sp, #8
 80129a8:	bd80      	pop	{r7, pc}

080129aa <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 80129aa:	b580      	push	{r7, lr}
 80129ac:	b082      	sub	sp, #8
 80129ae:	af00      	add	r7, sp, #0
 80129b0:	0002      	movs	r2, r0
 80129b2:	1dfb      	adds	r3, r7, #7
 80129b4:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  /* reset PHY layer   */
  /* reset HW_IF layer */
}
 80129b6:	46c0      	nop			@ (mov r8, r8)
 80129b8:	46bd      	mov	sp, r7
 80129ba:	b002      	add	sp, #8
 80129bc:	bd80      	pop	{r7, pc}

080129be <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 80129be:	b580      	push	{r7, lr}
 80129c0:	b082      	sub	sp, #8
 80129c2:	af00      	add	r7, sp, #0
 80129c4:	0002      	movs	r2, r0
 80129c6:	1dfb      	adds	r3, r7, #7
 80129c8:	701a      	strb	r2, [r3, #0]
 80129ca:	1dbb      	adds	r3, r7, #6
 80129cc:	1c0a      	adds	r2, r1, #0
 80129ce:	701a      	strb	r2, [r3, #0]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 80129d0:	1dbb      	adds	r3, r7, #6
 80129d2:	7819      	ldrb	r1, [r3, #0]
 80129d4:	1dfb      	adds	r3, r7, #7
 80129d6:	7818      	ldrb	r0, [r3, #0]
 80129d8:	2300      	movs	r3, #0
 80129da:	2200      	movs	r2, #0
 80129dc:	f000 f805 	bl	80129ea <USBPD_PHY_SendMessage>
 80129e0:	0003      	movs	r3, r0
}
 80129e2:	0018      	movs	r0, r3
 80129e4:	46bd      	mov	sp, r7
 80129e6:	b002      	add	sp, #8
 80129e8:	bd80      	pop	{r7, pc}

080129ea <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 80129ea:	b590      	push	{r4, r7, lr}
 80129ec:	b083      	sub	sp, #12
 80129ee:	af00      	add	r7, sp, #0
 80129f0:	0004      	movs	r4, r0
 80129f2:	0008      	movs	r0, r1
 80129f4:	603a      	str	r2, [r7, #0]
 80129f6:	0019      	movs	r1, r3
 80129f8:	1dfb      	adds	r3, r7, #7
 80129fa:	1c22      	adds	r2, r4, #0
 80129fc:	701a      	strb	r2, [r3, #0]
 80129fe:	1dbb      	adds	r3, r7, #6
 8012a00:	1c02      	adds	r2, r0, #0
 8012a02:	701a      	strb	r2, [r3, #0]
 8012a04:	1d3b      	adds	r3, r7, #4
 8012a06:	1c0a      	adds	r2, r1, #0
 8012a08:	801a      	strh	r2, [r3, #0]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 8012a0a:	1d3b      	adds	r3, r7, #4
 8012a0c:	881c      	ldrh	r4, [r3, #0]
 8012a0e:	683a      	ldr	r2, [r7, #0]
 8012a10:	1dbb      	adds	r3, r7, #6
 8012a12:	7819      	ldrb	r1, [r3, #0]
 8012a14:	1dfb      	adds	r3, r7, #7
 8012a16:	7818      	ldrb	r0, [r3, #0]
 8012a18:	0023      	movs	r3, r4
 8012a1a:	f000 fb2f 	bl	801307c <USBPD_HW_IF_SendBuffer>
 8012a1e:	0003      	movs	r3, r0
}
 8012a20:	0018      	movs	r0, r3
 8012a22:	46bd      	mov	sp, r7
 8012a24:	b003      	add	sp, #12
 8012a26:	bd90      	pop	{r4, r7, pc}

08012a28 <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 8012a28:	b580      	push	{r7, lr}
 8012a2a:	b082      	sub	sp, #8
 8012a2c:	af00      	add	r7, sp, #0
 8012a2e:	0002      	movs	r2, r0
 8012a30:	1dfb      	adds	r3, r7, #7
 8012a32:	701a      	strb	r2, [r3, #0]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 8012a34:	1dfb      	adds	r3, r7, #7
 8012a36:	781b      	ldrb	r3, [r3, #0]
 8012a38:	0018      	movs	r0, r3
 8012a3a:	f000 fc7d 	bl	8013338 <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 8012a3e:	2300      	movs	r3, #0
}
 8012a40:	0018      	movs	r0, r3
 8012a42:	46bd      	mov	sp, r7
 8012a44:	b002      	add	sp, #8
 8012a46:	bd80      	pop	{r7, pc}

08012a48 <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 8012a48:	b580      	push	{r7, lr}
 8012a4a:	b082      	sub	sp, #8
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	0002      	movs	r2, r0
 8012a50:	1dfb      	adds	r3, r7, #7
 8012a52:	701a      	strb	r2, [r3, #0]
 8012a54:	1dbb      	adds	r3, r7, #6
 8012a56:	1c0a      	adds	r2, r1, #0
 8012a58:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 8012a5a:	1dbb      	adds	r3, r7, #6
 8012a5c:	781b      	ldrb	r3, [r3, #0]
 8012a5e:	2b07      	cmp	r3, #7
 8012a60:	d104      	bne.n	8012a6c <USBPD_PHY_ExitTransmit+0x24>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 8012a62:	1dfb      	adds	r3, r7, #7
 8012a64:	781b      	ldrb	r3, [r3, #0]
 8012a66:	0018      	movs	r0, r3
 8012a68:	f000 fad0 	bl	801300c <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 8012a6c:	2300      	movs	r3, #0
}
 8012a6e:	0018      	movs	r0, r3
 8012a70:	46bd      	mov	sp, r7
 8012a72:	b002      	add	sp, #8
 8012a74:	bd80      	pop	{r7, pc}

08012a76 <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 8012a76:	b580      	push	{r7, lr}
 8012a78:	b082      	sub	sp, #8
 8012a7a:	af00      	add	r7, sp, #0
 8012a7c:	0002      	movs	r2, r0
 8012a7e:	1dfb      	adds	r3, r7, #7
 8012a80:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 8012a82:	1dfb      	adds	r3, r7, #7
 8012a84:	781b      	ldrb	r3, [r3, #0]
 8012a86:	0018      	movs	r0, r3
 8012a88:	f001 f87e 	bl	8013b88 <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 8012a8c:	46c0      	nop			@ (mov r8, r8)
 8012a8e:	46bd      	mov	sp, r7
 8012a90:	b002      	add	sp, #8
 8012a92:	bd80      	pop	{r7, pc}

08012a94 <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8012a94:	b580      	push	{r7, lr}
 8012a96:	b082      	sub	sp, #8
 8012a98:	af00      	add	r7, sp, #0
 8012a9a:	0002      	movs	r2, r0
 8012a9c:	1dfb      	adds	r3, r7, #7
 8012a9e:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 8012aa0:	1dfb      	adds	r3, r7, #7
 8012aa2:	781b      	ldrb	r3, [r3, #0]
 8012aa4:	0018      	movs	r0, r3
 8012aa6:	f001 f889 	bl	8013bbc <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 8012aaa:	46c0      	nop			@ (mov r8, r8)
 8012aac:	46bd      	mov	sp, r7
 8012aae:	b002      	add	sp, #8
 8012ab0:	bd80      	pop	{r7, pc}
	...

08012ab4 <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 8012ab4:	b580      	push	{r7, lr}
 8012ab6:	b082      	sub	sp, #8
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	0002      	movs	r2, r0
 8012abc:	6039      	str	r1, [r7, #0]
 8012abe:	1dfb      	adds	r3, r7, #7
 8012ac0:	701a      	strb	r2, [r3, #0]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 8012ac2:	1dfb      	adds	r3, r7, #7
 8012ac4:	781b      	ldrb	r3, [r3, #0]
 8012ac6:	4a05      	ldr	r2, [pc, #20]	@ (8012adc <USBPD_PHY_SOPSupported+0x28>)
 8012ac8:	00db      	lsls	r3, r3, #3
 8012aca:	18d3      	adds	r3, r2, r3
 8012acc:	3304      	adds	r3, #4
 8012ace:	683a      	ldr	r2, [r7, #0]
 8012ad0:	601a      	str	r2, [r3, #0]
}
 8012ad2:	46c0      	nop			@ (mov r8, r8)
 8012ad4:	46bd      	mov	sp, r7
 8012ad6:	b002      	add	sp, #8
 8012ad8:	bd80      	pop	{r7, pc}
 8012ada:	46c0      	nop			@ (mov r8, r8)
 8012adc:	200051d8 	.word	0x200051d8

08012ae0 <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8012ae0:	b580      	push	{r7, lr}
 8012ae2:	b082      	sub	sp, #8
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	0002      	movs	r2, r0
 8012ae8:	1dfb      	adds	r3, r7, #7
 8012aea:	701a      	strb	r2, [r3, #0]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 8012aec:	1dfb      	adds	r3, r7, #7
 8012aee:	781b      	ldrb	r3, [r3, #0]
 8012af0:	0018      	movs	r0, r3
 8012af2:	f001 f87d 	bl	8013bf0 <USBPD_HW_IF_IsResistor_SinkTxOk>
 8012af6:	0003      	movs	r3, r0
}
 8012af8:	0018      	movs	r0, r3
 8012afa:	46bd      	mov	sp, r7
 8012afc:	b002      	add	sp, #8
 8012afe:	bd80      	pop	{r7, pc}

08012b00 <USBPD_PHY_FastRoleSwapSignalling>:
  * @brief  function to generate an FRS signalling
  * @param  PortNum  Number of the port.
  * @retval None.
  */
void USBPD_PHY_FastRoleSwapSignalling(uint8_t PortNum)
{
 8012b00:	b580      	push	{r7, lr}
 8012b02:	b082      	sub	sp, #8
 8012b04:	af00      	add	r7, sp, #0
 8012b06:	0002      	movs	r2, r0
 8012b08:	1dfb      	adds	r3, r7, #7
 8012b0a:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_FastRoleSwapSignalling(PortNum);
 8012b0c:	1dfb      	adds	r3, r7, #7
 8012b0e:	781b      	ldrb	r3, [r3, #0]
 8012b10:	0018      	movs	r0, r3
 8012b12:	f001 f8b1 	bl	8013c78 <USBPD_HW_IF_FastRoleSwapSignalling>
}
 8012b16:	46c0      	nop			@ (mov r8, r8)
 8012b18:	46bd      	mov	sp, r7
 8012b1a:	b002      	add	sp, #8
 8012b1c:	bd80      	pop	{r7, pc}

08012b1e <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 8012b1e:	b580      	push	{r7, lr}
 8012b20:	b082      	sub	sp, #8
 8012b22:	af00      	add	r7, sp, #0
 8012b24:	0002      	movs	r2, r0
 8012b26:	1dfb      	adds	r3, r7, #7
 8012b28:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_EnableRX(PortNum);
 8012b2a:	1dfb      	adds	r3, r7, #7
 8012b2c:	781b      	ldrb	r3, [r3, #0]
 8012b2e:	0018      	movs	r0, r3
 8012b30:	f000 fe0a 	bl	8013748 <USBPD_HW_IF_EnableRX>
}
 8012b34:	46c0      	nop			@ (mov r8, r8)
 8012b36:	46bd      	mov	sp, r7
 8012b38:	b002      	add	sp, #8
 8012b3a:	bd80      	pop	{r7, pc}

08012b3c <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	b082      	sub	sp, #8
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	0002      	movs	r2, r0
 8012b44:	1dfb      	adds	r3, r7, #7
 8012b46:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_DisableRX(PortNum);
 8012b48:	1dfb      	adds	r3, r7, #7
 8012b4a:	781b      	ldrb	r3, [r3, #0]
 8012b4c:	0018      	movs	r0, r3
 8012b4e:	f000 fe13 	bl	8013778 <USBPD_HW_IF_DisableRX>
}
 8012b52:	46c0      	nop			@ (mov r8, r8)
 8012b54:	46bd      	mov	sp, r7
 8012b56:	b002      	add	sp, #8
 8012b58:	bd80      	pop	{r7, pc}
	...

08012b5c <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 8012b5c:	b590      	push	{r4, r7, lr}
 8012b5e:	b085      	sub	sp, #20
 8012b60:	af00      	add	r7, sp, #0
 8012b62:	0002      	movs	r2, r0
 8012b64:	6039      	str	r1, [r7, #0]
 8012b66:	1dfb      	adds	r3, r7, #7
 8012b68:	701a      	strb	r2, [r3, #0]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 8012b6a:	2008      	movs	r0, #8
 8012b6c:	183b      	adds	r3, r7, r0
 8012b6e:	4a2e      	ldr	r2, [pc, #184]	@ (8012c28 <PHY_Rx_Completed+0xcc>)
 8012b70:	6811      	ldr	r1, [r2, #0]
 8012b72:	6019      	str	r1, [r3, #0]
 8012b74:	8892      	ldrh	r2, [r2, #4]
 8012b76:	809a      	strh	r2, [r3, #4]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 8012b78:	240f      	movs	r4, #15
 8012b7a:	193b      	adds	r3, r7, r4
 8012b7c:	1839      	adds	r1, r7, r0
 8012b7e:	683a      	ldr	r2, [r7, #0]
 8012b80:	188a      	adds	r2, r1, r2
 8012b82:	7812      	ldrb	r2, [r2, #0]
 8012b84:	701a      	strb	r2, [r3, #0]

  /* check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 8012b86:	193b      	adds	r3, r7, r4
 8012b88:	781b      	ldrb	r3, [r3, #0]
 8012b8a:	2b04      	cmp	r3, #4
 8012b8c:	dc02      	bgt.n	8012b94 <PHY_Rx_Completed+0x38>
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	da1d      	bge.n	8012bce <PHY_Rx_Completed+0x72>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 8012b92:	e040      	b.n	8012c16 <PHY_Rx_Completed+0xba>
  switch (_msgtype)
 8012b94:	2b06      	cmp	r3, #6
 8012b96:	d13e      	bne.n	8012c16 <PHY_Rx_Completed+0xba>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 8012b98:	1dfb      	adds	r3, r7, #7
 8012b9a:	781b      	ldrb	r3, [r3, #0]
 8012b9c:	4a23      	ldr	r2, [pc, #140]	@ (8012c2c <PHY_Rx_Completed+0xd0>)
 8012b9e:	00db      	lsls	r3, r3, #3
 8012ba0:	18d3      	adds	r3, r2, r3
 8012ba2:	3304      	adds	r3, #4
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	221e      	movs	r2, #30
 8012ba8:	4013      	ands	r3, r2
 8012baa:	2b1e      	cmp	r3, #30
 8012bac:	d135      	bne.n	8012c1a <PHY_Rx_Completed+0xbe>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 8012bae:	1dfb      	adds	r3, r7, #7
 8012bb0:	781a      	ldrb	r2, [r3, #0]
 8012bb2:	491f      	ldr	r1, [pc, #124]	@ (8012c30 <PHY_Rx_Completed+0xd4>)
 8012bb4:	0013      	movs	r3, r2
 8012bb6:	011b      	lsls	r3, r3, #4
 8012bb8:	1a9b      	subs	r3, r3, r2
 8012bba:	009b      	lsls	r3, r3, #2
 8012bbc:	18cb      	adds	r3, r1, r3
 8012bbe:	331c      	adds	r3, #28
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	1dfa      	adds	r2, r7, #7
 8012bc4:	7812      	ldrb	r2, [r2, #0]
 8012bc6:	2106      	movs	r1, #6
 8012bc8:	0010      	movs	r0, r2
 8012bca:	4798      	blx	r3
      break;
 8012bcc:	e025      	b.n	8012c1a <PHY_Rx_Completed+0xbe>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 8012bce:	240f      	movs	r4, #15
 8012bd0:	193b      	adds	r3, r7, r4
 8012bd2:	781b      	ldrb	r3, [r3, #0]
 8012bd4:	2201      	movs	r2, #1
 8012bd6:	409a      	lsls	r2, r3
 8012bd8:	0013      	movs	r3, r2
 8012bda:	b2db      	uxtb	r3, r3
 8012bdc:	0018      	movs	r0, r3
 8012bde:	1dfb      	adds	r3, r7, #7
 8012be0:	781b      	ldrb	r3, [r3, #0]
 8012be2:	4a12      	ldr	r2, [pc, #72]	@ (8012c2c <PHY_Rx_Completed+0xd0>)
 8012be4:	00db      	lsls	r3, r3, #3
 8012be6:	18d3      	adds	r3, r2, r3
 8012be8:	3304      	adds	r3, #4
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	193a      	adds	r2, r7, r4
 8012bee:	7812      	ldrb	r2, [r2, #0]
 8012bf0:	2101      	movs	r1, #1
 8012bf2:	4091      	lsls	r1, r2
 8012bf4:	000a      	movs	r2, r1
 8012bf6:	b2d2      	uxtb	r2, r2
 8012bf8:	4013      	ands	r3, r2
 8012bfa:	4298      	cmp	r0, r3
 8012bfc:	d10f      	bne.n	8012c1e <PHY_Rx_Completed+0xc2>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 8012bfe:	1dfb      	adds	r3, r7, #7
 8012c00:	781a      	ldrb	r2, [r3, #0]
 8012c02:	4b0a      	ldr	r3, [pc, #40]	@ (8012c2c <PHY_Rx_Completed+0xd0>)
 8012c04:	00d2      	lsls	r2, r2, #3
 8012c06:	58d3      	ldr	r3, [r2, r3]
 8012c08:	193a      	adds	r2, r7, r4
 8012c0a:	7811      	ldrb	r1, [r2, #0]
 8012c0c:	1dfa      	adds	r2, r7, #7
 8012c0e:	7812      	ldrb	r2, [r2, #0]
 8012c10:	0010      	movs	r0, r2
 8012c12:	4798      	blx	r3
      break;
 8012c14:	e003      	b.n	8012c1e <PHY_Rx_Completed+0xc2>
      break;
 8012c16:	46c0      	nop			@ (mov r8, r8)
 8012c18:	e002      	b.n	8012c20 <PHY_Rx_Completed+0xc4>
      break;
 8012c1a:	46c0      	nop			@ (mov r8, r8)
 8012c1c:	e000      	b.n	8012c20 <PHY_Rx_Completed+0xc4>
      break;
 8012c1e:	46c0      	nop			@ (mov r8, r8)
  }
}
 8012c20:	46c0      	nop			@ (mov r8, r8)
 8012c22:	46bd      	mov	sp, r7
 8012c24:	b005      	add	sp, #20
 8012c26:	bd90      	pop	{r4, r7, pc}
 8012c28:	08015368 	.word	0x08015368
 8012c2c:	200051d8 	.word	0x200051d8
 8012c30:	200051e0 	.word	0x200051e0

08012c34 <LL_AHB1_GRP1_EnableClock>:
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b084      	sub	sp, #16
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8012c3c:	4b07      	ldr	r3, [pc, #28]	@ (8012c5c <LL_AHB1_GRP1_EnableClock+0x28>)
 8012c3e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8012c40:	4b06      	ldr	r3, [pc, #24]	@ (8012c5c <LL_AHB1_GRP1_EnableClock+0x28>)
 8012c42:	687a      	ldr	r2, [r7, #4]
 8012c44:	430a      	orrs	r2, r1
 8012c46:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8012c48:	4b04      	ldr	r3, [pc, #16]	@ (8012c5c <LL_AHB1_GRP1_EnableClock+0x28>)
 8012c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012c4c:	687a      	ldr	r2, [r7, #4]
 8012c4e:	4013      	ands	r3, r2
 8012c50:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012c52:	68fb      	ldr	r3, [r7, #12]
}
 8012c54:	46c0      	nop			@ (mov r8, r8)
 8012c56:	46bd      	mov	sp, r7
 8012c58:	b004      	add	sp, #16
 8012c5a:	bd80      	pop	{r7, pc}
 8012c5c:	40021000 	.word	0x40021000

08012c60 <LL_APB1_GRP1_EnableClock>:
{
 8012c60:	b580      	push	{r7, lr}
 8012c62:	b084      	sub	sp, #16
 8012c64:	af00      	add	r7, sp, #0
 8012c66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 8012c68:	4b07      	ldr	r3, [pc, #28]	@ (8012c88 <LL_APB1_GRP1_EnableClock+0x28>)
 8012c6a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8012c6c:	4b06      	ldr	r3, [pc, #24]	@ (8012c88 <LL_APB1_GRP1_EnableClock+0x28>)
 8012c6e:	687a      	ldr	r2, [r7, #4]
 8012c70:	430a      	orrs	r2, r1
 8012c72:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8012c74:	4b04      	ldr	r3, [pc, #16]	@ (8012c88 <LL_APB1_GRP1_EnableClock+0x28>)
 8012c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012c78:	687a      	ldr	r2, [r7, #4]
 8012c7a:	4013      	ands	r3, r2
 8012c7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012c7e:	68fb      	ldr	r3, [r7, #12]
}
 8012c80:	46c0      	nop			@ (mov r8, r8)
 8012c82:	46bd      	mov	sp, r7
 8012c84:	b004      	add	sp, #16
 8012c86:	bd80      	pop	{r7, pc}
 8012c88:	40021000 	.word	0x40021000

08012c8c <LL_APB2_GRP1_EnableClock>:
{
 8012c8c:	b580      	push	{r7, lr}
 8012c8e:	b084      	sub	sp, #16
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8012c94:	4b07      	ldr	r3, [pc, #28]	@ (8012cb4 <LL_APB2_GRP1_EnableClock+0x28>)
 8012c96:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8012c98:	4b06      	ldr	r3, [pc, #24]	@ (8012cb4 <LL_APB2_GRP1_EnableClock+0x28>)
 8012c9a:	687a      	ldr	r2, [r7, #4]
 8012c9c:	430a      	orrs	r2, r1
 8012c9e:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8012ca0:	4b04      	ldr	r3, [pc, #16]	@ (8012cb4 <LL_APB2_GRP1_EnableClock+0x28>)
 8012ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012ca4:	687a      	ldr	r2, [r7, #4]
 8012ca6:	4013      	ands	r3, r2
 8012ca8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012caa:	68fb      	ldr	r3, [r7, #12]
}
 8012cac:	46c0      	nop			@ (mov r8, r8)
 8012cae:	46bd      	mov	sp, r7
 8012cb0:	b004      	add	sp, #16
 8012cb2:	bd80      	pop	{r7, pc}
 8012cb4:	40021000 	.word	0x40021000

08012cb8 <LL_UCPD_Enable>:
{
 8012cb8:	b580      	push	{r7, lr}
 8012cba:	b082      	sub	sp, #8
 8012cbc:	af00      	add	r7, sp, #0
 8012cbe:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	681b      	ldr	r3, [r3, #0]
 8012cc4:	2280      	movs	r2, #128	@ 0x80
 8012cc6:	0612      	lsls	r2, r2, #24
 8012cc8:	431a      	orrs	r2, r3
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	601a      	str	r2, [r3, #0]
}
 8012cce:	46c0      	nop			@ (mov r8, r8)
 8012cd0:	46bd      	mov	sp, r7
 8012cd2:	b002      	add	sp, #8
 8012cd4:	bd80      	pop	{r7, pc}

08012cd6 <LL_UCPD_Disable>:
{
 8012cd6:	b580      	push	{r7, lr}
 8012cd8:	b082      	sub	sp, #8
 8012cda:	af00      	add	r7, sp, #0
 8012cdc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	681b      	ldr	r3, [r3, #0]
 8012ce2:	005b      	lsls	r3, r3, #1
 8012ce4:	085a      	lsrs	r2, r3, #1
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	601a      	str	r2, [r3, #0]
}
 8012cea:	46c0      	nop			@ (mov r8, r8)
 8012cec:	46bd      	mov	sp, r7
 8012cee:	b002      	add	sp, #8
 8012cf0:	bd80      	pop	{r7, pc}
	...

08012cf4 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b082      	sub	sp, #8
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	68db      	ldr	r3, [r3, #12]
 8012d00:	4a03      	ldr	r2, [pc, #12]	@ (8012d10 <LL_UCPD_TypeCDetectionCC2Enable+0x1c>)
 8012d02:	401a      	ands	r2, r3
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	60da      	str	r2, [r3, #12]
}
 8012d08:	46c0      	nop			@ (mov r8, r8)
 8012d0a:	46bd      	mov	sp, r7
 8012d0c:	b002      	add	sp, #8
 8012d0e:	bd80      	pop	{r7, pc}
 8012d10:	ffdfffff 	.word	0xffdfffff

08012d14 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 8012d14:	b580      	push	{r7, lr}
 8012d16:	b082      	sub	sp, #8
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	68db      	ldr	r3, [r3, #12]
 8012d20:	2280      	movs	r2, #128	@ 0x80
 8012d22:	0392      	lsls	r2, r2, #14
 8012d24:	431a      	orrs	r2, r3
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	60da      	str	r2, [r3, #12]
}
 8012d2a:	46c0      	nop			@ (mov r8, r8)
 8012d2c:	46bd      	mov	sp, r7
 8012d2e:	b002      	add	sp, #8
 8012d30:	bd80      	pop	{r7, pc}
	...

08012d34 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 8012d34:	b580      	push	{r7, lr}
 8012d36:	b082      	sub	sp, #8
 8012d38:	af00      	add	r7, sp, #0
 8012d3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	68db      	ldr	r3, [r3, #12]
 8012d40:	4a03      	ldr	r2, [pc, #12]	@ (8012d50 <LL_UCPD_TypeCDetectionCC1Enable+0x1c>)
 8012d42:	401a      	ands	r2, r3
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	60da      	str	r2, [r3, #12]
}
 8012d48:	46c0      	nop			@ (mov r8, r8)
 8012d4a:	46bd      	mov	sp, r7
 8012d4c:	b002      	add	sp, #8
 8012d4e:	bd80      	pop	{r7, pc}
 8012d50:	ffefffff 	.word	0xffefffff

08012d54 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 8012d54:	b580      	push	{r7, lr}
 8012d56:	b082      	sub	sp, #8
 8012d58:	af00      	add	r7, sp, #0
 8012d5a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	68db      	ldr	r3, [r3, #12]
 8012d60:	2280      	movs	r2, #128	@ 0x80
 8012d62:	0352      	lsls	r2, r2, #13
 8012d64:	431a      	orrs	r2, r3
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	60da      	str	r2, [r3, #12]
}
 8012d6a:	46c0      	nop			@ (mov r8, r8)
 8012d6c:	46bd      	mov	sp, r7
 8012d6e:	b002      	add	sp, #8
 8012d70:	bd80      	pop	{r7, pc}

08012d72 <LL_UCPD_SignalFRSTX>:
{
 8012d72:	b580      	push	{r7, lr}
 8012d74:	b082      	sub	sp, #8
 8012d76:	af00      	add	r7, sp, #0
 8012d78:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	68db      	ldr	r3, [r3, #12]
 8012d7e:	2280      	movs	r2, #128	@ 0x80
 8012d80:	0292      	lsls	r2, r2, #10
 8012d82:	431a      	orrs	r2, r3
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	60da      	str	r2, [r3, #12]
}
 8012d88:	46c0      	nop			@ (mov r8, r8)
 8012d8a:	46bd      	mov	sp, r7
 8012d8c:	b002      	add	sp, #8
 8012d8e:	bd80      	pop	{r7, pc}

08012d90 <LL_UCPD_FRSDetectionEnable>:
{
 8012d90:	b580      	push	{r7, lr}
 8012d92:	b082      	sub	sp, #8
 8012d94:	af00      	add	r7, sp, #0
 8012d96:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	68db      	ldr	r3, [r3, #12]
 8012d9c:	2280      	movs	r2, #128	@ 0x80
 8012d9e:	0252      	lsls	r2, r2, #9
 8012da0:	431a      	orrs	r2, r3
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	60da      	str	r2, [r3, #12]
}
 8012da6:	46c0      	nop			@ (mov r8, r8)
 8012da8:	46bd      	mov	sp, r7
 8012daa:	b002      	add	sp, #8
 8012dac:	bd80      	pop	{r7, pc}
	...

08012db0 <LL_UCPD_FRSDetectionDisable>:
{
 8012db0:	b580      	push	{r7, lr}
 8012db2:	b082      	sub	sp, #8
 8012db4:	af00      	add	r7, sp, #0
 8012db6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	68db      	ldr	r3, [r3, #12]
 8012dbc:	4a03      	ldr	r2, [pc, #12]	@ (8012dcc <LL_UCPD_FRSDetectionDisable+0x1c>)
 8012dbe:	401a      	ands	r2, r3
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	60da      	str	r2, [r3, #12]
}
 8012dc4:	46c0      	nop			@ (mov r8, r8)
 8012dc6:	46bd      	mov	sp, r7
 8012dc8:	b002      	add	sp, #8
 8012dca:	bd80      	pop	{r7, pc}
 8012dcc:	fffeffff 	.word	0xfffeffff

08012dd0 <LL_UCPD_SetccEnable>:
{
 8012dd0:	b580      	push	{r7, lr}
 8012dd2:	b082      	sub	sp, #8
 8012dd4:	af00      	add	r7, sp, #0
 8012dd6:	6078      	str	r0, [r7, #4]
 8012dd8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	68db      	ldr	r3, [r3, #12]
 8012dde:	4a05      	ldr	r2, [pc, #20]	@ (8012df4 <LL_UCPD_SetccEnable+0x24>)
 8012de0:	401a      	ands	r2, r3
 8012de2:	683b      	ldr	r3, [r7, #0]
 8012de4:	431a      	orrs	r2, r3
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	60da      	str	r2, [r3, #12]
}
 8012dea:	46c0      	nop			@ (mov r8, r8)
 8012dec:	46bd      	mov	sp, r7
 8012dee:	b002      	add	sp, #8
 8012df0:	bd80      	pop	{r7, pc}
 8012df2:	46c0      	nop			@ (mov r8, r8)
 8012df4:	fffff3ff 	.word	0xfffff3ff

08012df8 <LL_UCPD_SetSNKRole>:
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b082      	sub	sp, #8
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	68db      	ldr	r3, [r3, #12]
 8012e04:	2280      	movs	r2, #128	@ 0x80
 8012e06:	0092      	lsls	r2, r2, #2
 8012e08:	431a      	orrs	r2, r3
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	60da      	str	r2, [r3, #12]
}
 8012e0e:	46c0      	nop			@ (mov r8, r8)
 8012e10:	46bd      	mov	sp, r7
 8012e12:	b002      	add	sp, #8
 8012e14:	bd80      	pop	{r7, pc}
	...

08012e18 <LL_UCPD_SetSRCRole>:
{
 8012e18:	b580      	push	{r7, lr}
 8012e1a:	b082      	sub	sp, #8
 8012e1c:	af00      	add	r7, sp, #0
 8012e1e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	68db      	ldr	r3, [r3, #12]
 8012e24:	4a03      	ldr	r2, [pc, #12]	@ (8012e34 <LL_UCPD_SetSRCRole+0x1c>)
 8012e26:	401a      	ands	r2, r3
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	60da      	str	r2, [r3, #12]
}
 8012e2c:	46c0      	nop			@ (mov r8, r8)
 8012e2e:	46bd      	mov	sp, r7
 8012e30:	b002      	add	sp, #8
 8012e32:	bd80      	pop	{r7, pc}
 8012e34:	fffffdff 	.word	0xfffffdff

08012e38 <LL_UCPD_SetRpResistor>:
{
 8012e38:	b580      	push	{r7, lr}
 8012e3a:	b082      	sub	sp, #8
 8012e3c:	af00      	add	r7, sp, #0
 8012e3e:	6078      	str	r0, [r7, #4]
 8012e40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	68db      	ldr	r3, [r3, #12]
 8012e46:	4a05      	ldr	r2, [pc, #20]	@ (8012e5c <LL_UCPD_SetRpResistor+0x24>)
 8012e48:	401a      	ands	r2, r3
 8012e4a:	683b      	ldr	r3, [r7, #0]
 8012e4c:	431a      	orrs	r2, r3
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	60da      	str	r2, [r3, #12]
}
 8012e52:	46c0      	nop			@ (mov r8, r8)
 8012e54:	46bd      	mov	sp, r7
 8012e56:	b002      	add	sp, #8
 8012e58:	bd80      	pop	{r7, pc}
 8012e5a:	46c0      	nop			@ (mov r8, r8)
 8012e5c:	fffffe7f 	.word	0xfffffe7f

08012e60 <LL_UCPD_SetCCPin>:
{
 8012e60:	b580      	push	{r7, lr}
 8012e62:	b082      	sub	sp, #8
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	6078      	str	r0, [r7, #4]
 8012e68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	68db      	ldr	r3, [r3, #12]
 8012e6e:	2240      	movs	r2, #64	@ 0x40
 8012e70:	4393      	bics	r3, r2
 8012e72:	001a      	movs	r2, r3
 8012e74:	683b      	ldr	r3, [r7, #0]
 8012e76:	431a      	orrs	r2, r3
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	60da      	str	r2, [r3, #12]
}
 8012e7c:	46c0      	nop			@ (mov r8, r8)
 8012e7e:	46bd      	mov	sp, r7
 8012e80:	b002      	add	sp, #8
 8012e82:	bd80      	pop	{r7, pc}

08012e84 <LL_UCPD_RxEnable>:
{
 8012e84:	b580      	push	{r7, lr}
 8012e86:	b082      	sub	sp, #8
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	68db      	ldr	r3, [r3, #12]
 8012e90:	2220      	movs	r2, #32
 8012e92:	431a      	orrs	r2, r3
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	60da      	str	r2, [r3, #12]
}
 8012e98:	46c0      	nop			@ (mov r8, r8)
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	b002      	add	sp, #8
 8012e9e:	bd80      	pop	{r7, pc}

08012ea0 <LL_UCPD_RxDisable>:
{
 8012ea0:	b580      	push	{r7, lr}
 8012ea2:	b082      	sub	sp, #8
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	68db      	ldr	r3, [r3, #12]
 8012eac:	2220      	movs	r2, #32
 8012eae:	4393      	bics	r3, r2
 8012eb0:	001a      	movs	r2, r3
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	60da      	str	r2, [r3, #12]
}
 8012eb6:	46c0      	nop			@ (mov r8, r8)
 8012eb8:	46bd      	mov	sp, r7
 8012eba:	b002      	add	sp, #8
 8012ebc:	bd80      	pop	{r7, pc}

08012ebe <LL_UCPD_SetRxMode>:
{
 8012ebe:	b580      	push	{r7, lr}
 8012ec0:	b082      	sub	sp, #8
 8012ec2:	af00      	add	r7, sp, #0
 8012ec4:	6078      	str	r0, [r7, #4]
 8012ec6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	68db      	ldr	r3, [r3, #12]
 8012ecc:	2210      	movs	r2, #16
 8012ece:	4393      	bics	r3, r2
 8012ed0:	001a      	movs	r2, r3
 8012ed2:	683b      	ldr	r3, [r7, #0]
 8012ed4:	431a      	orrs	r2, r3
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	60da      	str	r2, [r3, #12]
}
 8012eda:	46c0      	nop			@ (mov r8, r8)
 8012edc:	46bd      	mov	sp, r7
 8012ede:	b002      	add	sp, #8
 8012ee0:	bd80      	pop	{r7, pc}

08012ee2 <LL_UCPD_SendHardReset>:
{
 8012ee2:	b580      	push	{r7, lr}
 8012ee4:	b082      	sub	sp, #8
 8012ee6:	af00      	add	r7, sp, #0
 8012ee8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	68db      	ldr	r3, [r3, #12]
 8012eee:	2208      	movs	r2, #8
 8012ef0:	431a      	orrs	r2, r3
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	60da      	str	r2, [r3, #12]
}
 8012ef6:	46c0      	nop			@ (mov r8, r8)
 8012ef8:	46bd      	mov	sp, r7
 8012efa:	b002      	add	sp, #8
 8012efc:	bd80      	pop	{r7, pc}

08012efe <LL_UCPD_SendMessage>:
{
 8012efe:	b580      	push	{r7, lr}
 8012f00:	b082      	sub	sp, #8
 8012f02:	af00      	add	r7, sp, #0
 8012f04:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	68db      	ldr	r3, [r3, #12]
 8012f0a:	2204      	movs	r2, #4
 8012f0c:	431a      	orrs	r2, r3
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	60da      	str	r2, [r3, #12]
}
 8012f12:	46c0      	nop			@ (mov r8, r8)
 8012f14:	46bd      	mov	sp, r7
 8012f16:	b002      	add	sp, #8
 8012f18:	bd80      	pop	{r7, pc}

08012f1a <LL_UCPD_SetTxMode>:
{
 8012f1a:	b580      	push	{r7, lr}
 8012f1c:	b082      	sub	sp, #8
 8012f1e:	af00      	add	r7, sp, #0
 8012f20:	6078      	str	r0, [r7, #4]
 8012f22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	68db      	ldr	r3, [r3, #12]
 8012f28:	2203      	movs	r2, #3
 8012f2a:	4393      	bics	r3, r2
 8012f2c:	001a      	movs	r2, r3
 8012f2e:	683b      	ldr	r3, [r7, #0]
 8012f30:	431a      	orrs	r2, r3
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	60da      	str	r2, [r3, #12]
}
 8012f36:	46c0      	nop			@ (mov r8, r8)
 8012f38:	46bd      	mov	sp, r7
 8012f3a:	b002      	add	sp, #8
 8012f3c:	bd80      	pop	{r7, pc}

08012f3e <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8012f3e:	b580      	push	{r7, lr}
 8012f40:	b082      	sub	sp, #8
 8012f42:	af00      	add	r7, sp, #0
 8012f44:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	2280      	movs	r2, #128	@ 0x80
 8012f4c:	05d2      	lsls	r2, r2, #23
 8012f4e:	431a      	orrs	r2, r3
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	601a      	str	r2, [r3, #0]
}
 8012f54:	46c0      	nop			@ (mov r8, r8)
 8012f56:	46bd      	mov	sp, r7
 8012f58:	b002      	add	sp, #8
 8012f5a:	bd80      	pop	{r7, pc}

08012f5c <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 8012f5c:	b580      	push	{r7, lr}
 8012f5e:	b082      	sub	sp, #8
 8012f60:	af00      	add	r7, sp, #0
 8012f62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	681b      	ldr	r3, [r3, #0]
 8012f68:	4a03      	ldr	r2, [pc, #12]	@ (8012f78 <LL_UCPD_RxDMADisable+0x1c>)
 8012f6a:	401a      	ands	r2, r3
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	601a      	str	r2, [r3, #0]
}
 8012f70:	46c0      	nop			@ (mov r8, r8)
 8012f72:	46bd      	mov	sp, r7
 8012f74:	b002      	add	sp, #8
 8012f76:	bd80      	pop	{r7, pc}
 8012f78:	bfffffff 	.word	0xbfffffff

08012f7c <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8012f7c:	b580      	push	{r7, lr}
 8012f7e:	b082      	sub	sp, #8
 8012f80:	af00      	add	r7, sp, #0
 8012f82:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	2280      	movs	r2, #128	@ 0x80
 8012f8a:	0592      	lsls	r2, r2, #22
 8012f8c:	431a      	orrs	r2, r3
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	601a      	str	r2, [r3, #0]
}
 8012f92:	46c0      	nop			@ (mov r8, r8)
 8012f94:	46bd      	mov	sp, r7
 8012f96:	b002      	add	sp, #8
 8012f98:	bd80      	pop	{r7, pc}
	...

08012f9c <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 8012f9c:	b580      	push	{r7, lr}
 8012f9e:	b082      	sub	sp, #8
 8012fa0:	af00      	add	r7, sp, #0
 8012fa2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	4a03      	ldr	r2, [pc, #12]	@ (8012fb8 <LL_UCPD_TxDMADisable+0x1c>)
 8012faa:	401a      	ands	r2, r3
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	601a      	str	r2, [r3, #0]
}
 8012fb0:	46c0      	nop			@ (mov r8, r8)
 8012fb2:	46bd      	mov	sp, r7
 8012fb4:	b002      	add	sp, #8
 8012fb6:	bd80      	pop	{r7, pc}
 8012fb8:	dfffffff 	.word	0xdfffffff

08012fbc <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 8012fbc:	b580      	push	{r7, lr}
 8012fbe:	b082      	sub	sp, #8
 8012fc0:	af00      	add	r7, sp, #0
 8012fc2:	6078      	str	r0, [r7, #4]
 8012fc4:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	683a      	ldr	r2, [r7, #0]
 8012fca:	61da      	str	r2, [r3, #28]
}
 8012fcc:	46c0      	nop			@ (mov r8, r8)
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	b002      	add	sp, #8
 8012fd2:	bd80      	pop	{r7, pc}

08012fd4 <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 8012fd4:	b580      	push	{r7, lr}
 8012fd6:	b082      	sub	sp, #8
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	6078      	str	r0, [r7, #4]
 8012fdc:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	683a      	ldr	r2, [r7, #0]
 8012fe2:	621a      	str	r2, [r3, #32]
}
 8012fe4:	46c0      	nop			@ (mov r8, r8)
 8012fe6:	46bd      	mov	sp, r7
 8012fe8:	b002      	add	sp, #8
 8012fea:	bd80      	pop	{r7, pc}

08012fec <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 8012fec:	b580      	push	{r7, lr}
 8012fee:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8012ff0:	2380      	movs	r3, #128	@ 0x80
 8012ff2:	055b      	lsls	r3, r3, #21
 8012ff4:	0018      	movs	r0, r3
 8012ff6:	f7ff fe33 	bl	8012c60 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 8012ffa:	2380      	movs	r3, #128	@ 0x80
 8012ffc:	015b      	lsls	r3, r3, #5
 8012ffe:	0018      	movs	r0, r3
 8013000:	f7ff fe18 	bl	8012c34 <LL_AHB1_GRP1_EnableClock>
}
 8013004:	46c0      	nop			@ (mov r8, r8)
 8013006:	46bd      	mov	sp, r7
 8013008:	bd80      	pop	{r7, pc}
	...

0801300c <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 801300c:	b580      	push	{r7, lr}
 801300e:	b084      	sub	sp, #16
 8013010:	af00      	add	r7, sp, #0
 8013012:	0002      	movs	r2, r0
 8013014:	1dfb      	adds	r3, r7, #7
 8013016:	701a      	strb	r2, [r3, #0]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 8013018:	1dfb      	adds	r3, r7, #7
 801301a:	781a      	ldrb	r2, [r3, #0]
 801301c:	4916      	ldr	r1, [pc, #88]	@ (8013078 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 801301e:	0013      	movs	r3, r2
 8013020:	011b      	lsls	r3, r3, #4
 8013022:	1a9b      	subs	r3, r3, r2
 8013024:	009b      	lsls	r3, r3, #2
 8013026:	585b      	ldr	r3, [r3, r1]
 8013028:	68db      	ldr	r3, [r3, #12]
 801302a:	2207      	movs	r2, #7
 801302c:	4393      	bics	r3, r2
 801302e:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 8013030:	1dfb      	adds	r3, r7, #7
 8013032:	781a      	ldrb	r2, [r3, #0]
 8013034:	4910      	ldr	r1, [pc, #64]	@ (8013078 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8013036:	0013      	movs	r3, r2
 8013038:	011b      	lsls	r3, r3, #4
 801303a:	1a9b      	subs	r3, r3, r2
 801303c:	009b      	lsls	r3, r3, #2
 801303e:	585b      	ldr	r3, [r3, r1]
 8013040:	0018      	movs	r0, r3
 8013042:	f7ff fe48 	bl	8012cd6 <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 8013046:	1dfb      	adds	r3, r7, #7
 8013048:	781a      	ldrb	r2, [r3, #0]
 801304a:	490b      	ldr	r1, [pc, #44]	@ (8013078 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 801304c:	0013      	movs	r3, r2
 801304e:	011b      	lsls	r3, r3, #4
 8013050:	1a9b      	subs	r3, r3, r2
 8013052:	009b      	lsls	r3, r3, #2
 8013054:	585b      	ldr	r3, [r3, r1]
 8013056:	0018      	movs	r0, r3
 8013058:	f7ff fe2e 	bl	8012cb8 <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 801305c:	1dfb      	adds	r3, r7, #7
 801305e:	781a      	ldrb	r2, [r3, #0]
 8013060:	4905      	ldr	r1, [pc, #20]	@ (8013078 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8013062:	0013      	movs	r3, r2
 8013064:	011b      	lsls	r3, r3, #4
 8013066:	1a9b      	subs	r3, r3, r2
 8013068:	009b      	lsls	r3, r3, #2
 801306a:	585b      	ldr	r3, [r3, r1]
 801306c:	68fa      	ldr	r2, [r7, #12]
 801306e:	60da      	str	r2, [r3, #12]
}
 8013070:	46c0      	nop			@ (mov r8, r8)
 8013072:	46bd      	mov	sp, r7
 8013074:	b004      	add	sp, #16
 8013076:	bd80      	pop	{r7, pc}
 8013078:	200051e0 	.word	0x200051e0

0801307c <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 801307c:	b590      	push	{r4, r7, lr}
 801307e:	b08b      	sub	sp, #44	@ 0x2c
 8013080:	af00      	add	r7, sp, #0
 8013082:	60ba      	str	r2, [r7, #8]
 8013084:	607b      	str	r3, [r7, #4]
 8013086:	240f      	movs	r4, #15
 8013088:	193b      	adds	r3, r7, r4
 801308a:	1c02      	adds	r2, r0, #0
 801308c:	701a      	strb	r2, [r3, #0]
 801308e:	200e      	movs	r0, #14
 8013090:	183b      	adds	r3, r7, r0
 8013092:	1c0a      	adds	r2, r1, #0
 8013094:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_OK;
 8013096:	2327      	movs	r3, #39	@ 0x27
 8013098:	18fb      	adds	r3, r7, r3
 801309a:	2200      	movs	r2, #0
 801309c:	701a      	strb	r2, [r3, #0]

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 801309e:	183b      	adds	r3, r7, r0
 80130a0:	781b      	ldrb	r3, [r3, #0]
 80130a2:	2b05      	cmp	r3, #5
 80130a4:	d10b      	bne.n	80130be <USBPD_HW_IF_SendBuffer+0x42>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 80130a6:	193b      	adds	r3, r7, r4
 80130a8:	781a      	ldrb	r2, [r3, #0]
 80130aa:	499e      	ldr	r1, [pc, #632]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80130ac:	0013      	movs	r3, r2
 80130ae:	011b      	lsls	r3, r3, #4
 80130b0:	1a9b      	subs	r3, r3, r2
 80130b2:	009b      	lsls	r3, r3, #2
 80130b4:	585b      	ldr	r3, [r3, r1]
 80130b6:	0018      	movs	r0, r3
 80130b8:	f7ff ff13 	bl	8012ee2 <LL_UCPD_SendHardReset>
 80130bc:	e12a      	b.n	8013314 <USBPD_HW_IF_SendBuffer+0x298>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80130be:	f3ef 8310 	mrs	r3, PRIMASK
 80130c2:	61fb      	str	r3, [r7, #28]
  return(result);
 80130c4:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 80130c6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80130c8:	b672      	cpsid	i
}
 80130ca:	46c0      	nop			@ (mov r8, r8)

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 80130cc:	240f      	movs	r4, #15
 80130ce:	193b      	adds	r3, r7, r4
 80130d0:	781a      	ldrb	r2, [r3, #0]
 80130d2:	4994      	ldr	r1, [pc, #592]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80130d4:	2038      	movs	r0, #56	@ 0x38
 80130d6:	0013      	movs	r3, r2
 80130d8:	011b      	lsls	r3, r3, #4
 80130da:	1a9b      	subs	r3, r3, r2
 80130dc:	009b      	lsls	r3, r3, #2
 80130de:	18cb      	adds	r3, r1, r3
 80130e0:	181b      	adds	r3, r3, r0
 80130e2:	781b      	ldrb	r3, [r3, #0]
 80130e4:	b2db      	uxtb	r3, r3
 80130e6:	2b01      	cmp	r3, #1
 80130e8:	d00e      	beq.n	8013108 <USBPD_HW_IF_SendBuffer+0x8c>
 80130ea:	193b      	adds	r3, r7, r4
 80130ec:	781a      	ldrb	r2, [r3, #0]
 80130ee:	498d      	ldr	r1, [pc, #564]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80130f0:	0013      	movs	r3, r2
 80130f2:	011b      	lsls	r3, r3, #4
 80130f4:	1a9b      	subs	r3, r3, r2
 80130f6:	009b      	lsls	r3, r3, #2
 80130f8:	18cb      	adds	r3, r1, r3
 80130fa:	3304      	adds	r3, #4
 80130fc:	681b      	ldr	r3, [r3, #0]
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	2201      	movs	r2, #1
 8013102:	4013      	ands	r3, r2
 8013104:	2b01      	cmp	r3, #1
 8013106:	d10a      	bne.n	801311e <USBPD_HW_IF_SendBuffer+0xa2>
 8013108:	6a3b      	ldr	r3, [r7, #32]
 801310a:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801310c:	69bb      	ldr	r3, [r7, #24]
 801310e:	f383 8810 	msr	PRIMASK, r3
}
 8013112:	46c0      	nop			@ (mov r8, r8)
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 8013114:	2327      	movs	r3, #39	@ 0x27
 8013116:	18fb      	adds	r3, r7, r3
 8013118:	2202      	movs	r2, #2
 801311a:	701a      	strb	r2, [r3, #0]
 801311c:	e0fa      	b.n	8013314 <USBPD_HW_IF_SendBuffer+0x298>
 801311e:	6a3b      	ldr	r3, [r7, #32]
 8013120:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013122:	697b      	ldr	r3, [r7, #20]
 8013124:	f383 8810 	msr	PRIMASK, r3
}
 8013128:	46c0      	nop			@ (mov r8, r8)
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 801312a:	230e      	movs	r3, #14
 801312c:	18fb      	adds	r3, r7, r3
 801312e:	781b      	ldrb	r3, [r3, #0]
 8013130:	2b07      	cmp	r3, #7
 8013132:	d871      	bhi.n	8013218 <USBPD_HW_IF_SendBuffer+0x19c>
 8013134:	009a      	lsls	r2, r3, #2
 8013136:	4b7c      	ldr	r3, [pc, #496]	@ (8013328 <USBPD_HW_IF_SendBuffer+0x2ac>)
 8013138:	18d3      	adds	r3, r2, r3
 801313a:	681b      	ldr	r3, [r3, #0]
 801313c:	469f      	mov	pc, r3
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 801313e:	240f      	movs	r4, #15
 8013140:	193b      	adds	r3, r7, r4
 8013142:	781a      	ldrb	r2, [r3, #0]
 8013144:	4977      	ldr	r1, [pc, #476]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8013146:	0013      	movs	r3, r2
 8013148:	011b      	lsls	r3, r3, #4
 801314a:	1a9b      	subs	r3, r3, r2
 801314c:	009b      	lsls	r3, r3, #2
 801314e:	585b      	ldr	r3, [r3, r1]
 8013150:	4a76      	ldr	r2, [pc, #472]	@ (801332c <USBPD_HW_IF_SendBuffer+0x2b0>)
 8013152:	0011      	movs	r1, r2
 8013154:	0018      	movs	r0, r3
 8013156:	f7ff ff31 	bl	8012fbc <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 801315a:	193b      	adds	r3, r7, r4
 801315c:	781a      	ldrb	r2, [r3, #0]
 801315e:	4971      	ldr	r1, [pc, #452]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8013160:	0013      	movs	r3, r2
 8013162:	011b      	lsls	r3, r3, #4
 8013164:	1a9b      	subs	r3, r3, r2
 8013166:	009b      	lsls	r3, r3, #2
 8013168:	585b      	ldr	r3, [r3, r1]
 801316a:	2100      	movs	r1, #0
 801316c:	0018      	movs	r0, r3
 801316e:	f7ff fed4 	bl	8012f1a <LL_UCPD_SetTxMode>
          break;
 8013172:	e056      	b.n	8013222 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 8013174:	240f      	movs	r4, #15
 8013176:	193b      	adds	r3, r7, r4
 8013178:	781a      	ldrb	r2, [r3, #0]
 801317a:	496a      	ldr	r1, [pc, #424]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801317c:	0013      	movs	r3, r2
 801317e:	011b      	lsls	r3, r3, #4
 8013180:	1a9b      	subs	r3, r3, r2
 8013182:	009b      	lsls	r3, r3, #2
 8013184:	585b      	ldr	r3, [r3, r1]
 8013186:	4a6a      	ldr	r2, [pc, #424]	@ (8013330 <USBPD_HW_IF_SendBuffer+0x2b4>)
 8013188:	0011      	movs	r1, r2
 801318a:	0018      	movs	r0, r3
 801318c:	f7ff ff16 	bl	8012fbc <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8013190:	193b      	adds	r3, r7, r4
 8013192:	781a      	ldrb	r2, [r3, #0]
 8013194:	4963      	ldr	r1, [pc, #396]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8013196:	0013      	movs	r3, r2
 8013198:	011b      	lsls	r3, r3, #4
 801319a:	1a9b      	subs	r3, r3, r2
 801319c:	009b      	lsls	r3, r3, #2
 801319e:	585b      	ldr	r3, [r3, r1]
 80131a0:	2100      	movs	r1, #0
 80131a2:	0018      	movs	r0, r3
 80131a4:	f7ff feb9 	bl	8012f1a <LL_UCPD_SetTxMode>
          break;
 80131a8:	e03b      	b.n	8013222 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 80131aa:	240f      	movs	r4, #15
 80131ac:	193b      	adds	r3, r7, r4
 80131ae:	781a      	ldrb	r2, [r3, #0]
 80131b0:	495c      	ldr	r1, [pc, #368]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80131b2:	0013      	movs	r3, r2
 80131b4:	011b      	lsls	r3, r3, #4
 80131b6:	1a9b      	subs	r3, r3, r2
 80131b8:	009b      	lsls	r3, r3, #2
 80131ba:	585b      	ldr	r3, [r3, r1]
 80131bc:	4a5d      	ldr	r2, [pc, #372]	@ (8013334 <USBPD_HW_IF_SendBuffer+0x2b8>)
 80131be:	0011      	movs	r1, r2
 80131c0:	0018      	movs	r0, r3
 80131c2:	f7ff fefb 	bl	8012fbc <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 80131c6:	193b      	adds	r3, r7, r4
 80131c8:	781a      	ldrb	r2, [r3, #0]
 80131ca:	4956      	ldr	r1, [pc, #344]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80131cc:	0013      	movs	r3, r2
 80131ce:	011b      	lsls	r3, r3, #4
 80131d0:	1a9b      	subs	r3, r3, r2
 80131d2:	009b      	lsls	r3, r3, #2
 80131d4:	585b      	ldr	r3, [r3, r1]
 80131d6:	2100      	movs	r1, #0
 80131d8:	0018      	movs	r0, r3
 80131da:	f7ff fe9e 	bl	8012f1a <LL_UCPD_SetTxMode>
          break;
 80131de:	e020      	b.n	8013222 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 80131e0:	230f      	movs	r3, #15
 80131e2:	18fb      	adds	r3, r7, r3
 80131e4:	781a      	ldrb	r2, [r3, #0]
 80131e6:	494f      	ldr	r1, [pc, #316]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80131e8:	0013      	movs	r3, r2
 80131ea:	011b      	lsls	r3, r3, #4
 80131ec:	1a9b      	subs	r3, r3, r2
 80131ee:	009b      	lsls	r3, r3, #2
 80131f0:	585b      	ldr	r3, [r3, r1]
 80131f2:	2101      	movs	r1, #1
 80131f4:	0018      	movs	r0, r3
 80131f6:	f7ff fe90 	bl	8012f1a <LL_UCPD_SetTxMode>
          break;
 80131fa:	e012      	b.n	8013222 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 80131fc:	230f      	movs	r3, #15
 80131fe:	18fb      	adds	r3, r7, r3
 8013200:	781a      	ldrb	r2, [r3, #0]
 8013202:	4948      	ldr	r1, [pc, #288]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8013204:	0013      	movs	r3, r2
 8013206:	011b      	lsls	r3, r3, #4
 8013208:	1a9b      	subs	r3, r3, r2
 801320a:	009b      	lsls	r3, r3, #2
 801320c:	585b      	ldr	r3, [r3, r1]
 801320e:	2102      	movs	r1, #2
 8013210:	0018      	movs	r0, r3
 8013212:	f7ff fe82 	bl	8012f1a <LL_UCPD_SetTxMode>
          break;
 8013216:	e004      	b.n	8013222 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        default :
          _status = USBPD_ERROR;
 8013218:	2327      	movs	r3, #39	@ 0x27
 801321a:	18fb      	adds	r3, r7, r3
 801321c:	2202      	movs	r2, #2
 801321e:	701a      	strb	r2, [r3, #0]
          break;
 8013220:	46c0      	nop			@ (mov r8, r8)
      }

      if (USBPD_OK == _status)
 8013222:	2327      	movs	r3, #39	@ 0x27
 8013224:	18fb      	adds	r3, r7, r3
 8013226:	781b      	ldrb	r3, [r3, #0]
 8013228:	2b00      	cmp	r3, #0
 801322a:	d173      	bne.n	8013314 <USBPD_HW_IF_SendBuffer+0x298>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 801322c:	200f      	movs	r0, #15
 801322e:	183b      	adds	r3, r7, r0
 8013230:	781a      	ldrb	r2, [r3, #0]
 8013232:	493c      	ldr	r1, [pc, #240]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8013234:	0013      	movs	r3, r2
 8013236:	011b      	lsls	r3, r3, #4
 8013238:	1a9b      	subs	r3, r3, r2
 801323a:	009b      	lsls	r3, r3, #2
 801323c:	18cb      	adds	r3, r1, r3
 801323e:	3304      	adds	r3, #4
 8013240:	681b      	ldr	r3, [r3, #0]
 8013242:	6819      	ldr	r1, [r3, #0]
 8013244:	183b      	adds	r3, r7, r0
 8013246:	781a      	ldrb	r2, [r3, #0]
 8013248:	4836      	ldr	r0, [pc, #216]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801324a:	0013      	movs	r3, r2
 801324c:	011b      	lsls	r3, r3, #4
 801324e:	1a9b      	subs	r3, r3, r2
 8013250:	009b      	lsls	r3, r3, #2
 8013252:	18c3      	adds	r3, r0, r3
 8013254:	3304      	adds	r3, #4
 8013256:	681b      	ldr	r3, [r3, #0]
 8013258:	2201      	movs	r2, #1
 801325a:	4391      	bics	r1, r2
 801325c:	000a      	movs	r2, r1
 801325e:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8013260:	46c0      	nop			@ (mov r8, r8)
 8013262:	200f      	movs	r0, #15
 8013264:	183b      	adds	r3, r7, r0
 8013266:	781a      	ldrb	r2, [r3, #0]
 8013268:	492e      	ldr	r1, [pc, #184]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801326a:	0013      	movs	r3, r2
 801326c:	011b      	lsls	r3, r3, #4
 801326e:	1a9b      	subs	r3, r3, r2
 8013270:	009b      	lsls	r3, r3, #2
 8013272:	18cb      	adds	r3, r1, r3
 8013274:	3304      	adds	r3, #4
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	2201      	movs	r2, #1
 801327c:	4013      	ands	r3, r2
 801327e:	2b01      	cmp	r3, #1
 8013280:	d0ef      	beq.n	8013262 <USBPD_HW_IF_SendBuffer+0x1e6>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 8013282:	0004      	movs	r4, r0
 8013284:	193b      	adds	r3, r7, r4
 8013286:	781a      	ldrb	r2, [r3, #0]
 8013288:	4926      	ldr	r1, [pc, #152]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801328a:	0013      	movs	r3, r2
 801328c:	011b      	lsls	r3, r3, #4
 801328e:	1a9b      	subs	r3, r3, r2
 8013290:	009b      	lsls	r3, r3, #2
 8013292:	18cb      	adds	r3, r1, r3
 8013294:	3304      	adds	r3, #4
 8013296:	681b      	ldr	r3, [r3, #0]
 8013298:	68ba      	ldr	r2, [r7, #8]
 801329a:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 801329c:	193b      	adds	r3, r7, r4
 801329e:	781a      	ldrb	r2, [r3, #0]
 80132a0:	4920      	ldr	r1, [pc, #128]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80132a2:	0013      	movs	r3, r2
 80132a4:	011b      	lsls	r3, r3, #4
 80132a6:	1a9b      	subs	r3, r3, r2
 80132a8:	009b      	lsls	r3, r3, #2
 80132aa:	18cb      	adds	r3, r1, r3
 80132ac:	3304      	adds	r3, #4
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	687a      	ldr	r2, [r7, #4]
 80132b2:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80132b4:	193b      	adds	r3, r7, r4
 80132b6:	781a      	ldrb	r2, [r3, #0]
 80132b8:	491a      	ldr	r1, [pc, #104]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80132ba:	0013      	movs	r3, r2
 80132bc:	011b      	lsls	r3, r3, #4
 80132be:	1a9b      	subs	r3, r3, r2
 80132c0:	009b      	lsls	r3, r3, #2
 80132c2:	18cb      	adds	r3, r1, r3
 80132c4:	3304      	adds	r3, #4
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	6819      	ldr	r1, [r3, #0]
 80132ca:	193b      	adds	r3, r7, r4
 80132cc:	781a      	ldrb	r2, [r3, #0]
 80132ce:	4815      	ldr	r0, [pc, #84]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80132d0:	0013      	movs	r3, r2
 80132d2:	011b      	lsls	r3, r3, #4
 80132d4:	1a9b      	subs	r3, r3, r2
 80132d6:	009b      	lsls	r3, r3, #2
 80132d8:	18c3      	adds	r3, r0, r3
 80132da:	3304      	adds	r3, #4
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	2201      	movs	r2, #1
 80132e0:	430a      	orrs	r2, r1
 80132e2:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 80132e4:	193b      	adds	r3, r7, r4
 80132e6:	781a      	ldrb	r2, [r3, #0]
 80132e8:	490e      	ldr	r1, [pc, #56]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80132ea:	0013      	movs	r3, r2
 80132ec:	011b      	lsls	r3, r3, #4
 80132ee:	1a9b      	subs	r3, r3, r2
 80132f0:	009b      	lsls	r3, r3, #2
 80132f2:	585b      	ldr	r3, [r3, r1]
 80132f4:	687a      	ldr	r2, [r7, #4]
 80132f6:	0011      	movs	r1, r2
 80132f8:	0018      	movs	r0, r3
 80132fa:	f7ff fe6b 	bl	8012fd4 <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 80132fe:	193b      	adds	r3, r7, r4
 8013300:	781a      	ldrb	r2, [r3, #0]
 8013302:	4908      	ldr	r1, [pc, #32]	@ (8013324 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8013304:	0013      	movs	r3, r2
 8013306:	011b      	lsls	r3, r3, #4
 8013308:	1a9b      	subs	r3, r3, r2
 801330a:	009b      	lsls	r3, r3, #2
 801330c:	585b      	ldr	r3, [r3, r1]
 801330e:	0018      	movs	r0, r3
 8013310:	f7ff fdf5 	bl	8012efe <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 8013314:	2327      	movs	r3, #39	@ 0x27
 8013316:	18fb      	adds	r3, r7, r3
 8013318:	781b      	ldrb	r3, [r3, #0]
}
 801331a:	0018      	movs	r0, r3
 801331c:	46bd      	mov	sp, r7
 801331e:	b00b      	add	sp, #44	@ 0x2c
 8013320:	bd90      	pop	{r4, r7, pc}
 8013322:	46c0      	nop			@ (mov r8, r8)
 8013324:	200051e0 	.word	0x200051e0
 8013328:	08015508 	.word	0x08015508
 801332c:	0008e318 	.word	0x0008e318
 8013330:	00031b18 	.word	0x00031b18
 8013334:	000360d8 	.word	0x000360d8

08013338 <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 8013338:	b580      	push	{r7, lr}
 801333a:	b082      	sub	sp, #8
 801333c:	af00      	add	r7, sp, #0
 801333e:	0002      	movs	r2, r0
 8013340:	1dfb      	adds	r3, r7, #7
 8013342:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8013344:	1dfb      	adds	r3, r7, #7
 8013346:	781a      	ldrb	r2, [r3, #0]
 8013348:	490c      	ldr	r1, [pc, #48]	@ (801337c <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 801334a:	0013      	movs	r3, r2
 801334c:	011b      	lsls	r3, r3, #4
 801334e:	1a9b      	subs	r3, r3, r2
 8013350:	009b      	lsls	r3, r3, #2
 8013352:	585b      	ldr	r3, [r3, r1]
 8013354:	2102      	movs	r1, #2
 8013356:	0018      	movs	r0, r3
 8013358:	f7ff fddf 	bl	8012f1a <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 801335c:	1dfb      	adds	r3, r7, #7
 801335e:	781a      	ldrb	r2, [r3, #0]
 8013360:	4906      	ldr	r1, [pc, #24]	@ (801337c <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 8013362:	0013      	movs	r3, r2
 8013364:	011b      	lsls	r3, r3, #4
 8013366:	1a9b      	subs	r3, r3, r2
 8013368:	009b      	lsls	r3, r3, #2
 801336a:	585b      	ldr	r3, [r3, r1]
 801336c:	0018      	movs	r0, r3
 801336e:	f7ff fdc6 	bl	8012efe <LL_UCPD_SendMessage>
}
 8013372:	46c0      	nop			@ (mov r8, r8)
 8013374:	46bd      	mov	sp, r7
 8013376:	b002      	add	sp, #8
 8013378:	bd80      	pop	{r7, pc}
 801337a:	46c0      	nop			@ (mov r8, r8)
 801337c:	200051e0 	.word	0x200051e0

08013380 <USBPDM1_AssertRp>:
#endif /* !USBPDCORE_LIB_NO_PD */

void USBPDM1_AssertRp(uint8_t PortNum)
{
 8013380:	b580      	push	{r7, lr}
 8013382:	b082      	sub	sp, #8
 8013384:	af00      	add	r7, sp, #0
 8013386:	0002      	movs	r2, r0
 8013388:	1dfb      	adds	r3, r7, #7
 801338a:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 801338c:	2001      	movs	r0, #1
 801338e:	f7ff fc7d 	bl	8012c8c <LL_APB2_GRP1_EnableClock>
  switch (Ports[PortNum].params->RpResistor)
 8013392:	1dfb      	adds	r3, r7, #7
 8013394:	781a      	ldrb	r2, [r3, #0]
 8013396:	4953      	ldr	r1, [pc, #332]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 8013398:	0013      	movs	r3, r2
 801339a:	011b      	lsls	r3, r3, #4
 801339c:	1a9b      	subs	r3, r3, r2
 801339e:	009b      	lsls	r3, r3, #2
 80133a0:	18cb      	adds	r3, r1, r3
 80133a2:	3310      	adds	r3, #16
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	789b      	ldrb	r3, [r3, #2]
 80133a8:	079b      	lsls	r3, r3, #30
 80133aa:	0f9b      	lsrs	r3, r3, #30
 80133ac:	b2db      	uxtb	r3, r3
 80133ae:	2b02      	cmp	r3, #2
 80133b0:	d021      	beq.n	80133f6 <USBPDM1_AssertRp+0x76>
 80133b2:	dc2f      	bgt.n	8013414 <USBPDM1_AssertRp+0x94>
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d002      	beq.n	80133be <USBPDM1_AssertRp+0x3e>
 80133b8:	2b01      	cmp	r3, #1
 80133ba:	d00d      	beq.n	80133d8 <USBPDM1_AssertRp+0x58>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 80133bc:	e02a      	b.n	8013414 <USBPDM1_AssertRp+0x94>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 80133be:	1dfb      	adds	r3, r7, #7
 80133c0:	781a      	ldrb	r2, [r3, #0]
 80133c2:	4948      	ldr	r1, [pc, #288]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 80133c4:	0013      	movs	r3, r2
 80133c6:	011b      	lsls	r3, r3, #4
 80133c8:	1a9b      	subs	r3, r3, r2
 80133ca:	009b      	lsls	r3, r3, #2
 80133cc:	585b      	ldr	r3, [r3, r1]
 80133ce:	2180      	movs	r1, #128	@ 0x80
 80133d0:	0018      	movs	r0, r3
 80133d2:	f7ff fd31 	bl	8012e38 <LL_UCPD_SetRpResistor>
      break;
 80133d6:	e01e      	b.n	8013416 <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 80133d8:	1dfb      	adds	r3, r7, #7
 80133da:	781a      	ldrb	r2, [r3, #0]
 80133dc:	4941      	ldr	r1, [pc, #260]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 80133de:	0013      	movs	r3, r2
 80133e0:	011b      	lsls	r3, r3, #4
 80133e2:	1a9b      	subs	r3, r3, r2
 80133e4:	009b      	lsls	r3, r3, #2
 80133e6:	585b      	ldr	r3, [r3, r1]
 80133e8:	2280      	movs	r2, #128	@ 0x80
 80133ea:	0052      	lsls	r2, r2, #1
 80133ec:	0011      	movs	r1, r2
 80133ee:	0018      	movs	r0, r3
 80133f0:	f7ff fd22 	bl	8012e38 <LL_UCPD_SetRpResistor>
      break;
 80133f4:	e00f      	b.n	8013416 <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 80133f6:	1dfb      	adds	r3, r7, #7
 80133f8:	781a      	ldrb	r2, [r3, #0]
 80133fa:	493a      	ldr	r1, [pc, #232]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 80133fc:	0013      	movs	r3, r2
 80133fe:	011b      	lsls	r3, r3, #4
 8013400:	1a9b      	subs	r3, r3, r2
 8013402:	009b      	lsls	r3, r3, #2
 8013404:	585b      	ldr	r3, [r3, r1]
 8013406:	22c0      	movs	r2, #192	@ 0xc0
 8013408:	0052      	lsls	r2, r2, #1
 801340a:	0011      	movs	r1, r2
 801340c:	0018      	movs	r0, r3
 801340e:	f7ff fd13 	bl	8012e38 <LL_UCPD_SetRpResistor>
      break;
 8013412:	e000      	b.n	8013416 <USBPDM1_AssertRp+0x96>
      break;
 8013414:	46c0      	nop			@ (mov r8, r8)
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8013416:	1dfb      	adds	r3, r7, #7
 8013418:	781a      	ldrb	r2, [r3, #0]
 801341a:	4932      	ldr	r1, [pc, #200]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 801341c:	0013      	movs	r3, r2
 801341e:	011b      	lsls	r3, r3, #4
 8013420:	1a9b      	subs	r3, r3, r2
 8013422:	009b      	lsls	r3, r3, #2
 8013424:	585b      	ldr	r3, [r3, r1]
 8013426:	2100      	movs	r1, #0
 8013428:	0018      	movs	r0, r3
 801342a:	f7ff fcd1 	bl	8012dd0 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 801342e:	1dfb      	adds	r3, r7, #7
 8013430:	781a      	ldrb	r2, [r3, #0]
 8013432:	492c      	ldr	r1, [pc, #176]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 8013434:	0013      	movs	r3, r2
 8013436:	011b      	lsls	r3, r3, #4
 8013438:	1a9b      	subs	r3, r3, r2
 801343a:	009b      	lsls	r3, r3, #2
 801343c:	585b      	ldr	r3, [r3, r1]
 801343e:	0018      	movs	r0, r3
 8013440:	f7ff fcea 	bl	8012e18 <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 8013444:	1dfb      	adds	r3, r7, #7
 8013446:	781a      	ldrb	r2, [r3, #0]
 8013448:	4926      	ldr	r1, [pc, #152]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 801344a:	0013      	movs	r3, r2
 801344c:	011b      	lsls	r3, r3, #4
 801344e:	1a9b      	subs	r3, r3, r2
 8013450:	009b      	lsls	r3, r3, #2
 8013452:	18cb      	adds	r3, r1, r3
 8013454:	3334      	adds	r3, #52	@ 0x34
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	2b00      	cmp	r3, #0
 801345a:	d10e      	bne.n	801347a <USBPDM1_AssertRp+0xfa>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 801345c:	1dfb      	adds	r3, r7, #7
 801345e:	781a      	ldrb	r2, [r3, #0]
 8013460:	4920      	ldr	r1, [pc, #128]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 8013462:	0013      	movs	r3, r2
 8013464:	011b      	lsls	r3, r3, #4
 8013466:	1a9b      	subs	r3, r3, r2
 8013468:	009b      	lsls	r3, r3, #2
 801346a:	585b      	ldr	r3, [r3, r1]
 801346c:	22c0      	movs	r2, #192	@ 0xc0
 801346e:	0112      	lsls	r2, r2, #4
 8013470:	0011      	movs	r1, r2
 8013472:	0018      	movs	r0, r3
 8013474:	f7ff fcac 	bl	8012dd0 <LL_UCPD_SetccEnable>
 8013478:	e01b      	b.n	80134b2 <USBPDM1_AssertRp+0x132>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 801347a:	1dfb      	adds	r3, r7, #7
 801347c:	781a      	ldrb	r2, [r3, #0]
 801347e:	4919      	ldr	r1, [pc, #100]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 8013480:	0013      	movs	r3, r2
 8013482:	011b      	lsls	r3, r3, #4
 8013484:	1a9b      	subs	r3, r3, r2
 8013486:	009b      	lsls	r3, r3, #2
 8013488:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 801348a:	1dfb      	adds	r3, r7, #7
 801348c:	781a      	ldrb	r2, [r3, #0]
 801348e:	4915      	ldr	r1, [pc, #84]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 8013490:	0013      	movs	r3, r2
 8013492:	011b      	lsls	r3, r3, #4
 8013494:	1a9b      	subs	r3, r3, r2
 8013496:	009b      	lsls	r3, r3, #2
 8013498:	18cb      	adds	r3, r1, r3
 801349a:	3334      	adds	r3, #52	@ 0x34
 801349c:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 801349e:	2b01      	cmp	r3, #1
 80134a0:	d102      	bne.n	80134a8 <USBPDM1_AssertRp+0x128>
 80134a2:	2380      	movs	r3, #128	@ 0x80
 80134a4:	00db      	lsls	r3, r3, #3
 80134a6:	e001      	b.n	80134ac <USBPDM1_AssertRp+0x12c>
 80134a8:	2380      	movs	r3, #128	@ 0x80
 80134aa:	011b      	lsls	r3, r3, #4
 80134ac:	0019      	movs	r1, r3
 80134ae:	f7ff fc8f 	bl	8012dd0 <LL_UCPD_SetccEnable>
  }
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 80134b2:	4b0d      	ldr	r3, [pc, #52]	@ (80134e8 <USBPDM1_AssertRp+0x168>)
 80134b4:	6819      	ldr	r1, [r3, #0]
 80134b6:	1dfb      	adds	r3, r7, #7
 80134b8:	781a      	ldrb	r2, [r3, #0]
 80134ba:	480a      	ldr	r0, [pc, #40]	@ (80134e4 <USBPDM1_AssertRp+0x164>)
 80134bc:	0013      	movs	r3, r2
 80134be:	011b      	lsls	r3, r3, #4
 80134c0:	1a9b      	subs	r3, r3, r2
 80134c2:	009b      	lsls	r3, r3, #2
 80134c4:	581b      	ldr	r3, [r3, r0]
 80134c6:	4a09      	ldr	r2, [pc, #36]	@ (80134ec <USBPDM1_AssertRp+0x16c>)
 80134c8:	4293      	cmp	r3, r2
 80134ca:	d102      	bne.n	80134d2 <USBPDM1_AssertRp+0x152>
 80134cc:	2380      	movs	r3, #128	@ 0x80
 80134ce:	009b      	lsls	r3, r3, #2
 80134d0:	e001      	b.n	80134d6 <USBPDM1_AssertRp+0x156>
 80134d2:	2380      	movs	r3, #128	@ 0x80
 80134d4:	00db      	lsls	r3, r3, #3
 80134d6:	4a04      	ldr	r2, [pc, #16]	@ (80134e8 <USBPDM1_AssertRp+0x168>)
 80134d8:	430b      	orrs	r3, r1
 80134da:	6013      	str	r3, [r2, #0]

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 80134dc:	46c0      	nop			@ (mov r8, r8)
 80134de:	46bd      	mov	sp, r7
 80134e0:	b002      	add	sp, #8
 80134e2:	bd80      	pop	{r7, pc}
 80134e4:	200051e0 	.word	0x200051e0
 80134e8:	40010000 	.word	0x40010000
 80134ec:	4000a000 	.word	0x4000a000

080134f0 <USBPDM1_DeAssertRp>:

void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 80134f0:	b580      	push	{r7, lr}
 80134f2:	b082      	sub	sp, #8
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	0002      	movs	r2, r0
 80134f8:	1dfb      	adds	r3, r7, #7
 80134fa:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 80134fc:	46c0      	nop			@ (mov r8, r8)
 80134fe:	46bd      	mov	sp, r7
 8013500:	b002      	add	sp, #8
 8013502:	bd80      	pop	{r7, pc}

08013504 <USBPDM1_AssertRd>:

void USBPDM1_AssertRd(uint8_t PortNum)
{
 8013504:	b580      	push	{r7, lr}
 8013506:	b082      	sub	sp, #8
 8013508:	af00      	add	r7, sp, #0
 801350a:	0002      	movs	r2, r0
 801350c:	1dfb      	adds	r3, r7, #7
 801350e:	701a      	strb	r2, [r3, #0]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 8013510:	1dfb      	adds	r3, r7, #7
 8013512:	781a      	ldrb	r2, [r3, #0]
 8013514:	494b      	ldr	r1, [pc, #300]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 8013516:	0013      	movs	r3, r2
 8013518:	011b      	lsls	r3, r3, #4
 801351a:	1a9b      	subs	r3, r3, r2
 801351c:	009b      	lsls	r3, r3, #2
 801351e:	585b      	ldr	r3, [r3, r1]
 8013520:	0018      	movs	r0, r3
 8013522:	f7ff fbf7 	bl	8012d14 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 8013526:	1dfb      	adds	r3, r7, #7
 8013528:	781a      	ldrb	r2, [r3, #0]
 801352a:	4946      	ldr	r1, [pc, #280]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 801352c:	0013      	movs	r3, r2
 801352e:	011b      	lsls	r3, r3, #4
 8013530:	1a9b      	subs	r3, r3, r2
 8013532:	009b      	lsls	r3, r3, #2
 8013534:	585b      	ldr	r3, [r3, r1]
 8013536:	0018      	movs	r0, r3
 8013538:	f7ff fc0c 	bl	8012d54 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 801353c:	2001      	movs	r0, #1
 801353e:	f7ff fba5 	bl	8012c8c <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8013542:	1dfb      	adds	r3, r7, #7
 8013544:	781a      	ldrb	r2, [r3, #0]
 8013546:	493f      	ldr	r1, [pc, #252]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 8013548:	0013      	movs	r3, r2
 801354a:	011b      	lsls	r3, r3, #4
 801354c:	1a9b      	subs	r3, r3, r2
 801354e:	009b      	lsls	r3, r3, #2
 8013550:	585b      	ldr	r3, [r3, r1]
 8013552:	2100      	movs	r1, #0
 8013554:	0018      	movs	r0, r3
 8013556:	f7ff fc3b 	bl	8012dd0 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 801355a:	1dfb      	adds	r3, r7, #7
 801355c:	781a      	ldrb	r2, [r3, #0]
 801355e:	4939      	ldr	r1, [pc, #228]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 8013560:	0013      	movs	r3, r2
 8013562:	011b      	lsls	r3, r3, #4
 8013564:	1a9b      	subs	r3, r3, r2
 8013566:	009b      	lsls	r3, r3, #2
 8013568:	585b      	ldr	r3, [r3, r1]
 801356a:	0018      	movs	r0, r3
 801356c:	f7ff fc44 	bl	8012df8 <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 8013570:	1dfb      	adds	r3, r7, #7
 8013572:	781a      	ldrb	r2, [r3, #0]
 8013574:	4933      	ldr	r1, [pc, #204]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 8013576:	0013      	movs	r3, r2
 8013578:	011b      	lsls	r3, r3, #4
 801357a:	1a9b      	subs	r3, r3, r2
 801357c:	009b      	lsls	r3, r3, #2
 801357e:	18cb      	adds	r3, r1, r3
 8013580:	3334      	adds	r3, #52	@ 0x34
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d10e      	bne.n	80135a6 <USBPDM1_AssertRd+0xa2>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8013588:	1dfb      	adds	r3, r7, #7
 801358a:	781a      	ldrb	r2, [r3, #0]
 801358c:	492d      	ldr	r1, [pc, #180]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 801358e:	0013      	movs	r3, r2
 8013590:	011b      	lsls	r3, r3, #4
 8013592:	1a9b      	subs	r3, r3, r2
 8013594:	009b      	lsls	r3, r3, #2
 8013596:	585b      	ldr	r3, [r3, r1]
 8013598:	22c0      	movs	r2, #192	@ 0xc0
 801359a:	0112      	lsls	r2, r2, #4
 801359c:	0011      	movs	r1, r2
 801359e:	0018      	movs	r0, r3
 80135a0:	f7ff fc16 	bl	8012dd0 <LL_UCPD_SetccEnable>
 80135a4:	e01b      	b.n	80135de <USBPDM1_AssertRd+0xda>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80135a6:	1dfb      	adds	r3, r7, #7
 80135a8:	781a      	ldrb	r2, [r3, #0]
 80135aa:	4926      	ldr	r1, [pc, #152]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 80135ac:	0013      	movs	r3, r2
 80135ae:	011b      	lsls	r3, r3, #4
 80135b0:	1a9b      	subs	r3, r3, r2
 80135b2:	009b      	lsls	r3, r3, #2
 80135b4:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 80135b6:	1dfb      	adds	r3, r7, #7
 80135b8:	781a      	ldrb	r2, [r3, #0]
 80135ba:	4922      	ldr	r1, [pc, #136]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 80135bc:	0013      	movs	r3, r2
 80135be:	011b      	lsls	r3, r3, #4
 80135c0:	1a9b      	subs	r3, r3, r2
 80135c2:	009b      	lsls	r3, r3, #2
 80135c4:	18cb      	adds	r3, r1, r3
 80135c6:	3334      	adds	r3, #52	@ 0x34
 80135c8:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80135ca:	2b01      	cmp	r3, #1
 80135cc:	d102      	bne.n	80135d4 <USBPDM1_AssertRd+0xd0>
 80135ce:	2380      	movs	r3, #128	@ 0x80
 80135d0:	00db      	lsls	r3, r3, #3
 80135d2:	e001      	b.n	80135d8 <USBPDM1_AssertRd+0xd4>
 80135d4:	2380      	movs	r3, #128	@ 0x80
 80135d6:	011b      	lsls	r3, r3, #4
 80135d8:	0019      	movs	r1, r3
 80135da:	f7ff fbf9 	bl	8012dd0 <LL_UCPD_SetccEnable>
  }

  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 80135de:	4b1a      	ldr	r3, [pc, #104]	@ (8013648 <USBPDM1_AssertRd+0x144>)
 80135e0:	6819      	ldr	r1, [r3, #0]
 80135e2:	1dfb      	adds	r3, r7, #7
 80135e4:	781a      	ldrb	r2, [r3, #0]
 80135e6:	4817      	ldr	r0, [pc, #92]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 80135e8:	0013      	movs	r3, r2
 80135ea:	011b      	lsls	r3, r3, #4
 80135ec:	1a9b      	subs	r3, r3, r2
 80135ee:	009b      	lsls	r3, r3, #2
 80135f0:	581b      	ldr	r3, [r3, r0]
 80135f2:	4a16      	ldr	r2, [pc, #88]	@ (801364c <USBPDM1_AssertRd+0x148>)
 80135f4:	4293      	cmp	r3, r2
 80135f6:	d102      	bne.n	80135fe <USBPDM1_AssertRd+0xfa>
 80135f8:	2380      	movs	r3, #128	@ 0x80
 80135fa:	009b      	lsls	r3, r3, #2
 80135fc:	e001      	b.n	8013602 <USBPDM1_AssertRd+0xfe>
 80135fe:	2380      	movs	r3, #128	@ 0x80
 8013600:	00db      	lsls	r3, r3, #3
 8013602:	4a11      	ldr	r2, [pc, #68]	@ (8013648 <USBPDM1_AssertRd+0x144>)
 8013604:	430b      	orrs	r3, r1
 8013606:	6013      	str	r3, [r2, #0]
  HAL_Delay(1);
 8013608:	2001      	movs	r0, #1
 801360a:	f7f6 f8df 	bl	80097cc <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 801360e:	1dfb      	adds	r3, r7, #7
 8013610:	781a      	ldrb	r2, [r3, #0]
 8013612:	490c      	ldr	r1, [pc, #48]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 8013614:	0013      	movs	r3, r2
 8013616:	011b      	lsls	r3, r3, #4
 8013618:	1a9b      	subs	r3, r3, r2
 801361a:	009b      	lsls	r3, r3, #2
 801361c:	585b      	ldr	r3, [r3, r1]
 801361e:	0018      	movs	r0, r3
 8013620:	f7ff fb68 	bl	8012cf4 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 8013624:	1dfb      	adds	r3, r7, #7
 8013626:	781a      	ldrb	r2, [r3, #0]
 8013628:	4906      	ldr	r1, [pc, #24]	@ (8013644 <USBPDM1_AssertRd+0x140>)
 801362a:	0013      	movs	r3, r2
 801362c:	011b      	lsls	r3, r3, #4
 801362e:	1a9b      	subs	r3, r3, r2
 8013630:	009b      	lsls	r3, r3, #2
 8013632:	585b      	ldr	r3, [r3, r1]
 8013634:	0018      	movs	r0, r3
 8013636:	f7ff fb7d 	bl	8012d34 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 801363a:	46c0      	nop			@ (mov r8, r8)
 801363c:	46bd      	mov	sp, r7
 801363e:	b002      	add	sp, #8
 8013640:	bd80      	pop	{r7, pc}
 8013642:	46c0      	nop			@ (mov r8, r8)
 8013644:	200051e0 	.word	0x200051e0
 8013648:	40010000 	.word	0x40010000
 801364c:	4000a000 	.word	0x4000a000

08013650 <USBPDM1_DeAssertRd>:

void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 8013650:	b580      	push	{r7, lr}
 8013652:	b082      	sub	sp, #8
 8013654:	af00      	add	r7, sp, #0
 8013656:	0002      	movs	r2, r0
 8013658:	1dfb      	adds	r3, r7, #7
 801365a:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 801365c:	46c0      	nop			@ (mov r8, r8)
 801365e:	46bd      	mov	sp, r7
 8013660:	b002      	add	sp, #8
 8013662:	bd80      	pop	{r7, pc}

08013664 <USBPDM1_EnterErrorRecovery>:

void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 8013664:	b580      	push	{r7, lr}
 8013666:	b082      	sub	sp, #8
 8013668:	af00      	add	r7, sp, #0
 801366a:	0002      	movs	r2, r0
 801366c:	1dfb      	adds	r3, r7, #7
 801366e:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8013670:	2001      	movs	r0, #1
 8013672:	f7ff fb0b 	bl	8012c8c <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8013676:	1dfb      	adds	r3, r7, #7
 8013678:	781a      	ldrb	r2, [r3, #0]
 801367a:	4930      	ldr	r1, [pc, #192]	@ (801373c <USBPDM1_EnterErrorRecovery+0xd8>)
 801367c:	0013      	movs	r3, r2
 801367e:	011b      	lsls	r3, r3, #4
 8013680:	1a9b      	subs	r3, r3, r2
 8013682:	009b      	lsls	r3, r3, #2
 8013684:	585b      	ldr	r3, [r3, r1]
 8013686:	0018      	movs	r0, r3
 8013688:	f7ff fbc6 	bl	8012e18 <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 801368c:	1dfb      	adds	r3, r7, #7
 801368e:	781a      	ldrb	r2, [r3, #0]
 8013690:	492a      	ldr	r1, [pc, #168]	@ (801373c <USBPDM1_EnterErrorRecovery+0xd8>)
 8013692:	0013      	movs	r3, r2
 8013694:	011b      	lsls	r3, r3, #4
 8013696:	1a9b      	subs	r3, r3, r2
 8013698:	009b      	lsls	r3, r3, #2
 801369a:	585b      	ldr	r3, [r3, r1]
 801369c:	2100      	movs	r1, #0
 801369e:	0018      	movs	r0, r3
 80136a0:	f7ff fbca 	bl	8012e38 <LL_UCPD_SetRpResistor>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 80136a4:	1dfb      	adds	r3, r7, #7
 80136a6:	781a      	ldrb	r2, [r3, #0]
 80136a8:	4924      	ldr	r1, [pc, #144]	@ (801373c <USBPDM1_EnterErrorRecovery+0xd8>)
 80136aa:	0013      	movs	r3, r2
 80136ac:	011b      	lsls	r3, r3, #4
 80136ae:	1a9b      	subs	r3, r3, r2
 80136b0:	009b      	lsls	r3, r3, #2
 80136b2:	585b      	ldr	r3, [r3, r1]
 80136b4:	2100      	movs	r1, #0
 80136b6:	0018      	movs	r0, r3
 80136b8:	f7ff fb8a 	bl	8012dd0 <LL_UCPD_SetccEnable>
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 80136bc:	4b20      	ldr	r3, [pc, #128]	@ (8013740 <USBPDM1_EnterErrorRecovery+0xdc>)
 80136be:	6819      	ldr	r1, [r3, #0]
 80136c0:	1dfb      	adds	r3, r7, #7
 80136c2:	781a      	ldrb	r2, [r3, #0]
 80136c4:	481d      	ldr	r0, [pc, #116]	@ (801373c <USBPDM1_EnterErrorRecovery+0xd8>)
 80136c6:	0013      	movs	r3, r2
 80136c8:	011b      	lsls	r3, r3, #4
 80136ca:	1a9b      	subs	r3, r3, r2
 80136cc:	009b      	lsls	r3, r3, #2
 80136ce:	581b      	ldr	r3, [r3, r0]
 80136d0:	4a1c      	ldr	r2, [pc, #112]	@ (8013744 <USBPDM1_EnterErrorRecovery+0xe0>)
 80136d2:	4293      	cmp	r3, r2
 80136d4:	d102      	bne.n	80136dc <USBPDM1_EnterErrorRecovery+0x78>
 80136d6:	2380      	movs	r3, #128	@ 0x80
 80136d8:	009b      	lsls	r3, r3, #2
 80136da:	e001      	b.n	80136e0 <USBPDM1_EnterErrorRecovery+0x7c>
 80136dc:	2380      	movs	r3, #128	@ 0x80
 80136de:	00db      	lsls	r3, r3, #3
 80136e0:	4a17      	ldr	r2, [pc, #92]	@ (8013740 <USBPDM1_EnterErrorRecovery+0xdc>)
 80136e2:	430b      	orrs	r3, r1
 80136e4:	6013      	str	r3, [r2, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 80136e6:	1dfb      	adds	r3, r7, #7
 80136e8:	781a      	ldrb	r2, [r3, #0]
 80136ea:	4914      	ldr	r1, [pc, #80]	@ (801373c <USBPDM1_EnterErrorRecovery+0xd8>)
 80136ec:	0013      	movs	r3, r2
 80136ee:	011b      	lsls	r3, r3, #4
 80136f0:	1a9b      	subs	r3, r3, r2
 80136f2:	009b      	lsls	r3, r3, #2
 80136f4:	585b      	ldr	r3, [r3, r1]
 80136f6:	0018      	movs	r0, r3
 80136f8:	f7ff fbd2 	bl	8012ea0 <LL_UCPD_RxDisable>

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 80136fc:	1dfb      	adds	r3, r7, #7
 80136fe:	781a      	ldrb	r2, [r3, #0]
 8013700:	490e      	ldr	r1, [pc, #56]	@ (801373c <USBPDM1_EnterErrorRecovery+0xd8>)
 8013702:	0013      	movs	r3, r2
 8013704:	011b      	lsls	r3, r3, #4
 8013706:	1a9b      	subs	r3, r3, r2
 8013708:	009b      	lsls	r3, r3, #2
 801370a:	18cb      	adds	r3, r1, r3
 801370c:	330c      	adds	r3, #12
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	7a1b      	ldrb	r3, [r3, #8]
 8013712:	2202      	movs	r2, #2
 8013714:	4013      	ands	r3, r2
 8013716:	b2db      	uxtb	r3, r3
 8013718:	2b00      	cmp	r3, #0
 801371a:	d00a      	beq.n	8013732 <USBPDM1_EnterErrorRecovery+0xce>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 801371c:	1dfb      	adds	r3, r7, #7
 801371e:	781a      	ldrb	r2, [r3, #0]
 8013720:	4906      	ldr	r1, [pc, #24]	@ (801373c <USBPDM1_EnterErrorRecovery+0xd8>)
 8013722:	0013      	movs	r3, r2
 8013724:	011b      	lsls	r3, r3, #4
 8013726:	1a9b      	subs	r3, r3, r2
 8013728:	009b      	lsls	r3, r3, #2
 801372a:	585b      	ldr	r3, [r3, r1]
 801372c:	0018      	movs	r0, r3
 801372e:	f7ff fb3f 	bl	8012db0 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */
}
 8013732:	46c0      	nop			@ (mov r8, r8)
 8013734:	46bd      	mov	sp, r7
 8013736:	b002      	add	sp, #8
 8013738:	bd80      	pop	{r7, pc}
 801373a:	46c0      	nop			@ (mov r8, r8)
 801373c:	200051e0 	.word	0x200051e0
 8013740:	40010000 	.word	0x40010000
 8013744:	4000a000 	.word	0x4000a000

08013748 <USBPD_HW_IF_EnableRX>:
             UCPD_IMR_RXORDDETIE | UCPD_IMR_RXHRSTDETIE | UCPD_IMR_RXOVRIE | UCPD_IMR_RXMSGENDIE);
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
}

void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8013748:	b580      	push	{r7, lr}
 801374a:	b082      	sub	sp, #8
 801374c:	af00      	add	r7, sp, #0
 801374e:	0002      	movs	r2, r0
 8013750:	1dfb      	adds	r3, r7, #7
 8013752:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 8013754:	1dfb      	adds	r3, r7, #7
 8013756:	781a      	ldrb	r2, [r3, #0]
 8013758:	4906      	ldr	r1, [pc, #24]	@ (8013774 <USBPD_HW_IF_EnableRX+0x2c>)
 801375a:	0013      	movs	r3, r2
 801375c:	011b      	lsls	r3, r3, #4
 801375e:	1a9b      	subs	r3, r3, r2
 8013760:	009b      	lsls	r3, r3, #2
 8013762:	585b      	ldr	r3, [r3, r1]
 8013764:	0018      	movs	r0, r3
 8013766:	f7ff fb8d 	bl	8012e84 <LL_UCPD_RxEnable>
}
 801376a:	46c0      	nop			@ (mov r8, r8)
 801376c:	46bd      	mov	sp, r7
 801376e:	b002      	add	sp, #8
 8013770:	bd80      	pop	{r7, pc}
 8013772:	46c0      	nop			@ (mov r8, r8)
 8013774:	200051e0 	.word	0x200051e0

08013778 <USBPD_HW_IF_DisableRX>:

void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 8013778:	b580      	push	{r7, lr}
 801377a:	b082      	sub	sp, #8
 801377c:	af00      	add	r7, sp, #0
 801377e:	0002      	movs	r2, r0
 8013780:	1dfb      	adds	r3, r7, #7
 8013782:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8013784:	1dfb      	adds	r3, r7, #7
 8013786:	781a      	ldrb	r2, [r3, #0]
 8013788:	4906      	ldr	r1, [pc, #24]	@ (80137a4 <USBPD_HW_IF_DisableRX+0x2c>)
 801378a:	0013      	movs	r3, r2
 801378c:	011b      	lsls	r3, r3, #4
 801378e:	1a9b      	subs	r3, r3, r2
 8013790:	009b      	lsls	r3, r3, #2
 8013792:	585b      	ldr	r3, [r3, r1]
 8013794:	0018      	movs	r0, r3
 8013796:	f7ff fb83 	bl	8012ea0 <LL_UCPD_RxDisable>
}
 801379a:	46c0      	nop			@ (mov r8, r8)
 801379c:	46bd      	mov	sp, r7
 801379e:	b002      	add	sp, #8
 80137a0:	bd80      	pop	{r7, pc}
 80137a2:	46c0      	nop			@ (mov r8, r8)
 80137a4:	200051e0 	.word	0x200051e0

080137a8 <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 80137a8:	b590      	push	{r4, r7, lr}
 80137aa:	b085      	sub	sp, #20
 80137ac:	af00      	add	r7, sp, #0
 80137ae:	0002      	movs	r2, r0
 80137b0:	6039      	str	r1, [r7, #0]
 80137b2:	1dfb      	adds	r3, r7, #7
 80137b4:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 80137b6:	f000 fc51 	bl	801405c <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 80137ba:	1dfb      	adds	r3, r7, #7
 80137bc:	781c      	ldrb	r4, [r3, #0]
 80137be:	1dfb      	adds	r3, r7, #7
 80137c0:	781b      	ldrb	r3, [r3, #0]
 80137c2:	0018      	movs	r0, r3
 80137c4:	f7fe fd32 	bl	801222c <USBPD_HW_Init_DMATxInstance>
 80137c8:	0001      	movs	r1, r0
 80137ca:	4aa6      	ldr	r2, [pc, #664]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80137cc:	0023      	movs	r3, r4
 80137ce:	011b      	lsls	r3, r3, #4
 80137d0:	1b1b      	subs	r3, r3, r4
 80137d2:	009b      	lsls	r3, r3, #2
 80137d4:	18d3      	adds	r3, r2, r3
 80137d6:	3304      	adds	r3, #4
 80137d8:	6019      	str	r1, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 80137da:	1dfb      	adds	r3, r7, #7
 80137dc:	781c      	ldrb	r4, [r3, #0]
 80137de:	1dfb      	adds	r3, r7, #7
 80137e0:	781b      	ldrb	r3, [r3, #0]
 80137e2:	0018      	movs	r0, r3
 80137e4:	f7fe fcd2 	bl	801218c <USBPD_HW_Init_DMARxInstance>
 80137e8:	0001      	movs	r1, r0
 80137ea:	4a9e      	ldr	r2, [pc, #632]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80137ec:	0023      	movs	r3, r4
 80137ee:	011b      	lsls	r3, r3, #4
 80137f0:	1b1b      	subs	r3, r3, r4
 80137f2:	009b      	lsls	r3, r3, #2
 80137f4:	18d3      	adds	r3, r2, r3
 80137f6:	3308      	adds	r3, #8
 80137f8:	6019      	str	r1, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 80137fa:	1dfb      	adds	r3, r7, #7
 80137fc:	781a      	ldrb	r2, [r3, #0]
 80137fe:	4999      	ldr	r1, [pc, #612]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013800:	0013      	movs	r3, r2
 8013802:	011b      	lsls	r3, r3, #4
 8013804:	1a9b      	subs	r3, r3, r2
 8013806:	009b      	lsls	r3, r3, #2
 8013808:	585b      	ldr	r3, [r3, r1]
 801380a:	3330      	adds	r3, #48	@ 0x30
 801380c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 801380e:	1dfb      	adds	r3, r7, #7
 8013810:	781a      	ldrb	r2, [r3, #0]
 8013812:	4994      	ldr	r1, [pc, #592]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013814:	0013      	movs	r3, r2
 8013816:	011b      	lsls	r3, r3, #4
 8013818:	1a9b      	subs	r3, r3, r2
 801381a:	009b      	lsls	r3, r3, #2
 801381c:	18cb      	adds	r3, r1, r3
 801381e:	3308      	adds	r3, #8
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	68fa      	ldr	r2, [r7, #12]
 8013824:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8013826:	1dfb      	adds	r3, r7, #7
 8013828:	781a      	ldrb	r2, [r3, #0]
 801382a:	498e      	ldr	r1, [pc, #568]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 801382c:	0013      	movs	r3, r2
 801382e:	011b      	lsls	r3, r3, #4
 8013830:	1a9b      	subs	r3, r3, r2
 8013832:	009b      	lsls	r3, r3, #2
 8013834:	18cb      	adds	r3, r1, r3
 8013836:	3330      	adds	r3, #48	@ 0x30
 8013838:	6818      	ldr	r0, [r3, #0]
 801383a:	1dfb      	adds	r3, r7, #7
 801383c:	781a      	ldrb	r2, [r3, #0]
 801383e:	4989      	ldr	r1, [pc, #548]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013840:	0013      	movs	r3, r2
 8013842:	011b      	lsls	r3, r3, #4
 8013844:	1a9b      	subs	r3, r3, r2
 8013846:	009b      	lsls	r3, r3, #2
 8013848:	18cb      	adds	r3, r1, r3
 801384a:	3308      	adds	r3, #8
 801384c:	681b      	ldr	r3, [r3, #0]
 801384e:	0002      	movs	r2, r0
 8013850:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 8013852:	1dfb      	adds	r3, r7, #7
 8013854:	781a      	ldrb	r2, [r3, #0]
 8013856:	4983      	ldr	r1, [pc, #524]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013858:	0013      	movs	r3, r2
 801385a:	011b      	lsls	r3, r3, #4
 801385c:	1a9b      	subs	r3, r3, r2
 801385e:	009b      	lsls	r3, r3, #2
 8013860:	18cb      	adds	r3, r1, r3
 8013862:	3308      	adds	r3, #8
 8013864:	681b      	ldr	r3, [r3, #0]
 8013866:	2284      	movs	r2, #132	@ 0x84
 8013868:	0052      	lsls	r2, r2, #1
 801386a:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 801386c:	1dfb      	adds	r3, r7, #7
 801386e:	781a      	ldrb	r2, [r3, #0]
 8013870:	497c      	ldr	r1, [pc, #496]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013872:	0013      	movs	r3, r2
 8013874:	011b      	lsls	r3, r3, #4
 8013876:	1a9b      	subs	r3, r3, r2
 8013878:	009b      	lsls	r3, r3, #2
 801387a:	18cb      	adds	r3, r1, r3
 801387c:	3308      	adds	r3, #8
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	6819      	ldr	r1, [r3, #0]
 8013882:	1dfb      	adds	r3, r7, #7
 8013884:	781a      	ldrb	r2, [r3, #0]
 8013886:	4877      	ldr	r0, [pc, #476]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013888:	0013      	movs	r3, r2
 801388a:	011b      	lsls	r3, r3, #4
 801388c:	1a9b      	subs	r3, r3, r2
 801388e:	009b      	lsls	r3, r3, #2
 8013890:	18c3      	adds	r3, r0, r3
 8013892:	3308      	adds	r3, #8
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	2201      	movs	r2, #1
 8013898:	430a      	orrs	r2, r1
 801389a:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 801389c:	1dfb      	adds	r3, r7, #7
 801389e:	781a      	ldrb	r2, [r3, #0]
 80138a0:	4970      	ldr	r1, [pc, #448]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80138a2:	0013      	movs	r3, r2
 80138a4:	011b      	lsls	r3, r3, #4
 80138a6:	1a9b      	subs	r3, r3, r2
 80138a8:	009b      	lsls	r3, r3, #2
 80138aa:	585b      	ldr	r3, [r3, r1]
 80138ac:	3324      	adds	r3, #36	@ 0x24
 80138ae:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 80138b0:	1dfb      	adds	r3, r7, #7
 80138b2:	781a      	ldrb	r2, [r3, #0]
 80138b4:	496b      	ldr	r1, [pc, #428]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80138b6:	0013      	movs	r3, r2
 80138b8:	011b      	lsls	r3, r3, #4
 80138ba:	1a9b      	subs	r3, r3, r2
 80138bc:	009b      	lsls	r3, r3, #2
 80138be:	18cb      	adds	r3, r1, r3
 80138c0:	3304      	adds	r3, #4
 80138c2:	681b      	ldr	r3, [r3, #0]
 80138c4:	68fa      	ldr	r2, [r7, #12]
 80138c6:	609a      	str	r2, [r3, #8]
  /* disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 80138c8:	1dfb      	adds	r3, r7, #7
 80138ca:	781a      	ldrb	r2, [r3, #0]
 80138cc:	4965      	ldr	r1, [pc, #404]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80138ce:	0013      	movs	r3, r2
 80138d0:	011b      	lsls	r3, r3, #4
 80138d2:	1a9b      	subs	r3, r3, r2
 80138d4:	009b      	lsls	r3, r3, #2
 80138d6:	585b      	ldr	r3, [r3, r1]
 80138d8:	6919      	ldr	r1, [r3, #16]
 80138da:	1dfb      	adds	r3, r7, #7
 80138dc:	781a      	ldrb	r2, [r3, #0]
 80138de:	4861      	ldr	r0, [pc, #388]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80138e0:	0013      	movs	r3, r2
 80138e2:	011b      	lsls	r3, r3, #4
 80138e4:	1a9b      	subs	r3, r3, r2
 80138e6:	009b      	lsls	r3, r3, #2
 80138e8:	581b      	ldr	r3, [r3, r0]
 80138ea:	4a5f      	ldr	r2, [pc, #380]	@ (8013a68 <HW_SignalAttachement+0x2c0>)
 80138ec:	430a      	orrs	r2, r1
 80138ee:	611a      	str	r2, [r3, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 80138f0:	1dfb      	adds	r3, r7, #7
 80138f2:	781a      	ldrb	r2, [r3, #0]
 80138f4:	495b      	ldr	r1, [pc, #364]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80138f6:	0013      	movs	r3, r2
 80138f8:	011b      	lsls	r3, r3, #4
 80138fa:	1a9b      	subs	r3, r3, r2
 80138fc:	009b      	lsls	r3, r3, #2
 80138fe:	18cb      	adds	r3, r1, r3
 8013900:	3334      	adds	r3, #52	@ 0x34
 8013902:	683a      	ldr	r2, [r7, #0]
 8013904:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 8013906:	1dfb      	adds	r3, r7, #7
 8013908:	781a      	ldrb	r2, [r3, #0]
 801390a:	4956      	ldr	r1, [pc, #344]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 801390c:	0013      	movs	r3, r2
 801390e:	011b      	lsls	r3, r3, #4
 8013910:	1a9b      	subs	r3, r3, r2
 8013912:	009b      	lsls	r3, r3, #2
 8013914:	5858      	ldr	r0, [r3, r1]
 8013916:	1dfb      	adds	r3, r7, #7
 8013918:	781a      	ldrb	r2, [r3, #0]
 801391a:	4952      	ldr	r1, [pc, #328]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 801391c:	0013      	movs	r3, r2
 801391e:	011b      	lsls	r3, r3, #4
 8013920:	1a9b      	subs	r3, r3, r2
 8013922:	009b      	lsls	r3, r3, #2
 8013924:	18cb      	adds	r3, r1, r3
 8013926:	3334      	adds	r3, #52	@ 0x34
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	2b01      	cmp	r3, #1
 801392c:	d101      	bne.n	8013932 <HW_SignalAttachement+0x18a>
 801392e:	2300      	movs	r3, #0
 8013930:	e000      	b.n	8013934 <HW_SignalAttachement+0x18c>
 8013932:	2340      	movs	r3, #64	@ 0x40
 8013934:	0019      	movs	r1, r3
 8013936:	f7ff fa93 	bl	8012e60 <LL_UCPD_SetCCPin>
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801393a:	1dfb      	adds	r3, r7, #7
 801393c:	781a      	ldrb	r2, [r3, #0]
 801393e:	4949      	ldr	r1, [pc, #292]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013940:	0013      	movs	r3, r2
 8013942:	011b      	lsls	r3, r3, #4
 8013944:	1a9b      	subs	r3, r3, r2
 8013946:	009b      	lsls	r3, r3, #2
 8013948:	18cb      	adds	r3, r1, r3
 801394a:	330c      	adds	r3, #12
 801394c:	681b      	ldr	r3, [r3, #0]
 801394e:	7a1b      	ldrb	r3, [r3, #8]
 8013950:	2202      	movs	r2, #2
 8013952:	4013      	ands	r3, r2
 8013954:	b2db      	uxtb	r3, r3
 8013956:	2b00      	cmp	r3, #0
 8013958:	d034      	beq.n	80139c4 <HW_SignalAttachement+0x21c>
  {
    /* Set GPIO to allow the FRSTX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 801395a:	1dfb      	adds	r3, r7, #7
 801395c:	781a      	ldrb	r2, [r3, #0]
 801395e:	4941      	ldr	r1, [pc, #260]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013960:	0013      	movs	r3, r2
 8013962:	011b      	lsls	r3, r3, #4
 8013964:	1a9b      	subs	r3, r3, r2
 8013966:	009b      	lsls	r3, r3, #2
 8013968:	18cb      	adds	r3, r1, r3
 801396a:	3334      	adds	r3, #52	@ 0x34
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	2b01      	cmp	r3, #1
 8013970:	d101      	bne.n	8013976 <HW_SignalAttachement+0x1ce>
 8013972:	2301      	movs	r3, #1
 8013974:	e000      	b.n	8013978 <HW_SignalAttachement+0x1d0>
 8013976:	2302      	movs	r3, #2
 8013978:	1dfa      	adds	r2, r7, #7
 801397a:	7812      	ldrb	r2, [r2, #0]
 801397c:	0019      	movs	r1, r3
 801397e:	0010      	movs	r0, r2
 8013980:	f7fe fca4 	bl	80122cc <USBPD_HW_SetFRSSignalling>
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 8013984:	1dfb      	adds	r3, r7, #7
 8013986:	781a      	ldrb	r2, [r3, #0]
 8013988:	4936      	ldr	r1, [pc, #216]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 801398a:	0013      	movs	r3, r2
 801398c:	011b      	lsls	r3, r3, #4
 801398e:	1a9b      	subs	r3, r3, r2
 8013990:	009b      	lsls	r3, r3, #2
 8013992:	585b      	ldr	r3, [r3, r1]
 8013994:	0018      	movs	r0, r3
 8013996:	f7ff f9fb 	bl	8012d90 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 801399a:	1dfb      	adds	r3, r7, #7
 801399c:	781a      	ldrb	r2, [r3, #0]
 801399e:	4931      	ldr	r1, [pc, #196]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80139a0:	0013      	movs	r3, r2
 80139a2:	011b      	lsls	r3, r3, #4
 80139a4:	1a9b      	subs	r3, r3, r2
 80139a6:	009b      	lsls	r3, r3, #2
 80139a8:	585b      	ldr	r3, [r3, r1]
 80139aa:	6919      	ldr	r1, [r3, #16]
 80139ac:	1dfb      	adds	r3, r7, #7
 80139ae:	781a      	ldrb	r2, [r3, #0]
 80139b0:	482c      	ldr	r0, [pc, #176]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80139b2:	0013      	movs	r3, r2
 80139b4:	011b      	lsls	r3, r3, #4
 80139b6:	1a9b      	subs	r3, r3, r2
 80139b8:	009b      	lsls	r3, r3, #2
 80139ba:	581b      	ldr	r3, [r3, r0]
 80139bc:	2280      	movs	r2, #128	@ 0x80
 80139be:	0352      	lsls	r2, r2, #13
 80139c0:	430a      	orrs	r2, r1
 80139c2:	611a      	str	r2, [r3, #16]
  }
#endif /* USBPD_REV30_SUPPORT */

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 80139c4:	1dfb      	adds	r3, r7, #7
 80139c6:	781a      	ldrb	r2, [r3, #0]
 80139c8:	4926      	ldr	r1, [pc, #152]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80139ca:	0013      	movs	r3, r2
 80139cc:	011b      	lsls	r3, r3, #4
 80139ce:	1a9b      	subs	r3, r3, r2
 80139d0:	009b      	lsls	r3, r3, #2
 80139d2:	18cb      	adds	r3, r1, r3
 80139d4:	3334      	adds	r3, #52	@ 0x34
 80139d6:	681b      	ldr	r3, [r3, #0]
 80139d8:	2b01      	cmp	r3, #1
 80139da:	d10e      	bne.n	80139fa <HW_SignalAttachement+0x252>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 80139dc:	1dfb      	adds	r3, r7, #7
 80139de:	781a      	ldrb	r2, [r3, #0]
 80139e0:	4920      	ldr	r1, [pc, #128]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 80139e2:	0013      	movs	r3, r2
 80139e4:	011b      	lsls	r3, r3, #4
 80139e6:	1a9b      	subs	r3, r3, r2
 80139e8:	009b      	lsls	r3, r3, #2
 80139ea:	585b      	ldr	r3, [r3, r1]
 80139ec:	2280      	movs	r2, #128	@ 0x80
 80139ee:	00d2      	lsls	r2, r2, #3
 80139f0:	0011      	movs	r1, r2
 80139f2:	0018      	movs	r0, r3
 80139f4:	f7ff f9ec 	bl	8012dd0 <LL_UCPD_SetccEnable>
 80139f8:	e00d      	b.n	8013a16 <HW_SignalAttachement+0x26e>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 80139fa:	1dfb      	adds	r3, r7, #7
 80139fc:	781a      	ldrb	r2, [r3, #0]
 80139fe:	4919      	ldr	r1, [pc, #100]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013a00:	0013      	movs	r3, r2
 8013a02:	011b      	lsls	r3, r3, #4
 8013a04:	1a9b      	subs	r3, r3, r2
 8013a06:	009b      	lsls	r3, r3, #2
 8013a08:	585b      	ldr	r3, [r3, r1]
 8013a0a:	2280      	movs	r2, #128	@ 0x80
 8013a0c:	0112      	lsls	r2, r2, #4
 8013a0e:	0011      	movs	r1, r2
 8013a10:	0018      	movs	r0, r3
 8013a12:	f7ff f9dd 	bl	8012dd0 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 8013a16:	1dfb      	adds	r3, r7, #7
 8013a18:	781a      	ldrb	r2, [r3, #0]
 8013a1a:	4912      	ldr	r1, [pc, #72]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013a1c:	0013      	movs	r3, r2
 8013a1e:	011b      	lsls	r3, r3, #4
 8013a20:	1a9b      	subs	r3, r3, r2
 8013a22:	009b      	lsls	r3, r3, #2
 8013a24:	585b      	ldr	r3, [r3, r1]
 8013a26:	2100      	movs	r1, #0
 8013a28:	0018      	movs	r0, r3
 8013a2a:	f7ff fa48 	bl	8012ebe <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 8013a2e:	1dfb      	adds	r3, r7, #7
 8013a30:	781a      	ldrb	r2, [r3, #0]
 8013a32:	490c      	ldr	r1, [pc, #48]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013a34:	0013      	movs	r3, r2
 8013a36:	011b      	lsls	r3, r3, #4
 8013a38:	1a9b      	subs	r3, r3, r2
 8013a3a:	009b      	lsls	r3, r3, #2
 8013a3c:	585b      	ldr	r3, [r3, r1]
 8013a3e:	0018      	movs	r0, r3
 8013a40:	f7ff fa7d 	bl	8012f3e <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 8013a44:	1dfb      	adds	r3, r7, #7
 8013a46:	781a      	ldrb	r2, [r3, #0]
 8013a48:	4906      	ldr	r1, [pc, #24]	@ (8013a64 <HW_SignalAttachement+0x2bc>)
 8013a4a:	0013      	movs	r3, r2
 8013a4c:	011b      	lsls	r3, r3, #4
 8013a4e:	1a9b      	subs	r3, r3, r2
 8013a50:	009b      	lsls	r3, r3, #2
 8013a52:	585b      	ldr	r3, [r3, r1]
 8013a54:	0018      	movs	r0, r3
 8013a56:	f7ff fa91 	bl	8012f7c <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 8013a5a:	46c0      	nop			@ (mov r8, r8)
 8013a5c:	46bd      	mov	sp, r7
 8013a5e:	b005      	add	sp, #20
 8013a60:	bd90      	pop	{r4, r7, pc}
 8013a62:	46c0      	nop			@ (mov r8, r8)
 8013a64:	200051e0 	.word	0x200051e0
 8013a68:	00001e7e 	.word	0x00001e7e

08013a6c <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 8013a6c:	b580      	push	{r7, lr}
 8013a6e:	b082      	sub	sp, #8
 8013a70:	af00      	add	r7, sp, #0
 8013a72:	0002      	movs	r2, r0
 8013a74:	1dfb      	adds	r3, r7, #7
 8013a76:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 8013a78:	1dfb      	adds	r3, r7, #7
 8013a7a:	781a      	ldrb	r2, [r3, #0]
 8013a7c:	4941      	ldr	r1, [pc, #260]	@ (8013b84 <HW_SignalDetachment+0x118>)
 8013a7e:	0013      	movs	r3, r2
 8013a80:	011b      	lsls	r3, r3, #4
 8013a82:	1a9b      	subs	r3, r3, r2
 8013a84:	009b      	lsls	r3, r3, #2
 8013a86:	585b      	ldr	r3, [r3, r1]
 8013a88:	0018      	movs	r0, r3
 8013a8a:	f7ff fa67 	bl	8012f5c <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 8013a8e:	1dfb      	adds	r3, r7, #7
 8013a90:	781a      	ldrb	r2, [r3, #0]
 8013a92:	493c      	ldr	r1, [pc, #240]	@ (8013b84 <HW_SignalDetachment+0x118>)
 8013a94:	0013      	movs	r3, r2
 8013a96:	011b      	lsls	r3, r3, #4
 8013a98:	1a9b      	subs	r3, r3, r2
 8013a9a:	009b      	lsls	r3, r3, #2
 8013a9c:	585b      	ldr	r3, [r3, r1]
 8013a9e:	0018      	movs	r0, r3
 8013aa0:	f7ff fa7c 	bl	8012f9c <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8013aa4:	1dfb      	adds	r3, r7, #7
 8013aa6:	781a      	ldrb	r2, [r3, #0]
 8013aa8:	4936      	ldr	r1, [pc, #216]	@ (8013b84 <HW_SignalDetachment+0x118>)
 8013aaa:	0013      	movs	r3, r2
 8013aac:	011b      	lsls	r3, r3, #4
 8013aae:	1a9b      	subs	r3, r3, r2
 8013ab0:	009b      	lsls	r3, r3, #2
 8013ab2:	585b      	ldr	r3, [r3, r1]
 8013ab4:	0018      	movs	r0, r3
 8013ab6:	f7ff f9f3 	bl	8012ea0 <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 8013aba:	1dfb      	adds	r3, r7, #7
 8013abc:	781a      	ldrb	r2, [r3, #0]
 8013abe:	4931      	ldr	r1, [pc, #196]	@ (8013b84 <HW_SignalDetachment+0x118>)
 8013ac0:	0013      	movs	r3, r2
 8013ac2:	011b      	lsls	r3, r3, #4
 8013ac4:	1a9b      	subs	r3, r3, r2
 8013ac6:	009b      	lsls	r3, r3, #2
 8013ac8:	585b      	ldr	r3, [r3, r1]
 8013aca:	22c0      	movs	r2, #192	@ 0xc0
 8013acc:	0212      	lsls	r2, r2, #8
 8013ace:	611a      	str	r2, [r3, #16]
    /* Enable detection interrupt */
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 8013ad0:	1dfb      	adds	r3, r7, #7
 8013ad2:	781b      	ldrb	r3, [r3, #0]
 8013ad4:	0018      	movs	r0, r3
 8013ad6:	f7fe fbef 	bl	80122b8 <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 8013ada:	1dfb      	adds	r3, r7, #7
 8013adc:	781b      	ldrb	r3, [r3, #0]
 8013ade:	0018      	movs	r0, r3
 8013ae0:	f7fe fb9a 	bl	8012218 <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8013ae4:	1dfb      	adds	r3, r7, #7
 8013ae6:	781a      	ldrb	r2, [r3, #0]
 8013ae8:	4926      	ldr	r1, [pc, #152]	@ (8013b84 <HW_SignalDetachment+0x118>)
 8013aea:	0013      	movs	r3, r2
 8013aec:	011b      	lsls	r3, r3, #4
 8013aee:	1a9b      	subs	r3, r3, r2
 8013af0:	009b      	lsls	r3, r3, #2
 8013af2:	585b      	ldr	r3, [r3, r1]
 8013af4:	22c0      	movs	r2, #192	@ 0xc0
 8013af6:	0112      	lsls	r2, r2, #4
 8013af8:	0011      	movs	r1, r2
 8013afa:	0018      	movs	r0, r3
 8013afc:	f7ff f968 	bl	8012dd0 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 8013b00:	1dfb      	adds	r3, r7, #7
 8013b02:	781a      	ldrb	r2, [r3, #0]
 8013b04:	491f      	ldr	r1, [pc, #124]	@ (8013b84 <HW_SignalDetachment+0x118>)
 8013b06:	0013      	movs	r3, r2
 8013b08:	011b      	lsls	r3, r3, #4
 8013b0a:	1a9b      	subs	r3, r3, r2
 8013b0c:	009b      	lsls	r3, r3, #2
 8013b0e:	18cb      	adds	r3, r1, r3
 8013b10:	3310      	adds	r3, #16
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	781b      	ldrb	r3, [r3, #0]
 8013b16:	2204      	movs	r2, #4
 8013b18:	4013      	ands	r3, r2
 8013b1a:	b2db      	uxtb	r3, r3
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d104      	bne.n	8013b2a <HW_SignalDetachment+0xbe>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8013b20:	1dfb      	adds	r3, r7, #7
 8013b22:	781b      	ldrb	r3, [r3, #0]
 8013b24:	0018      	movs	r0, r3
 8013b26:	f001 f8bc 	bl	8014ca2 <BSP_USBPD_PWR_VBUSDeInit>
  }

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8013b2a:	1dfb      	adds	r3, r7, #7
 8013b2c:	781a      	ldrb	r2, [r3, #0]
 8013b2e:	4915      	ldr	r1, [pc, #84]	@ (8013b84 <HW_SignalDetachment+0x118>)
 8013b30:	0013      	movs	r3, r2
 8013b32:	011b      	lsls	r3, r3, #4
 8013b34:	1a9b      	subs	r3, r3, r2
 8013b36:	009b      	lsls	r3, r3, #2
 8013b38:	18cb      	adds	r3, r1, r3
 8013b3a:	330c      	adds	r3, #12
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	7a1b      	ldrb	r3, [r3, #8]
 8013b40:	2202      	movs	r2, #2
 8013b42:	4013      	ands	r3, r2
 8013b44:	b2db      	uxtb	r3, r3
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d00a      	beq.n	8013b60 <HW_SignalDetachment+0xf4>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8013b4a:	1dfb      	adds	r3, r7, #7
 8013b4c:	781a      	ldrb	r2, [r3, #0]
 8013b4e:	490d      	ldr	r1, [pc, #52]	@ (8013b84 <HW_SignalDetachment+0x118>)
 8013b50:	0013      	movs	r3, r2
 8013b52:	011b      	lsls	r3, r3, #4
 8013b54:	1a9b      	subs	r3, r3, r2
 8013b56:	009b      	lsls	r3, r3, #2
 8013b58:	585b      	ldr	r3, [r3, r1]
 8013b5a:	0018      	movs	r0, r3
 8013b5c:	f7ff f928 	bl	8012db0 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 8013b60:	1dfb      	adds	r3, r7, #7
 8013b62:	781a      	ldrb	r2, [r3, #0]
 8013b64:	4907      	ldr	r1, [pc, #28]	@ (8013b84 <HW_SignalDetachment+0x118>)
 8013b66:	0013      	movs	r3, r2
 8013b68:	011b      	lsls	r3, r3, #4
 8013b6a:	1a9b      	subs	r3, r3, r2
 8013b6c:	009b      	lsls	r3, r3, #2
 8013b6e:	18cb      	adds	r3, r1, r3
 8013b70:	3334      	adds	r3, #52	@ 0x34
 8013b72:	2200      	movs	r2, #0
 8013b74:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 8013b76:	f000 fb11 	bl	801419c <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 8013b7a:	46c0      	nop			@ (mov r8, r8)
 8013b7c:	46bd      	mov	sp, r7
 8013b7e:	b002      	add	sp, #8
 8013b80:	bd80      	pop	{r7, pc}
 8013b82:	46c0      	nop			@ (mov r8, r8)
 8013b84:	200051e0 	.word	0x200051e0

08013b88 <USBPD_HW_IF_SetResistor_SinkTxNG>:

void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 8013b88:	b580      	push	{r7, lr}
 8013b8a:	b082      	sub	sp, #8
 8013b8c:	af00      	add	r7, sp, #0
 8013b8e:	0002      	movs	r2, r0
 8013b90:	1dfb      	adds	r3, r7, #7
 8013b92:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8013b94:	1dfb      	adds	r3, r7, #7
 8013b96:	781a      	ldrb	r2, [r3, #0]
 8013b98:	4907      	ldr	r1, [pc, #28]	@ (8013bb8 <USBPD_HW_IF_SetResistor_SinkTxNG+0x30>)
 8013b9a:	0013      	movs	r3, r2
 8013b9c:	011b      	lsls	r3, r3, #4
 8013b9e:	1a9b      	subs	r3, r3, r2
 8013ba0:	009b      	lsls	r3, r3, #2
 8013ba2:	585b      	ldr	r3, [r3, r1]
 8013ba4:	2280      	movs	r2, #128	@ 0x80
 8013ba6:	0052      	lsls	r2, r2, #1
 8013ba8:	0011      	movs	r1, r2
 8013baa:	0018      	movs	r0, r3
 8013bac:	f7ff f944 	bl	8012e38 <LL_UCPD_SetRpResistor>
}
 8013bb0:	46c0      	nop			@ (mov r8, r8)
 8013bb2:	46bd      	mov	sp, r7
 8013bb4:	b002      	add	sp, #8
 8013bb6:	bd80      	pop	{r7, pc}
 8013bb8:	200051e0 	.word	0x200051e0

08013bbc <USBPD_HW_IF_SetResistor_SinkTxOK>:

void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8013bbc:	b580      	push	{r7, lr}
 8013bbe:	b082      	sub	sp, #8
 8013bc0:	af00      	add	r7, sp, #0
 8013bc2:	0002      	movs	r2, r0
 8013bc4:	1dfb      	adds	r3, r7, #7
 8013bc6:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8013bc8:	1dfb      	adds	r3, r7, #7
 8013bca:	781a      	ldrb	r2, [r3, #0]
 8013bcc:	4907      	ldr	r1, [pc, #28]	@ (8013bec <USBPD_HW_IF_SetResistor_SinkTxOK+0x30>)
 8013bce:	0013      	movs	r3, r2
 8013bd0:	011b      	lsls	r3, r3, #4
 8013bd2:	1a9b      	subs	r3, r3, r2
 8013bd4:	009b      	lsls	r3, r3, #2
 8013bd6:	585b      	ldr	r3, [r3, r1]
 8013bd8:	22c0      	movs	r2, #192	@ 0xc0
 8013bda:	0052      	lsls	r2, r2, #1
 8013bdc:	0011      	movs	r1, r2
 8013bde:	0018      	movs	r0, r3
 8013be0:	f7ff f92a 	bl	8012e38 <LL_UCPD_SetRpResistor>
}
 8013be4:	46c0      	nop			@ (mov r8, r8)
 8013be6:	46bd      	mov	sp, r7
 8013be8:	b002      	add	sp, #8
 8013bea:	bd80      	pop	{r7, pc}
 8013bec:	200051e0 	.word	0x200051e0

08013bf0 <USBPD_HW_IF_IsResistor_SinkTxOk>:

uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8013bf0:	b580      	push	{r7, lr}
 8013bf2:	b082      	sub	sp, #8
 8013bf4:	af00      	add	r7, sp, #0
 8013bf6:	0002      	movs	r2, r0
 8013bf8:	1dfb      	adds	r3, r7, #7
 8013bfa:	701a      	strb	r2, [r3, #0]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 8013bfc:	1dfb      	adds	r3, r7, #7
 8013bfe:	781a      	ldrb	r2, [r3, #0]
 8013c00:	491c      	ldr	r1, [pc, #112]	@ (8013c74 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8013c02:	0013      	movs	r3, r2
 8013c04:	011b      	lsls	r3, r3, #4
 8013c06:	1a9b      	subs	r3, r3, r2
 8013c08:	009b      	lsls	r3, r3, #2
 8013c0a:	18cb      	adds	r3, r1, r3
 8013c0c:	3334      	adds	r3, #52	@ 0x34
 8013c0e:	681b      	ldr	r3, [r3, #0]
 8013c10:	2b01      	cmp	r3, #1
 8013c12:	d002      	beq.n	8013c1a <USBPD_HW_IF_IsResistor_SinkTxOk+0x2a>
 8013c14:	2b02      	cmp	r3, #2
 8013c16:	d012      	beq.n	8013c3e <USBPD_HW_IF_IsResistor_SinkTxOk+0x4e>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 8013c18:	e026      	b.n	8013c68 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 8013c1a:	1dfb      	adds	r3, r7, #7
 8013c1c:	781a      	ldrb	r2, [r3, #0]
 8013c1e:	4915      	ldr	r1, [pc, #84]	@ (8013c74 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8013c20:	0013      	movs	r3, r2
 8013c22:	011b      	lsls	r3, r3, #4
 8013c24:	1a9b      	subs	r3, r3, r2
 8013c26:	009b      	lsls	r3, r3, #2
 8013c28:	585b      	ldr	r3, [r3, r1]
 8013c2a:	695a      	ldr	r2, [r3, #20]
 8013c2c:	23c0      	movs	r3, #192	@ 0xc0
 8013c2e:	029b      	lsls	r3, r3, #10
 8013c30:	401a      	ands	r2, r3
 8013c32:	23c0      	movs	r3, #192	@ 0xc0
 8013c34:	029b      	lsls	r3, r3, #10
 8013c36:	429a      	cmp	r2, r3
 8013c38:	d113      	bne.n	8013c62 <USBPD_HW_IF_IsResistor_SinkTxOk+0x72>
        return USBPD_TRUE;
 8013c3a:	2301      	movs	r3, #1
 8013c3c:	e015      	b.n	8013c6a <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 8013c3e:	1dfb      	adds	r3, r7, #7
 8013c40:	781a      	ldrb	r2, [r3, #0]
 8013c42:	490c      	ldr	r1, [pc, #48]	@ (8013c74 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8013c44:	0013      	movs	r3, r2
 8013c46:	011b      	lsls	r3, r3, #4
 8013c48:	1a9b      	subs	r3, r3, r2
 8013c4a:	009b      	lsls	r3, r3, #2
 8013c4c:	585b      	ldr	r3, [r3, r1]
 8013c4e:	695a      	ldr	r2, [r3, #20]
 8013c50:	23c0      	movs	r3, #192	@ 0xc0
 8013c52:	031b      	lsls	r3, r3, #12
 8013c54:	401a      	ands	r2, r3
 8013c56:	23c0      	movs	r3, #192	@ 0xc0
 8013c58:	031b      	lsls	r3, r3, #12
 8013c5a:	429a      	cmp	r2, r3
 8013c5c:	d103      	bne.n	8013c66 <USBPD_HW_IF_IsResistor_SinkTxOk+0x76>
        return USBPD_TRUE;
 8013c5e:	2301      	movs	r3, #1
 8013c60:	e003      	b.n	8013c6a <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      break;
 8013c62:	46c0      	nop			@ (mov r8, r8)
 8013c64:	e000      	b.n	8013c68 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      break;
 8013c66:	46c0      	nop			@ (mov r8, r8)
  }

  return USBPD_FALSE;
 8013c68:	2300      	movs	r3, #0
}
 8013c6a:	0018      	movs	r0, r3
 8013c6c:	46bd      	mov	sp, r7
 8013c6e:	b002      	add	sp, #8
 8013c70:	bd80      	pop	{r7, pc}
 8013c72:	46c0      	nop			@ (mov r8, r8)
 8013c74:	200051e0 	.word	0x200051e0

08013c78 <USBPD_HW_IF_FastRoleSwapSignalling>:

void USBPD_HW_IF_FastRoleSwapSignalling(uint8_t PortNum)
{
 8013c78:	b580      	push	{r7, lr}
 8013c7a:	b082      	sub	sp, #8
 8013c7c:	af00      	add	r7, sp, #0
 8013c7e:	0002      	movs	r2, r0
 8013c80:	1dfb      	adds	r3, r7, #7
 8013c82:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SignalFRSTX(Ports[PortNum].husbpd);
 8013c84:	1dfb      	adds	r3, r7, #7
 8013c86:	781a      	ldrb	r2, [r3, #0]
 8013c88:	4906      	ldr	r1, [pc, #24]	@ (8013ca4 <USBPD_HW_IF_FastRoleSwapSignalling+0x2c>)
 8013c8a:	0013      	movs	r3, r2
 8013c8c:	011b      	lsls	r3, r3, #4
 8013c8e:	1a9b      	subs	r3, r3, r2
 8013c90:	009b      	lsls	r3, r3, #2
 8013c92:	585b      	ldr	r3, [r3, r1]
 8013c94:	0018      	movs	r0, r3
 8013c96:	f7ff f86c 	bl	8012d72 <LL_UCPD_SignalFRSTX>
}
 8013c9a:	46c0      	nop			@ (mov r8, r8)
 8013c9c:	46bd      	mov	sp, r7
 8013c9e:	b002      	add	sp, #8
 8013ca0:	bd80      	pop	{r7, pc}
 8013ca2:	46c0      	nop			@ (mov r8, r8)
 8013ca4:	200051e0 	.word	0x200051e0

08013ca8 <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 8013ca8:	b580      	push	{r7, lr}
 8013caa:	b084      	sub	sp, #16
 8013cac:	af00      	add	r7, sp, #0
 8013cae:	0002      	movs	r2, r0
 8013cb0:	1dfb      	adds	r3, r7, #7
 8013cb2:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 8013cb4:	1dfb      	adds	r3, r7, #7
 8013cb6:	781b      	ldrb	r3, [r3, #0]
 8013cb8:	220c      	movs	r2, #12
 8013cba:	18ba      	adds	r2, r7, r2
 8013cbc:	0011      	movs	r1, r2
 8013cbe:	0018      	movs	r0, r3
 8013cc0:	f001 f801 	bl	8014cc6 <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 8013cc4:	68fb      	ldr	r3, [r7, #12]
 8013cc6:	b29b      	uxth	r3, r3
}
 8013cc8:	0018      	movs	r0, r3
 8013cca:	46bd      	mov	sp, r7
 8013ccc:	b004      	add	sp, #16
 8013cce:	bd80      	pop	{r7, pc}

08013cd0 <LL_APB2_GRP1_EnableClock>:
{
 8013cd0:	b580      	push	{r7, lr}
 8013cd2:	b084      	sub	sp, #16
 8013cd4:	af00      	add	r7, sp, #0
 8013cd6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8013cd8:	4b07      	ldr	r3, [pc, #28]	@ (8013cf8 <LL_APB2_GRP1_EnableClock+0x28>)
 8013cda:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8013cdc:	4b06      	ldr	r3, [pc, #24]	@ (8013cf8 <LL_APB2_GRP1_EnableClock+0x28>)
 8013cde:	687a      	ldr	r2, [r7, #4]
 8013ce0:	430a      	orrs	r2, r1
 8013ce2:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8013ce4:	4b04      	ldr	r3, [pc, #16]	@ (8013cf8 <LL_APB2_GRP1_EnableClock+0x28>)
 8013ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013ce8:	687a      	ldr	r2, [r7, #4]
 8013cea:	4013      	ands	r3, r2
 8013cec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8013cee:	68fb      	ldr	r3, [r7, #12]
}
 8013cf0:	46c0      	nop			@ (mov r8, r8)
 8013cf2:	46bd      	mov	sp, r7
 8013cf4:	b004      	add	sp, #16
 8013cf6:	bd80      	pop	{r7, pc}
 8013cf8:	40021000 	.word	0x40021000

08013cfc <LL_APB2_GRP1_DisableClock>:
{
 8013cfc:	b580      	push	{r7, lr}
 8013cfe:	b082      	sub	sp, #8
 8013d00:	af00      	add	r7, sp, #0
 8013d02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR2, Periphs);
 8013d04:	4b05      	ldr	r3, [pc, #20]	@ (8013d1c <LL_APB2_GRP1_DisableClock+0x20>)
 8013d06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	43d9      	mvns	r1, r3
 8013d0c:	4b03      	ldr	r3, [pc, #12]	@ (8013d1c <LL_APB2_GRP1_DisableClock+0x20>)
 8013d0e:	400a      	ands	r2, r1
 8013d10:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8013d12:	46c0      	nop			@ (mov r8, r8)
 8013d14:	46bd      	mov	sp, r7
 8013d16:	b002      	add	sp, #8
 8013d18:	bd80      	pop	{r7, pc}
 8013d1a:	46c0      	nop			@ (mov r8, r8)
 8013d1c:	40021000 	.word	0x40021000

08013d20 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b082      	sub	sp, #8
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	681b      	ldr	r3, [r3, #0]
 8013d2c:	2201      	movs	r2, #1
 8013d2e:	431a      	orrs	r2, r3
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	601a      	str	r2, [r3, #0]
}
 8013d34:	46c0      	nop			@ (mov r8, r8)
 8013d36:	46bd      	mov	sp, r7
 8013d38:	b002      	add	sp, #8
 8013d3a:	bd80      	pop	{r7, pc}

08013d3c <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 8013d3c:	b580      	push	{r7, lr}
 8013d3e:	b082      	sub	sp, #8
 8013d40:	af00      	add	r7, sp, #0
 8013d42:	6078      	str	r0, [r7, #4]
 8013d44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	681b      	ldr	r3, [r3, #0]
 8013d4a:	2270      	movs	r2, #112	@ 0x70
 8013d4c:	4393      	bics	r3, r2
 8013d4e:	001a      	movs	r2, r3
 8013d50:	683b      	ldr	r3, [r7, #0]
 8013d52:	431a      	orrs	r2, r3
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	601a      	str	r2, [r3, #0]
}
 8013d58:	46c0      	nop			@ (mov r8, r8)
 8013d5a:	46bd      	mov	sp, r7
 8013d5c:	b002      	add	sp, #8
 8013d5e:	bd80      	pop	{r7, pc}

08013d60 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8013d60:	b580      	push	{r7, lr}
 8013d62:	b082      	sub	sp, #8
 8013d64:	af00      	add	r7, sp, #0
 8013d66:	6078      	str	r0, [r7, #4]
 8013d68:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	683a      	ldr	r2, [r7, #0]
 8013d6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8013d70:	46c0      	nop			@ (mov r8, r8)
 8013d72:	46bd      	mov	sp, r7
 8013d74:	b002      	add	sp, #8
 8013d76:	bd80      	pop	{r7, pc}

08013d78 <LL_TIM_GetPrescaler>:
  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
  * @param  TIMx Timer instance
  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
  */
__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
{
 8013d78:	b580      	push	{r7, lr}
 8013d7a:	b082      	sub	sp, #8
 8013d7c:	af00      	add	r7, sp, #0
 8013d7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8013d84:	0018      	movs	r0, r3
 8013d86:	46bd      	mov	sp, r7
 8013d88:	b002      	add	sp, #8
 8013d8a:	bd80      	pop	{r7, pc}

08013d8c <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8013d8c:	b580      	push	{r7, lr}
 8013d8e:	b082      	sub	sp, #8
 8013d90:	af00      	add	r7, sp, #0
 8013d92:	6078      	str	r0, [r7, #4]
 8013d94:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	683a      	ldr	r2, [r7, #0]
 8013d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8013d9c:	46c0      	nop			@ (mov r8, r8)
 8013d9e:	46bd      	mov	sp, r7
 8013da0:	b002      	add	sp, #8
 8013da2:	bd80      	pop	{r7, pc}

08013da4 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM1
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8013da4:	b580      	push	{r7, lr}
 8013da6:	b086      	sub	sp, #24
 8013da8:	af00      	add	r7, sp, #0
 8013daa:	60f8      	str	r0, [r7, #12]
 8013dac:	60b9      	str	r1, [r7, #8]
 8013dae:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8013db0:	68bb      	ldr	r3, [r7, #8]
 8013db2:	2b01      	cmp	r3, #1
 8013db4:	d02c      	beq.n	8013e10 <LL_TIM_OC_SetMode+0x6c>
 8013db6:	68bb      	ldr	r3, [r7, #8]
 8013db8:	2b04      	cmp	r3, #4
 8013dba:	d027      	beq.n	8013e0c <LL_TIM_OC_SetMode+0x68>
 8013dbc:	68bb      	ldr	r3, [r7, #8]
 8013dbe:	2b10      	cmp	r3, #16
 8013dc0:	d022      	beq.n	8013e08 <LL_TIM_OC_SetMode+0x64>
 8013dc2:	68bb      	ldr	r3, [r7, #8]
 8013dc4:	2b40      	cmp	r3, #64	@ 0x40
 8013dc6:	d01d      	beq.n	8013e04 <LL_TIM_OC_SetMode+0x60>
 8013dc8:	68ba      	ldr	r2, [r7, #8]
 8013dca:	2380      	movs	r3, #128	@ 0x80
 8013dcc:	005b      	lsls	r3, r3, #1
 8013dce:	429a      	cmp	r2, r3
 8013dd0:	d016      	beq.n	8013e00 <LL_TIM_OC_SetMode+0x5c>
 8013dd2:	68ba      	ldr	r2, [r7, #8]
 8013dd4:	2380      	movs	r3, #128	@ 0x80
 8013dd6:	00db      	lsls	r3, r3, #3
 8013dd8:	429a      	cmp	r2, r3
 8013dda:	d00f      	beq.n	8013dfc <LL_TIM_OC_SetMode+0x58>
 8013ddc:	68ba      	ldr	r2, [r7, #8]
 8013dde:	2380      	movs	r3, #128	@ 0x80
 8013de0:	015b      	lsls	r3, r3, #5
 8013de2:	429a      	cmp	r2, r3
 8013de4:	d008      	beq.n	8013df8 <LL_TIM_OC_SetMode+0x54>
 8013de6:	68ba      	ldr	r2, [r7, #8]
 8013de8:	2380      	movs	r3, #128	@ 0x80
 8013dea:	025b      	lsls	r3, r3, #9
 8013dec:	429a      	cmp	r2, r3
 8013dee:	d101      	bne.n	8013df4 <LL_TIM_OC_SetMode+0x50>
 8013df0:	2307      	movs	r3, #7
 8013df2:	e00e      	b.n	8013e12 <LL_TIM_OC_SetMode+0x6e>
 8013df4:	2308      	movs	r3, #8
 8013df6:	e00c      	b.n	8013e12 <LL_TIM_OC_SetMode+0x6e>
 8013df8:	2306      	movs	r3, #6
 8013dfa:	e00a      	b.n	8013e12 <LL_TIM_OC_SetMode+0x6e>
 8013dfc:	2305      	movs	r3, #5
 8013dfe:	e008      	b.n	8013e12 <LL_TIM_OC_SetMode+0x6e>
 8013e00:	2304      	movs	r3, #4
 8013e02:	e006      	b.n	8013e12 <LL_TIM_OC_SetMode+0x6e>
 8013e04:	2303      	movs	r3, #3
 8013e06:	e004      	b.n	8013e12 <LL_TIM_OC_SetMode+0x6e>
 8013e08:	2302      	movs	r3, #2
 8013e0a:	e002      	b.n	8013e12 <LL_TIM_OC_SetMode+0x6e>
 8013e0c:	2301      	movs	r3, #1
 8013e0e:	e000      	b.n	8013e12 <LL_TIM_OC_SetMode+0x6e>
 8013e10:	2300      	movs	r3, #0
 8013e12:	2017      	movs	r0, #23
 8013e14:	183a      	adds	r2, r7, r0
 8013e16:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8013e18:	68fb      	ldr	r3, [r7, #12]
 8013e1a:	3318      	adds	r3, #24
 8013e1c:	0019      	movs	r1, r3
 8013e1e:	183b      	adds	r3, r7, r0
 8013e20:	781b      	ldrb	r3, [r3, #0]
 8013e22:	4a0e      	ldr	r2, [pc, #56]	@ (8013e5c <LL_TIM_OC_SetMode+0xb8>)
 8013e24:	5cd3      	ldrb	r3, [r2, r3]
 8013e26:	18cb      	adds	r3, r1, r3
 8013e28:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8013e2a:	693b      	ldr	r3, [r7, #16]
 8013e2c:	681b      	ldr	r3, [r3, #0]
 8013e2e:	183a      	adds	r2, r7, r0
 8013e30:	7812      	ldrb	r2, [r2, #0]
 8013e32:	490b      	ldr	r1, [pc, #44]	@ (8013e60 <LL_TIM_OC_SetMode+0xbc>)
 8013e34:	5c8a      	ldrb	r2, [r1, r2]
 8013e36:	0011      	movs	r1, r2
 8013e38:	4a0a      	ldr	r2, [pc, #40]	@ (8013e64 <LL_TIM_OC_SetMode+0xc0>)
 8013e3a:	408a      	lsls	r2, r1
 8013e3c:	43d2      	mvns	r2, r2
 8013e3e:	401a      	ands	r2, r3
 8013e40:	183b      	adds	r3, r7, r0
 8013e42:	781b      	ldrb	r3, [r3, #0]
 8013e44:	4906      	ldr	r1, [pc, #24]	@ (8013e60 <LL_TIM_OC_SetMode+0xbc>)
 8013e46:	5ccb      	ldrb	r3, [r1, r3]
 8013e48:	0019      	movs	r1, r3
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	408b      	lsls	r3, r1
 8013e4e:	431a      	orrs	r2, r3
 8013e50:	693b      	ldr	r3, [r7, #16]
 8013e52:	601a      	str	r2, [r3, #0]
}
 8013e54:	46c0      	nop			@ (mov r8, r8)
 8013e56:	46bd      	mov	sp, r7
 8013e58:	b006      	add	sp, #24
 8013e5a:	bd80      	pop	{r7, pc}
 8013e5c:	08015528 	.word	0x08015528
 8013e60:	08015534 	.word	0x08015534
 8013e64:	00010073 	.word	0x00010073

08013e68 <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 8013e68:	b580      	push	{r7, lr}
 8013e6a:	b086      	sub	sp, #24
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	60f8      	str	r0, [r7, #12]
 8013e70:	60b9      	str	r1, [r7, #8]
 8013e72:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8013e74:	68bb      	ldr	r3, [r7, #8]
 8013e76:	2b01      	cmp	r3, #1
 8013e78:	d02c      	beq.n	8013ed4 <LL_TIM_OC_SetPolarity+0x6c>
 8013e7a:	68bb      	ldr	r3, [r7, #8]
 8013e7c:	2b04      	cmp	r3, #4
 8013e7e:	d027      	beq.n	8013ed0 <LL_TIM_OC_SetPolarity+0x68>
 8013e80:	68bb      	ldr	r3, [r7, #8]
 8013e82:	2b10      	cmp	r3, #16
 8013e84:	d022      	beq.n	8013ecc <LL_TIM_OC_SetPolarity+0x64>
 8013e86:	68bb      	ldr	r3, [r7, #8]
 8013e88:	2b40      	cmp	r3, #64	@ 0x40
 8013e8a:	d01d      	beq.n	8013ec8 <LL_TIM_OC_SetPolarity+0x60>
 8013e8c:	68ba      	ldr	r2, [r7, #8]
 8013e8e:	2380      	movs	r3, #128	@ 0x80
 8013e90:	005b      	lsls	r3, r3, #1
 8013e92:	429a      	cmp	r2, r3
 8013e94:	d016      	beq.n	8013ec4 <LL_TIM_OC_SetPolarity+0x5c>
 8013e96:	68ba      	ldr	r2, [r7, #8]
 8013e98:	2380      	movs	r3, #128	@ 0x80
 8013e9a:	00db      	lsls	r3, r3, #3
 8013e9c:	429a      	cmp	r2, r3
 8013e9e:	d00f      	beq.n	8013ec0 <LL_TIM_OC_SetPolarity+0x58>
 8013ea0:	68ba      	ldr	r2, [r7, #8]
 8013ea2:	2380      	movs	r3, #128	@ 0x80
 8013ea4:	015b      	lsls	r3, r3, #5
 8013ea6:	429a      	cmp	r2, r3
 8013ea8:	d008      	beq.n	8013ebc <LL_TIM_OC_SetPolarity+0x54>
 8013eaa:	68ba      	ldr	r2, [r7, #8]
 8013eac:	2380      	movs	r3, #128	@ 0x80
 8013eae:	025b      	lsls	r3, r3, #9
 8013eb0:	429a      	cmp	r2, r3
 8013eb2:	d101      	bne.n	8013eb8 <LL_TIM_OC_SetPolarity+0x50>
 8013eb4:	2307      	movs	r3, #7
 8013eb6:	e00e      	b.n	8013ed6 <LL_TIM_OC_SetPolarity+0x6e>
 8013eb8:	2308      	movs	r3, #8
 8013eba:	e00c      	b.n	8013ed6 <LL_TIM_OC_SetPolarity+0x6e>
 8013ebc:	2306      	movs	r3, #6
 8013ebe:	e00a      	b.n	8013ed6 <LL_TIM_OC_SetPolarity+0x6e>
 8013ec0:	2305      	movs	r3, #5
 8013ec2:	e008      	b.n	8013ed6 <LL_TIM_OC_SetPolarity+0x6e>
 8013ec4:	2304      	movs	r3, #4
 8013ec6:	e006      	b.n	8013ed6 <LL_TIM_OC_SetPolarity+0x6e>
 8013ec8:	2303      	movs	r3, #3
 8013eca:	e004      	b.n	8013ed6 <LL_TIM_OC_SetPolarity+0x6e>
 8013ecc:	2302      	movs	r3, #2
 8013ece:	e002      	b.n	8013ed6 <LL_TIM_OC_SetPolarity+0x6e>
 8013ed0:	2301      	movs	r3, #1
 8013ed2:	e000      	b.n	8013ed6 <LL_TIM_OC_SetPolarity+0x6e>
 8013ed4:	2300      	movs	r3, #0
 8013ed6:	2017      	movs	r0, #23
 8013ed8:	183a      	adds	r2, r7, r0
 8013eda:	7013      	strb	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	6a1b      	ldr	r3, [r3, #32]
 8013ee0:	183a      	adds	r2, r7, r0
 8013ee2:	7812      	ldrb	r2, [r2, #0]
 8013ee4:	490a      	ldr	r1, [pc, #40]	@ (8013f10 <LL_TIM_OC_SetPolarity+0xa8>)
 8013ee6:	5c8a      	ldrb	r2, [r1, r2]
 8013ee8:	0011      	movs	r1, r2
 8013eea:	2202      	movs	r2, #2
 8013eec:	408a      	lsls	r2, r1
 8013eee:	43d2      	mvns	r2, r2
 8013ef0:	401a      	ands	r2, r3
 8013ef2:	183b      	adds	r3, r7, r0
 8013ef4:	781b      	ldrb	r3, [r3, #0]
 8013ef6:	4906      	ldr	r1, [pc, #24]	@ (8013f10 <LL_TIM_OC_SetPolarity+0xa8>)
 8013ef8:	5ccb      	ldrb	r3, [r1, r3]
 8013efa:	0019      	movs	r1, r3
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	408b      	lsls	r3, r1
 8013f00:	431a      	orrs	r2, r3
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	621a      	str	r2, [r3, #32]
}
 8013f06:	46c0      	nop			@ (mov r8, r8)
 8013f08:	46bd      	mov	sp, r7
 8013f0a:	b006      	add	sp, #24
 8013f0c:	bd80      	pop	{r7, pc}
 8013f0e:	46c0      	nop			@ (mov r8, r8)
 8013f10:	08015540 	.word	0x08015540

08013f14 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8013f14:	b580      	push	{r7, lr}
 8013f16:	b082      	sub	sp, #8
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	6078      	str	r0, [r7, #4]
 8013f1c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	683a      	ldr	r2, [r7, #0]
 8013f22:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8013f24:	46c0      	nop			@ (mov r8, r8)
 8013f26:	46bd      	mov	sp, r7
 8013f28:	b002      	add	sp, #8
 8013f2a:	bd80      	pop	{r7, pc}

08013f2c <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b082      	sub	sp, #8
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	6078      	str	r0, [r7, #4]
 8013f34:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	683a      	ldr	r2, [r7, #0]
 8013f3a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8013f3c:	46c0      	nop			@ (mov r8, r8)
 8013f3e:	46bd      	mov	sp, r7
 8013f40:	b002      	add	sp, #8
 8013f42:	bd80      	pop	{r7, pc}

08013f44 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b082      	sub	sp, #8
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	6078      	str	r0, [r7, #4]
 8013f4c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	683a      	ldr	r2, [r7, #0]
 8013f52:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8013f54:	46c0      	nop			@ (mov r8, r8)
 8013f56:	46bd      	mov	sp, r7
 8013f58:	b002      	add	sp, #8
 8013f5a:	bd80      	pop	{r7, pc}

08013f5c <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8013f5c:	b580      	push	{r7, lr}
 8013f5e:	b082      	sub	sp, #8
 8013f60:	af00      	add	r7, sp, #0
 8013f62:	6078      	str	r0, [r7, #4]
 8013f64:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	683a      	ldr	r2, [r7, #0]
 8013f6a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8013f6c:	46c0      	nop			@ (mov r8, r8)
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	b002      	add	sp, #8
 8013f72:	bd80      	pop	{r7, pc}

08013f74 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8013f74:	b580      	push	{r7, lr}
 8013f76:	b082      	sub	sp, #8
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	2203      	movs	r2, #3
 8013f80:	4252      	negs	r2, r2
 8013f82:	611a      	str	r2, [r3, #16]
}
 8013f84:	46c0      	nop			@ (mov r8, r8)
 8013f86:	46bd      	mov	sp, r7
 8013f88:	b002      	add	sp, #8
 8013f8a:	bd80      	pop	{r7, pc}

08013f8c <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b082      	sub	sp, #8
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	691b      	ldr	r3, [r3, #16]
 8013f98:	2202      	movs	r2, #2
 8013f9a:	4013      	ands	r3, r2
 8013f9c:	2b02      	cmp	r3, #2
 8013f9e:	d101      	bne.n	8013fa4 <LL_TIM_IsActiveFlag_CC1+0x18>
 8013fa0:	2301      	movs	r3, #1
 8013fa2:	e000      	b.n	8013fa6 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8013fa4:	2300      	movs	r3, #0
}
 8013fa6:	0018      	movs	r0, r3
 8013fa8:	46bd      	mov	sp, r7
 8013faa:	b002      	add	sp, #8
 8013fac:	bd80      	pop	{r7, pc}

08013fae <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 8013fae:	b580      	push	{r7, lr}
 8013fb0:	b082      	sub	sp, #8
 8013fb2:	af00      	add	r7, sp, #0
 8013fb4:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	2205      	movs	r2, #5
 8013fba:	4252      	negs	r2, r2
 8013fbc:	611a      	str	r2, [r3, #16]
}
 8013fbe:	46c0      	nop			@ (mov r8, r8)
 8013fc0:	46bd      	mov	sp, r7
 8013fc2:	b002      	add	sp, #8
 8013fc4:	bd80      	pop	{r7, pc}

08013fc6 <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 8013fc6:	b580      	push	{r7, lr}
 8013fc8:	b082      	sub	sp, #8
 8013fca:	af00      	add	r7, sp, #0
 8013fcc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	691b      	ldr	r3, [r3, #16]
 8013fd2:	2204      	movs	r2, #4
 8013fd4:	4013      	ands	r3, r2
 8013fd6:	2b04      	cmp	r3, #4
 8013fd8:	d101      	bne.n	8013fde <LL_TIM_IsActiveFlag_CC2+0x18>
 8013fda:	2301      	movs	r3, #1
 8013fdc:	e000      	b.n	8013fe0 <LL_TIM_IsActiveFlag_CC2+0x1a>
 8013fde:	2300      	movs	r3, #0
}
 8013fe0:	0018      	movs	r0, r3
 8013fe2:	46bd      	mov	sp, r7
 8013fe4:	b002      	add	sp, #8
 8013fe6:	bd80      	pop	{r7, pc}

08013fe8 <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 8013fe8:	b580      	push	{r7, lr}
 8013fea:	b082      	sub	sp, #8
 8013fec:	af00      	add	r7, sp, #0
 8013fee:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	2209      	movs	r2, #9
 8013ff4:	4252      	negs	r2, r2
 8013ff6:	611a      	str	r2, [r3, #16]
}
 8013ff8:	46c0      	nop			@ (mov r8, r8)
 8013ffa:	46bd      	mov	sp, r7
 8013ffc:	b002      	add	sp, #8
 8013ffe:	bd80      	pop	{r7, pc}

08014000 <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 8014000:	b580      	push	{r7, lr}
 8014002:	b082      	sub	sp, #8
 8014004:	af00      	add	r7, sp, #0
 8014006:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	691b      	ldr	r3, [r3, #16]
 801400c:	2208      	movs	r2, #8
 801400e:	4013      	ands	r3, r2
 8014010:	2b08      	cmp	r3, #8
 8014012:	d101      	bne.n	8014018 <LL_TIM_IsActiveFlag_CC3+0x18>
 8014014:	2301      	movs	r3, #1
 8014016:	e000      	b.n	801401a <LL_TIM_IsActiveFlag_CC3+0x1a>
 8014018:	2300      	movs	r3, #0
}
 801401a:	0018      	movs	r0, r3
 801401c:	46bd      	mov	sp, r7
 801401e:	b002      	add	sp, #8
 8014020:	bd80      	pop	{r7, pc}

08014022 <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 8014022:	b580      	push	{r7, lr}
 8014024:	b082      	sub	sp, #8
 8014026:	af00      	add	r7, sp, #0
 8014028:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	2211      	movs	r2, #17
 801402e:	4252      	negs	r2, r2
 8014030:	611a      	str	r2, [r3, #16]
}
 8014032:	46c0      	nop			@ (mov r8, r8)
 8014034:	46bd      	mov	sp, r7
 8014036:	b002      	add	sp, #8
 8014038:	bd80      	pop	{r7, pc}

0801403a <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 801403a:	b580      	push	{r7, lr}
 801403c:	b082      	sub	sp, #8
 801403e:	af00      	add	r7, sp, #0
 8014040:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	691b      	ldr	r3, [r3, #16]
 8014046:	2210      	movs	r2, #16
 8014048:	4013      	ands	r3, r2
 801404a:	2b10      	cmp	r3, #16
 801404c:	d101      	bne.n	8014052 <LL_TIM_IsActiveFlag_CC4+0x18>
 801404e:	2301      	movs	r3, #1
 8014050:	e000      	b.n	8014054 <LL_TIM_IsActiveFlag_CC4+0x1a>
 8014052:	2300      	movs	r3, #0
}
 8014054:	0018      	movs	r0, r3
 8014056:	46bd      	mov	sp, r7
 8014058:	b002      	add	sp, #8
 801405a:	bd80      	pop	{r7, pc}

0801405c <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 801405c:	b5b0      	push	{r4, r5, r7, lr}
 801405e:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 8014060:	4b48      	ldr	r3, [pc, #288]	@ (8014184 <USBPD_TIM_Init+0x128>)
 8014062:	781b      	ldrb	r3, [r3, #0]
 8014064:	b25b      	sxtb	r3, r3
 8014066:	2b00      	cmp	r3, #0
 8014068:	d000      	beq.n	801406c <USBPD_TIM_Init+0x10>
 801406a:	e07e      	b.n	801416a <USBPD_TIM_Init+0x10e>
  {
    TIMX_CLK_ENABLE;
 801406c:	2380      	movs	r3, #128	@ 0x80
 801406e:	011b      	lsls	r3, r3, #4
 8014070:	0018      	movs	r0, r3
 8014072:	f7ff fe2d 	bl	8013cd0 <LL_APB2_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 8014076:	4b44      	ldr	r3, [pc, #272]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 8014078:	2100      	movs	r1, #0
 801407a:	0018      	movs	r0, r3
 801407c:	f7ff fe5e 	bl	8013d3c <LL_TIM_SetCounterMode>

    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 8014080:	4b42      	ldr	r3, [pc, #264]	@ (801418c <USBPD_TIM_Init+0x130>)
 8014082:	681b      	ldr	r3, [r3, #0]
 8014084:	4a42      	ldr	r2, [pc, #264]	@ (8014190 <USBPD_TIM_Init+0x134>)
 8014086:	4293      	cmp	r3, r2
 8014088:	d90b      	bls.n	80140a2 <USBPD_TIM_Init+0x46>
 801408a:	4b40      	ldr	r3, [pc, #256]	@ (801418c <USBPD_TIM_Init+0x130>)
 801408c:	681b      	ldr	r3, [r3, #0]
 801408e:	4a41      	ldr	r2, [pc, #260]	@ (8014194 <USBPD_TIM_Init+0x138>)
 8014090:	4694      	mov	ip, r2
 8014092:	4463      	add	r3, ip
 8014094:	4940      	ldr	r1, [pc, #256]	@ (8014198 <USBPD_TIM_Init+0x13c>)
 8014096:	0018      	movs	r0, r3
 8014098:	f7f2 f898 	bl	80061cc <__udivsi3>
 801409c:	0003      	movs	r3, r0
 801409e:	3b01      	subs	r3, #1
 80140a0:	e000      	b.n	80140a4 <USBPD_TIM_Init+0x48>
 80140a2:	2300      	movs	r3, #0
 80140a4:	4a38      	ldr	r2, [pc, #224]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 80140a6:	0019      	movs	r1, r3
 80140a8:	0010      	movs	r0, r2
 80140aa:	f7ff fe59 	bl	8013d60 <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 80140ae:	4b37      	ldr	r3, [pc, #220]	@ (801418c <USBPD_TIM_Init+0x130>)
 80140b0:	681c      	ldr	r4, [r3, #0]
 80140b2:	4b35      	ldr	r3, [pc, #212]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 80140b4:	0018      	movs	r0, r3
 80140b6:	f7ff fe5f 	bl	8013d78 <LL_TIM_GetPrescaler>
 80140ba:	0003      	movs	r3, r0
 80140bc:	3301      	adds	r3, #1
 80140be:	0019      	movs	r1, r3
 80140c0:	0020      	movs	r0, r4
 80140c2:	f7f2 f883 	bl	80061cc <__udivsi3>
 80140c6:	0003      	movs	r3, r0
 80140c8:	2b63      	cmp	r3, #99	@ 0x63
 80140ca:	d910      	bls.n	80140ee <USBPD_TIM_Init+0x92>
 80140cc:	4b2f      	ldr	r3, [pc, #188]	@ (801418c <USBPD_TIM_Init+0x130>)
 80140ce:	681c      	ldr	r4, [r3, #0]
 80140d0:	4b2d      	ldr	r3, [pc, #180]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 80140d2:	0018      	movs	r0, r3
 80140d4:	f7ff fe50 	bl	8013d78 <LL_TIM_GetPrescaler>
 80140d8:	0003      	movs	r3, r0
 80140da:	3301      	adds	r3, #1
 80140dc:	2264      	movs	r2, #100	@ 0x64
 80140de:	4353      	muls	r3, r2
 80140e0:	0019      	movs	r1, r3
 80140e2:	0020      	movs	r0, r4
 80140e4:	f7f2 f872 	bl	80061cc <__udivsi3>
 80140e8:	0003      	movs	r3, r0
 80140ea:	3b01      	subs	r3, #1
 80140ec:	e000      	b.n	80140f0 <USBPD_TIM_Init+0x94>
 80140ee:	2300      	movs	r3, #0
 80140f0:	4a25      	ldr	r2, [pc, #148]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 80140f2:	0019      	movs	r1, r3
 80140f4:	0010      	movs	r0, r2
 80140f6:	f7ff fe49 	bl	8013d8c <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 80140fa:	4b23      	ldr	r3, [pc, #140]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 80140fc:	2230      	movs	r2, #48	@ 0x30
 80140fe:	2101      	movs	r1, #1
 8014100:	0018      	movs	r0, r3
 8014102:	f7ff fe4f 	bl	8013da4 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 8014106:	4b20      	ldr	r3, [pc, #128]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 8014108:	2230      	movs	r2, #48	@ 0x30
 801410a:	2110      	movs	r1, #16
 801410c:	0018      	movs	r0, r3
 801410e:	f7ff fe49 	bl	8013da4 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 8014112:	2380      	movs	r3, #128	@ 0x80
 8014114:	005b      	lsls	r3, r3, #1
 8014116:	481c      	ldr	r0, [pc, #112]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 8014118:	2230      	movs	r2, #48	@ 0x30
 801411a:	0019      	movs	r1, r3
 801411c:	f7ff fe42 	bl	8013da4 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 8014120:	2380      	movs	r3, #128	@ 0x80
 8014122:	015b      	lsls	r3, r3, #5
 8014124:	4818      	ldr	r0, [pc, #96]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 8014126:	2230      	movs	r2, #48	@ 0x30
 8014128:	0019      	movs	r1, r3
 801412a:	f7ff fe3b 	bl	8013da4 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 801412e:	4b16      	ldr	r3, [pc, #88]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 8014130:	2200      	movs	r2, #0
 8014132:	2101      	movs	r1, #1
 8014134:	0018      	movs	r0, r3
 8014136:	f7ff fe97 	bl	8013e68 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 801413a:	4b13      	ldr	r3, [pc, #76]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 801413c:	2200      	movs	r2, #0
 801413e:	2110      	movs	r1, #16
 8014140:	0018      	movs	r0, r3
 8014142:	f7ff fe91 	bl	8013e68 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 8014146:	2380      	movs	r3, #128	@ 0x80
 8014148:	005b      	lsls	r3, r3, #1
 801414a:	480f      	ldr	r0, [pc, #60]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 801414c:	2200      	movs	r2, #0
 801414e:	0019      	movs	r1, r3
 8014150:	f7ff fe8a 	bl	8013e68 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 8014154:	2380      	movs	r3, #128	@ 0x80
 8014156:	015b      	lsls	r3, r3, #5
 8014158:	480b      	ldr	r0, [pc, #44]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 801415a:	2200      	movs	r2, #0
 801415c:	0019      	movs	r1, r3
 801415e:	f7ff fe83 	bl	8013e68 <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 8014162:	4b09      	ldr	r3, [pc, #36]	@ (8014188 <USBPD_TIM_Init+0x12c>)
 8014164:	0018      	movs	r0, r3
 8014166:	f7ff fddb 	bl	8013d20 <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 801416a:	4b06      	ldr	r3, [pc, #24]	@ (8014184 <USBPD_TIM_Init+0x128>)
 801416c:	781b      	ldrb	r3, [r3, #0]
 801416e:	b25b      	sxtb	r3, r3
 8014170:	b2db      	uxtb	r3, r3
 8014172:	3301      	adds	r3, #1
 8014174:	b2db      	uxtb	r3, r3
 8014176:	b25a      	sxtb	r2, r3
 8014178:	4b02      	ldr	r3, [pc, #8]	@ (8014184 <USBPD_TIM_Init+0x128>)
 801417a:	701a      	strb	r2, [r3, #0]
}
 801417c:	46c0      	nop			@ (mov r8, r8)
 801417e:	46bd      	mov	sp, r7
 8014180:	bdb0      	pop	{r4, r5, r7, pc}
 8014182:	46c0      	nop			@ (mov r8, r8)
 8014184:	2000521c 	.word	0x2000521c
 8014188:	40012c00 	.word	0x40012c00
 801418c:	2000019c 	.word	0x2000019c
 8014190:	000f423f 	.word	0x000f423f
 8014194:	0007a120 	.word	0x0007a120
 8014198:	000f4240 	.word	0x000f4240

0801419c <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 801419c:	b580      	push	{r7, lr}
 801419e:	af00      	add	r7, sp, #0
  timer_initcounter--;
 80141a0:	4b0a      	ldr	r3, [pc, #40]	@ (80141cc <USBPD_TIM_DeInit+0x30>)
 80141a2:	781b      	ldrb	r3, [r3, #0]
 80141a4:	b25b      	sxtb	r3, r3
 80141a6:	b2db      	uxtb	r3, r3
 80141a8:	3b01      	subs	r3, #1
 80141aa:	b2db      	uxtb	r3, r3
 80141ac:	b25a      	sxtb	r2, r3
 80141ae:	4b07      	ldr	r3, [pc, #28]	@ (80141cc <USBPD_TIM_DeInit+0x30>)
 80141b0:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 80141b2:	4b06      	ldr	r3, [pc, #24]	@ (80141cc <USBPD_TIM_DeInit+0x30>)
 80141b4:	781b      	ldrb	r3, [r3, #0]
 80141b6:	b25b      	sxtb	r3, r3
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d104      	bne.n	80141c6 <USBPD_TIM_DeInit+0x2a>
  {
    TIMX_CLK_DISABLE;
 80141bc:	2380      	movs	r3, #128	@ 0x80
 80141be:	011b      	lsls	r3, r3, #4
 80141c0:	0018      	movs	r0, r3
 80141c2:	f7ff fd9b 	bl	8013cfc <LL_APB2_GRP1_DisableClock>
  }
}
 80141c6:	46c0      	nop			@ (mov r8, r8)
 80141c8:	46bd      	mov	sp, r7
 80141ca:	bd80      	pop	{r7, pc}
 80141cc:	2000521c 	.word	0x2000521c

080141d0 <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 80141d0:	b580      	push	{r7, lr}
 80141d2:	b082      	sub	sp, #8
 80141d4:	af00      	add	r7, sp, #0
 80141d6:	0002      	movs	r2, r0
 80141d8:	6039      	str	r1, [r7, #0]
 80141da:	1dfb      	adds	r3, r7, #7
 80141dc:	701a      	strb	r2, [r3, #0]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 80141de:	1dfb      	adds	r3, r7, #7
 80141e0:	781b      	ldrb	r3, [r3, #0]
 80141e2:	2b03      	cmp	r3, #3
 80141e4:	d044      	beq.n	8014270 <USBPD_TIM_Start+0xa0>
 80141e6:	dc57      	bgt.n	8014298 <USBPD_TIM_Start+0xc8>
 80141e8:	2b02      	cmp	r3, #2
 80141ea:	d02d      	beq.n	8014248 <USBPD_TIM_Start+0x78>
 80141ec:	dc54      	bgt.n	8014298 <USBPD_TIM_Start+0xc8>
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d002      	beq.n	80141f8 <USBPD_TIM_Start+0x28>
 80141f2:	2b01      	cmp	r3, #1
 80141f4:	d014      	beq.n	8014220 <USBPD_TIM_Start+0x50>
      break;
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
      break;
    default:
      break;
 80141f6:	e04f      	b.n	8014298 <USBPD_TIM_Start+0xc8>
      TIMX_CHANNEL1_SETEVENT;
 80141f8:	4b2a      	ldr	r3, [pc, #168]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 80141fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80141fc:	683b      	ldr	r3, [r7, #0]
 80141fe:	18d3      	adds	r3, r2, r3
 8014200:	4929      	ldr	r1, [pc, #164]	@ (80142a8 <USBPD_TIM_Start+0xd8>)
 8014202:	0018      	movs	r0, r3
 8014204:	f7f2 f868 	bl	80062d8 <__aeabi_uidivmod>
 8014208:	000b      	movs	r3, r1
 801420a:	001a      	movs	r2, r3
 801420c:	4b25      	ldr	r3, [pc, #148]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 801420e:	0011      	movs	r1, r2
 8014210:	0018      	movs	r0, r3
 8014212:	f7ff fe7f 	bl	8013f14 <LL_TIM_OC_SetCompareCH1>
 8014216:	4b23      	ldr	r3, [pc, #140]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 8014218:	0018      	movs	r0, r3
 801421a:	f7ff feab 	bl	8013f74 <LL_TIM_ClearFlag_CC1>
      break;
 801421e:	e03c      	b.n	801429a <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL2_SETEVENT;
 8014220:	4b20      	ldr	r3, [pc, #128]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 8014222:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014224:	683b      	ldr	r3, [r7, #0]
 8014226:	18d3      	adds	r3, r2, r3
 8014228:	491f      	ldr	r1, [pc, #124]	@ (80142a8 <USBPD_TIM_Start+0xd8>)
 801422a:	0018      	movs	r0, r3
 801422c:	f7f2 f854 	bl	80062d8 <__aeabi_uidivmod>
 8014230:	000b      	movs	r3, r1
 8014232:	001a      	movs	r2, r3
 8014234:	4b1b      	ldr	r3, [pc, #108]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 8014236:	0011      	movs	r1, r2
 8014238:	0018      	movs	r0, r3
 801423a:	f7ff fe77 	bl	8013f2c <LL_TIM_OC_SetCompareCH2>
 801423e:	4b19      	ldr	r3, [pc, #100]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 8014240:	0018      	movs	r0, r3
 8014242:	f7ff feb4 	bl	8013fae <LL_TIM_ClearFlag_CC2>
      break;
 8014246:	e028      	b.n	801429a <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL3_SETEVENT;
 8014248:	4b16      	ldr	r3, [pc, #88]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 801424a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801424c:	683b      	ldr	r3, [r7, #0]
 801424e:	18d3      	adds	r3, r2, r3
 8014250:	4915      	ldr	r1, [pc, #84]	@ (80142a8 <USBPD_TIM_Start+0xd8>)
 8014252:	0018      	movs	r0, r3
 8014254:	f7f2 f840 	bl	80062d8 <__aeabi_uidivmod>
 8014258:	000b      	movs	r3, r1
 801425a:	001a      	movs	r2, r3
 801425c:	4b11      	ldr	r3, [pc, #68]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 801425e:	0011      	movs	r1, r2
 8014260:	0018      	movs	r0, r3
 8014262:	f7ff fe6f 	bl	8013f44 <LL_TIM_OC_SetCompareCH3>
 8014266:	4b0f      	ldr	r3, [pc, #60]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 8014268:	0018      	movs	r0, r3
 801426a:	f7ff febd 	bl	8013fe8 <LL_TIM_ClearFlag_CC3>
      break;
 801426e:	e014      	b.n	801429a <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL4_SETEVENT;
 8014270:	4b0c      	ldr	r3, [pc, #48]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 8014272:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014274:	683b      	ldr	r3, [r7, #0]
 8014276:	18d3      	adds	r3, r2, r3
 8014278:	490b      	ldr	r1, [pc, #44]	@ (80142a8 <USBPD_TIM_Start+0xd8>)
 801427a:	0018      	movs	r0, r3
 801427c:	f7f2 f82c 	bl	80062d8 <__aeabi_uidivmod>
 8014280:	000b      	movs	r3, r1
 8014282:	001a      	movs	r2, r3
 8014284:	4b07      	ldr	r3, [pc, #28]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 8014286:	0011      	movs	r1, r2
 8014288:	0018      	movs	r0, r3
 801428a:	f7ff fe67 	bl	8013f5c <LL_TIM_OC_SetCompareCH4>
 801428e:	4b05      	ldr	r3, [pc, #20]	@ (80142a4 <USBPD_TIM_Start+0xd4>)
 8014290:	0018      	movs	r0, r3
 8014292:	f7ff fec6 	bl	8014022 <LL_TIM_ClearFlag_CC4>
      break;
 8014296:	e000      	b.n	801429a <USBPD_TIM_Start+0xca>
      break;
 8014298:	46c0      	nop			@ (mov r8, r8)
  }
}
 801429a:	46c0      	nop			@ (mov r8, r8)
 801429c:	46bd      	mov	sp, r7
 801429e:	b002      	add	sp, #8
 80142a0:	bd80      	pop	{r7, pc}
 80142a2:	46c0      	nop			@ (mov r8, r8)
 80142a4:	40012c00 	.word	0x40012c00
 80142a8:	00002710 	.word	0x00002710

080142ac <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 80142ac:	b580      	push	{r7, lr}
 80142ae:	b084      	sub	sp, #16
 80142b0:	af00      	add	r7, sp, #0
 80142b2:	0002      	movs	r2, r0
 80142b4:	1dfb      	adds	r3, r7, #7
 80142b6:	701a      	strb	r2, [r3, #0]
  uint32_t _expired = 1u;
 80142b8:	2301      	movs	r3, #1
 80142ba:	60fb      	str	r3, [r7, #12]
  switch (Id)
 80142bc:	1dfb      	adds	r3, r7, #7
 80142be:	781b      	ldrb	r3, [r3, #0]
 80142c0:	2b03      	cmp	r3, #3
 80142c2:	d01d      	beq.n	8014300 <USBPD_TIM_IsExpired+0x54>
 80142c4:	dc23      	bgt.n	801430e <USBPD_TIM_IsExpired+0x62>
 80142c6:	2b02      	cmp	r3, #2
 80142c8:	d013      	beq.n	80142f2 <USBPD_TIM_IsExpired+0x46>
 80142ca:	dc20      	bgt.n	801430e <USBPD_TIM_IsExpired+0x62>
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d002      	beq.n	80142d6 <USBPD_TIM_IsExpired+0x2a>
 80142d0:	2b01      	cmp	r3, #1
 80142d2:	d007      	beq.n	80142e4 <USBPD_TIM_IsExpired+0x38>
      break;
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
      break;
    default:
      break;
 80142d4:	e01b      	b.n	801430e <USBPD_TIM_IsExpired+0x62>
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 80142d6:	4b11      	ldr	r3, [pc, #68]	@ (801431c <USBPD_TIM_IsExpired+0x70>)
 80142d8:	0018      	movs	r0, r3
 80142da:	f7ff fe57 	bl	8013f8c <LL_TIM_IsActiveFlag_CC1>
 80142de:	0003      	movs	r3, r0
 80142e0:	60fb      	str	r3, [r7, #12]
      break;
 80142e2:	e015      	b.n	8014310 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 80142e4:	4b0d      	ldr	r3, [pc, #52]	@ (801431c <USBPD_TIM_IsExpired+0x70>)
 80142e6:	0018      	movs	r0, r3
 80142e8:	f7ff fe6d 	bl	8013fc6 <LL_TIM_IsActiveFlag_CC2>
 80142ec:	0003      	movs	r3, r0
 80142ee:	60fb      	str	r3, [r7, #12]
      break;
 80142f0:	e00e      	b.n	8014310 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 80142f2:	4b0a      	ldr	r3, [pc, #40]	@ (801431c <USBPD_TIM_IsExpired+0x70>)
 80142f4:	0018      	movs	r0, r3
 80142f6:	f7ff fe83 	bl	8014000 <LL_TIM_IsActiveFlag_CC3>
 80142fa:	0003      	movs	r3, r0
 80142fc:	60fb      	str	r3, [r7, #12]
      break;
 80142fe:	e007      	b.n	8014310 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 8014300:	4b06      	ldr	r3, [pc, #24]	@ (801431c <USBPD_TIM_IsExpired+0x70>)
 8014302:	0018      	movs	r0, r3
 8014304:	f7ff fe99 	bl	801403a <LL_TIM_IsActiveFlag_CC4>
 8014308:	0003      	movs	r3, r0
 801430a:	60fb      	str	r3, [r7, #12]
      break;
 801430c:	e000      	b.n	8014310 <USBPD_TIM_IsExpired+0x64>
      break;
 801430e:	46c0      	nop			@ (mov r8, r8)
  }
  return _expired;
 8014310:	68fb      	ldr	r3, [r7, #12]
}
 8014312:	0018      	movs	r0, r3
 8014314:	46bd      	mov	sp, r7
 8014316:	b004      	add	sp, #16
 8014318:	bd80      	pop	{r7, pc}
 801431a:	46c0      	nop			@ (mov r8, r8)
 801431c:	40012c00 	.word	0x40012c00

08014320 <MX_USBPD_Init>:

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
/* USBPD init function */
void MX_USBPD_Init(void)
{
 8014320:	b580      	push	{r7, lr}
 8014322:	af00      	add	r7, sp, #0

  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 8014324:	f7fe fe62 	bl	8012fec <USBPD_HW_IF_GlobalHwInit>

  /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 8014328:	f000 f816 	bl	8014358 <USBPD_DPM_InitCore>
 801432c:	1e03      	subs	r3, r0, #0
 801432e:	d001      	beq.n	8014334 <MX_USBPD_Init+0x14>
  {
    while(1);
 8014330:	46c0      	nop			@ (mov r8, r8)
 8014332:	e7fd      	b.n	8014330 <MX_USBPD_Init+0x10>
  }

  /* Initialise the DPM application */
  if (USBPD_OK != USBPD_DPM_UserInit())
 8014334:	f000 fb52 	bl	80149dc <USBPD_DPM_UserInit>
 8014338:	1e03      	subs	r3, r0, #0
 801433a:	d001      	beq.n	8014340 <MX_USBPD_Init+0x20>
  {
    while(1);
 801433c:	46c0      	nop			@ (mov r8, r8)
 801433e:	e7fd      	b.n	801433c <MX_USBPD_Init+0x1c>
  }

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

  if (USBPD_OK != USBPD_DPM_InitOS())
 8014340:	f000 f8e0 	bl	8014504 <USBPD_DPM_InitOS>
 8014344:	1e03      	subs	r3, r0, #0
 8014346:	d001      	beq.n	801434c <MX_USBPD_Init+0x2c>
  {
    while(1);
 8014348:	46c0      	nop			@ (mov r8, r8)
 801434a:	e7fd      	b.n	8014348 <MX_USBPD_Init+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 801434c:	b662      	cpsie	i
}
 801434e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN EnableIRQ */
  /* Enable IRQ which has been disabled by FreeRTOS services */
  __enable_irq();
  /* USER CODE END EnableIRQ */

}
 8014350:	46c0      	nop			@ (mov r8, r8)
 8014352:	46bd      	mov	sp, r7
 8014354:	bd80      	pop	{r7, pc}
	...

08014358 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 8014358:	b5b0      	push	{r4, r5, r7, lr}
 801435a:	b082      	sub	sp, #8
 801435c:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 801435e:	1dfb      	adds	r3, r7, #7
 8014360:	2200      	movs	r2, #0
 8014362:	701a      	strb	r2, [r3, #0]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(LIB_ID))
 8014364:	4b62      	ldr	r3, [pc, #392]	@ (80144f0 <USBPD_DPM_InitCore+0x198>)
 8014366:	0018      	movs	r0, r3
 8014368:	f7ed f8b8 	bl	80014dc <USBPD_PE_CheckLIB>
 801436c:	0003      	movs	r3, r0
 801436e:	2b01      	cmp	r3, #1
 8014370:	d003      	beq.n	801437a <USBPD_DPM_InitCore+0x22>
  {
    _retr = USBPD_ERROR;
 8014372:	1dfb      	adds	r3, r7, #7
 8014374:	2202      	movs	r2, #2
 8014376:	701a      	strb	r2, [r3, #0]
    goto error;
 8014378:	e0b4      	b.n	80144e4 <USBPD_DPM_InitCore+0x18c>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 801437a:	f7ed f8bd 	bl	80014f8 <USBPD_PE_GetMemoryConsumption>
 801437e:	0003      	movs	r3, r0
 8014380:	603b      	str	r3, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 8014382:	1dbb      	adds	r3, r7, #6
 8014384:	2200      	movs	r2, #0
 8014386:	701a      	strb	r2, [r3, #0]
 8014388:	e0a6      	b.n	80144d8 <USBPD_DPM_InitCore+0x180>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 801438a:	1dbb      	adds	r3, r7, #6
 801438c:	781b      	ldrb	r3, [r3, #0]
 801438e:	4a59      	ldr	r2, [pc, #356]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 8014390:	009b      	lsls	r3, r3, #2
 8014392:	18d3      	adds	r3, r2, r3
 8014394:	785a      	ldrb	r2, [r3, #1]
 8014396:	2108      	movs	r1, #8
 8014398:	438a      	bics	r2, r1
 801439a:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 801439c:	1dbb      	adds	r3, r7, #6
 801439e:	781a      	ldrb	r2, [r3, #0]
 80143a0:	1dbb      	adds	r3, r7, #6
 80143a2:	7818      	ldrb	r0, [r3, #0]
 80143a4:	4954      	ldr	r1, [pc, #336]	@ (80144f8 <USBPD_DPM_InitCore+0x1a0>)
 80143a6:	0013      	movs	r3, r2
 80143a8:	005b      	lsls	r3, r3, #1
 80143aa:	189b      	adds	r3, r3, r2
 80143ac:	009b      	lsls	r3, r3, #2
 80143ae:	18cb      	adds	r3, r1, r3
 80143b0:	791b      	ldrb	r3, [r3, #4]
 80143b2:	079b      	lsls	r3, r3, #30
 80143b4:	0f9b      	lsrs	r3, r3, #30
 80143b6:	b2d9      	uxtb	r1, r3
 80143b8:	4b4e      	ldr	r3, [pc, #312]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 80143ba:	0082      	lsls	r2, r0, #2
 80143bc:	2003      	movs	r0, #3
 80143be:	4001      	ands	r1, r0
 80143c0:	000c      	movs	r4, r1
 80143c2:	5cd1      	ldrb	r1, [r2, r3]
 80143c4:	2003      	movs	r0, #3
 80143c6:	4381      	bics	r1, r0
 80143c8:	1c08      	adds	r0, r1, #0
 80143ca:	1c21      	adds	r1, r4, #0
 80143cc:	4301      	orrs	r1, r0
 80143ce:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 80143d0:	1dbb      	adds	r3, r7, #6
 80143d2:	781a      	ldrb	r2, [r3, #0]
 80143d4:	1dbb      	adds	r3, r7, #6
 80143d6:	7818      	ldrb	r0, [r3, #0]
 80143d8:	4947      	ldr	r1, [pc, #284]	@ (80144f8 <USBPD_DPM_InitCore+0x1a0>)
 80143da:	0013      	movs	r3, r2
 80143dc:	005b      	lsls	r3, r3, #1
 80143de:	189b      	adds	r3, r3, r2
 80143e0:	009b      	lsls	r3, r3, #2
 80143e2:	18cb      	adds	r3, r1, r3
 80143e4:	791b      	ldrb	r3, [r3, #4]
 80143e6:	075b      	lsls	r3, r3, #29
 80143e8:	0fdb      	lsrs	r3, r3, #31
 80143ea:	b2d9      	uxtb	r1, r3
 80143ec:	4b41      	ldr	r3, [pc, #260]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 80143ee:	0082      	lsls	r2, r0, #2
 80143f0:	2001      	movs	r0, #1
 80143f2:	4001      	ands	r1, r0
 80143f4:	008c      	lsls	r4, r1, #2
 80143f6:	5cd1      	ldrb	r1, [r2, r3]
 80143f8:	2004      	movs	r0, #4
 80143fa:	4381      	bics	r1, r0
 80143fc:	1c08      	adds	r0, r1, #0
 80143fe:	1c21      	adds	r1, r4, #0
 8014400:	4301      	orrs	r1, r0
 8014402:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 8014404:	1dbb      	adds	r3, r7, #6
 8014406:	781a      	ldrb	r2, [r3, #0]
 8014408:	4b3a      	ldr	r3, [pc, #232]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 801440a:	0092      	lsls	r2, r2, #2
 801440c:	5cd1      	ldrb	r1, [r2, r3]
 801440e:	2010      	movs	r0, #16
 8014410:	4381      	bics	r1, r0
 8014412:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 8014414:	1dbb      	adds	r3, r7, #6
 8014416:	781a      	ldrb	r2, [r3, #0]
 8014418:	4b36      	ldr	r3, [pc, #216]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 801441a:	0092      	lsls	r2, r2, #2
 801441c:	5cd1      	ldrb	r1, [r2, r3]
 801441e:	203f      	movs	r0, #63	@ 0x3f
 8014420:	4001      	ands	r1, r0
 8014422:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 8014424:	1dbb      	adds	r3, r7, #6
 8014426:	781b      	ldrb	r3, [r3, #0]
 8014428:	4a32      	ldr	r2, [pc, #200]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 801442a:	009b      	lsls	r3, r3, #2
 801442c:	18d3      	adds	r3, r2, r3
 801442e:	785a      	ldrb	r2, [r3, #1]
 8014430:	2160      	movs	r1, #96	@ 0x60
 8014432:	438a      	bics	r2, r1
 8014434:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 8014436:	1dbb      	adds	r3, r7, #6
 8014438:	781b      	ldrb	r3, [r3, #0]
 801443a:	4a2e      	ldr	r2, [pc, #184]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 801443c:	009b      	lsls	r3, r3, #2
 801443e:	18d3      	adds	r3, r2, r3
 8014440:	785a      	ldrb	r2, [r3, #1]
 8014442:	217f      	movs	r1, #127	@ 0x7f
 8014444:	400a      	ands	r2, r1
 8014446:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index,
 8014448:	1dbb      	adds	r3, r7, #6
 801444a:	781a      	ldrb	r2, [r3, #0]
 801444c:	0013      	movs	r3, r2
 801444e:	005b      	lsls	r3, r3, #1
 8014450:	189b      	adds	r3, r3, r2
 8014452:	009b      	lsls	r3, r3, #2
 8014454:	4a28      	ldr	r2, [pc, #160]	@ (80144f8 <USBPD_DPM_InitCore+0x1a0>)
 8014456:	189c      	adds	r4, r3, r2
 8014458:	1dbb      	adds	r3, r7, #6
 801445a:	781b      	ldrb	r3, [r3, #0]
 801445c:	009a      	lsls	r2, r3, #2
 801445e:	4b25      	ldr	r3, [pc, #148]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 8014460:	18d2      	adds	r2, r2, r3
 8014462:	4926      	ldr	r1, [pc, #152]	@ (80144fc <USBPD_DPM_InitCore+0x1a4>)
 8014464:	1dbb      	adds	r3, r7, #6
 8014466:	7818      	ldrb	r0, [r3, #0]
 8014468:	0013      	movs	r3, r2
 801446a:	0022      	movs	r2, r4
 801446c:	f7eb fe4c 	bl	8000108 <USBPD_CAD_Init>
 8014470:	1e03      	subs	r3, r0, #0
 8014472:	d003      	beq.n	801447c <USBPD_DPM_InitCore+0x124>
 8014474:	1dfb      	adds	r3, r7, #7
 8014476:	2202      	movs	r2, #2
 8014478:	701a      	strb	r2, [r3, #0]
 801447a:	e033      	b.n	80144e4 <USBPD_DPM_InitCore+0x18c>
                                           &CAD_cbs,
                                           &DPM_Settings[_port_index],
                                           &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 801447c:	1dbb      	adds	r3, r7, #6
 801447e:	781a      	ldrb	r2, [r3, #0]
 8014480:	0013      	movs	r3, r2
 8014482:	005b      	lsls	r3, r3, #1
 8014484:	189b      	adds	r3, r3, r2
 8014486:	009b      	lsls	r3, r3, #2
 8014488:	4a1b      	ldr	r2, [pc, #108]	@ (80144f8 <USBPD_DPM_InitCore+0x1a0>)
 801448a:	1899      	adds	r1, r3, r2
 801448c:	1dbb      	adds	r3, r7, #6
 801448e:	781b      	ldrb	r3, [r3, #0]
 8014490:	009a      	lsls	r2, r3, #2
 8014492:	4b18      	ldr	r3, [pc, #96]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 8014494:	18d2      	adds	r2, r2, r3
 8014496:	1dfc      	adds	r4, r7, #7
 8014498:	4d19      	ldr	r5, [pc, #100]	@ (8014500 <USBPD_DPM_InitCore+0x1a8>)
 801449a:	1dbb      	adds	r3, r7, #6
 801449c:	7818      	ldrb	r0, [r3, #0]
 801449e:	002b      	movs	r3, r5
 80144a0:	f7eb ff10 	bl	80002c4 <USBPD_PE_Init>
 80144a4:	0003      	movs	r3, r0
 80144a6:	7023      	strb	r3, [r4, #0]
 80144a8:	1dfb      	adds	r3, r7, #7
 80144aa:	781b      	ldrb	r3, [r3, #0]
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d119      	bne.n	80144e4 <USBPD_DPM_InitCore+0x18c>
                                         &DPM_Params[_port_index], &dpmCallbacks));

    /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 80144b0:	1dbb      	adds	r3, r7, #6
 80144b2:	781b      	ldrb	r3, [r3, #0]
 80144b4:	4a0f      	ldr	r2, [pc, #60]	@ (80144f4 <USBPD_DPM_InitCore+0x19c>)
 80144b6:	009b      	lsls	r3, r3, #2
 80144b8:	18d3      	adds	r3, r2, r3
 80144ba:	785a      	ldrb	r2, [r3, #1]
 80144bc:	2108      	movs	r1, #8
 80144be:	430a      	orrs	r2, r1
 80144c0:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
    USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 80144c2:	1dbb      	adds	r3, r7, #6
 80144c4:	781b      	ldrb	r3, [r3, #0]
 80144c6:	2101      	movs	r1, #1
 80144c8:	0018      	movs	r0, r3
 80144ca:	f7eb fe4a 	bl	8000162 <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 80144ce:	1dbb      	adds	r3, r7, #6
 80144d0:	1dba      	adds	r2, r7, #6
 80144d2:	7812      	ldrb	r2, [r2, #0]
 80144d4:	3201      	adds	r2, #1
 80144d6:	701a      	strb	r2, [r3, #0]
 80144d8:	1dbb      	adds	r3, r7, #6
 80144da:	781b      	ldrb	r3, [r3, #0]
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d100      	bne.n	80144e2 <USBPD_DPM_InitCore+0x18a>
 80144e0:	e753      	b.n	801438a <USBPD_DPM_InitCore+0x32>

#ifdef _LOW_POWER
  USBPD_LOWPOWER_Init();
#endif /* _LOW_POWER */

error :
 80144e2:	46c0      	nop			@ (mov r8, r8)
  return _retr;
 80144e4:	1dfb      	adds	r3, r7, #7
 80144e6:	781b      	ldrb	r3, [r3, #0]
}
 80144e8:	0018      	movs	r0, r3
 80144ea:	46bd      	mov	sp, r7
 80144ec:	b002      	add	sp, #8
 80144ee:	bdb0      	pop	{r4, r5, r7, pc}
 80144f0:	30410000 	.word	0x30410000
 80144f4:	20005230 	.word	0x20005230
 80144f8:	200001ac 	.word	0x200001ac
 80144fc:	0801554c 	.word	0x0801554c
 8014500:	08015554 	.word	0x08015554

08014504 <USBPD_DPM_InitOS>:
/**
  * @brief  Initialize the OS parts (task, queue,... )
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitOS(void)
{
 8014504:	b590      	push	{r4, r7, lr}
 8014506:	b08d      	sub	sp, #52	@ 0x34
 8014508:	af00      	add	r7, sp, #0
  OS_INIT();
 801450a:	242f      	movs	r4, #47	@ 0x2f
 801450c:	193b      	adds	r3, r7, r4
 801450e:	2200      	movs	r2, #0
 8014510:	701a      	strb	r2, [r3, #0]
  {
    OS_CREATE_QUEUE(CADQueueId, "QCAD", USBPD_PORT_COUNT, OS_ELEMENT_SIZE);
 8014512:	2200      	movs	r2, #0
 8014514:	2102      	movs	r1, #2
 8014516:	2001      	movs	r0, #1
 8014518:	f7fa fa8e 	bl	800ea38 <osMessageQueueNew>
 801451c:	0002      	movs	r2, r0
 801451e:	4b32      	ldr	r3, [pc, #200]	@ (80145e8 <USBPD_DPM_InitOS+0xe4>)
 8014520:	601a      	str	r2, [r3, #0]
    OS_DEFINE_TASK(CAD, USBPD_CAD_Task, OS_CAD_PRIORITY, OS_CAD_STACK_SIZE, NULL);
    OS_CREATE_TASK(CADThread, CAD, USBPD_CAD_Task,  OS_CAD_PRIORITY, OS_CAD_STACK_SIZE, (int)NULL);
 8014522:	1d3b      	adds	r3, r7, #4
 8014524:	0018      	movs	r0, r3
 8014526:	2324      	movs	r3, #36	@ 0x24
 8014528:	001a      	movs	r2, r3
 801452a:	2100      	movs	r1, #0
 801452c:	f000 fe4e 	bl	80151cc <memset>
 8014530:	1d3b      	adds	r3, r7, #4
 8014532:	4a2e      	ldr	r2, [pc, #184]	@ (80145ec <USBPD_DPM_InitOS+0xe8>)
 8014534:	601a      	str	r2, [r3, #0]
 8014536:	1d3b      	adds	r3, r7, #4
 8014538:	2296      	movs	r2, #150	@ 0x96
 801453a:	00d2      	lsls	r2, r2, #3
 801453c:	615a      	str	r2, [r3, #20]
 801453e:	1d3b      	adds	r3, r7, #4
 8014540:	2230      	movs	r2, #48	@ 0x30
 8014542:	619a      	str	r2, [r3, #24]
 8014544:	1d3a      	adds	r2, r7, #4
 8014546:	4b2a      	ldr	r3, [pc, #168]	@ (80145f0 <USBPD_DPM_InitOS+0xec>)
 8014548:	2100      	movs	r1, #0
 801454a:	0018      	movs	r0, r3
 801454c:	f7fa f8a8 	bl	800e6a0 <osThreadNew>
 8014550:	0002      	movs	r2, r0
 8014552:	4b28      	ldr	r3, [pc, #160]	@ (80145f4 <USBPD_DPM_InitOS+0xf0>)
 8014554:	601a      	str	r2, [r3, #0]
 8014556:	4b27      	ldr	r3, [pc, #156]	@ (80145f4 <USBPD_DPM_InitOS+0xf0>)
 8014558:	681b      	ldr	r3, [r3, #0]
 801455a:	2b00      	cmp	r3, #0
 801455c:	d103      	bne.n	8014566 <USBPD_DPM_InitOS+0x62>
 801455e:	193b      	adds	r3, r7, r4
 8014560:	2202      	movs	r2, #2
 8014562:	701a      	strb	r2, [r3, #0]
 8014564:	e039      	b.n	80145da <USBPD_DPM_InitOS+0xd6>
  }

  /* Create the queue corresponding to PE task */
  for (uint32_t index = 0; index < USBPD_PORT_COUNT; index++)
 8014566:	2300      	movs	r3, #0
 8014568:	62bb      	str	r3, [r7, #40]	@ 0x28
 801456a:	e032      	b.n	80145d2 <USBPD_DPM_InitOS+0xce>
  {
    OS_CREATE_QUEUE(PEQueueId[index], "QPE", 1, OS_ELEMENT_SIZE);
 801456c:	2200      	movs	r2, #0
 801456e:	2102      	movs	r1, #2
 8014570:	2001      	movs	r0, #1
 8014572:	f7fa fa61 	bl	800ea38 <osMessageQueueNew>
 8014576:	0001      	movs	r1, r0
 8014578:	4b1f      	ldr	r3, [pc, #124]	@ (80145f8 <USBPD_DPM_InitOS+0xf4>)
 801457a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801457c:	0092      	lsls	r2, r2, #2
 801457e:	50d1      	str	r1, [r2, r3]

    if (index == USBPD_PORT_0)
 8014580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014582:	2b00      	cmp	r3, #0
 8014584:	d122      	bne.n	80145cc <USBPD_DPM_InitOS+0xc8>
    {
      /* Tasks definition */
      OS_DEFINE_TASK(PE_0, USBPD_PE_Task, OS_PE_PRIORITY,  OS_PE_STACK_SIZE,  USBPD_PORT_0);
      OS_CREATE_TASK(DPM_PEThreadId_Table[USBPD_PORT_0], PE_0, USBPD_PE_Task,
 8014586:	1d3b      	adds	r3, r7, #4
 8014588:	0018      	movs	r0, r3
 801458a:	2324      	movs	r3, #36	@ 0x24
 801458c:	001a      	movs	r2, r3
 801458e:	2100      	movs	r1, #0
 8014590:	f000 fe1c 	bl	80151cc <memset>
 8014594:	1d3b      	adds	r3, r7, #4
 8014596:	4a19      	ldr	r2, [pc, #100]	@ (80145fc <USBPD_DPM_InitOS+0xf8>)
 8014598:	601a      	str	r2, [r3, #0]
 801459a:	1d3b      	adds	r3, r7, #4
 801459c:	22af      	movs	r2, #175	@ 0xaf
 801459e:	00d2      	lsls	r2, r2, #3
 80145a0:	615a      	str	r2, [r3, #20]
 80145a2:	1d3b      	adds	r3, r7, #4
 80145a4:	2220      	movs	r2, #32
 80145a6:	619a      	str	r2, [r3, #24]
 80145a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80145aa:	1d3a      	adds	r2, r7, #4
 80145ac:	4b14      	ldr	r3, [pc, #80]	@ (8014600 <USBPD_DPM_InitOS+0xfc>)
 80145ae:	0018      	movs	r0, r3
 80145b0:	f7fa f876 	bl	800e6a0 <osThreadNew>
 80145b4:	0002      	movs	r2, r0
 80145b6:	4b13      	ldr	r3, [pc, #76]	@ (8014604 <USBPD_DPM_InitOS+0x100>)
 80145b8:	601a      	str	r2, [r3, #0]
 80145ba:	4b12      	ldr	r3, [pc, #72]	@ (8014604 <USBPD_DPM_InitOS+0x100>)
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d104      	bne.n	80145cc <USBPD_DPM_InitOS+0xc8>
 80145c2:	232f      	movs	r3, #47	@ 0x2f
 80145c4:	18fb      	adds	r3, r7, r3
 80145c6:	2202      	movs	r2, #2
 80145c8:	701a      	strb	r2, [r3, #0]
 80145ca:	e006      	b.n	80145da <USBPD_DPM_InitOS+0xd6>
  for (uint32_t index = 0; index < USBPD_PORT_COUNT; index++)
 80145cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145ce:	3301      	adds	r3, #1
 80145d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80145d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d0c9      	beq.n	801456c <USBPD_DPM_InitOS+0x68>
      OS_CREATE_TASK(DPM_PEThreadId_Table[USBPD_PORT_1], PE_1, USBPD_PE_Task,
                     OS_PE_PRIORITY, OS_PE_STACK_SIZE, (int)index);
    }
#endif /* USBPD_PORT_COUNT > 1*/
  }
error:
 80145d8:	46c0      	nop			@ (mov r8, r8)

  return _retr;
 80145da:	232f      	movs	r3, #47	@ 0x2f
 80145dc:	18fb      	adds	r3, r7, r3
 80145de:	781b      	ldrb	r3, [r3, #0]
}
 80145e0:	0018      	movs	r0, r3
 80145e2:	46bd      	mov	sp, r7
 80145e4:	b00d      	add	sp, #52	@ 0x34
 80145e6:	bd90      	pop	{r4, r7, pc}
 80145e8:	20005224 	.word	0x20005224
 80145ec:	08015370 	.word	0x08015370
 80145f0:	080146fd 	.word	0x080146fd
 80145f4:	20005228 	.word	0x20005228
 80145f8:	2000522c 	.word	0x2000522c
 80145fc:	08015374 	.word	0x08015374
 8014600:	08014699 	.word	0x08014699
 8014604:	20005220 	.word	0x20005220

08014608 <USBPD_DPM_TimerCounter>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
void USBPD_DPM_TimerCounter(void)
{
 8014608:	b580      	push	{r7, lr}
 801460a:	af00      	add	r7, sp, #0
  /* Call PE/PRL timers functions only if DPM is initialized */
  if (USBPD_TRUE == DPM_Params[USBPD_PORT_0].DPM_Initialized)
 801460c:	4b09      	ldr	r3, [pc, #36]	@ (8014634 <USBPD_DPM_TimerCounter+0x2c>)
 801460e:	785b      	ldrb	r3, [r3, #1]
 8014610:	2208      	movs	r2, #8
 8014612:	4013      	ands	r3, r2
 8014614:	b2db      	uxtb	r3, r3
 8014616:	2b00      	cmp	r3, #0
 8014618:	d008      	beq.n	801462c <USBPD_DPM_TimerCounter+0x24>
  {
    USBPD_DPM_UserTimerCounter(USBPD_PORT_0);
 801461a:	2000      	movs	r0, #0
 801461c:	f000 f9f9 	bl	8014a12 <USBPD_DPM_UserTimerCounter>
    USBPD_PE_TimerCounter(USBPD_PORT_0);
 8014620:	2000      	movs	r0, #0
 8014622:	f7eb feac 	bl	800037e <USBPD_PE_TimerCounter>
    USBPD_PRL_TimerCounter(USBPD_PORT_0);
 8014626:	2000      	movs	r0, #0
 8014628:	f7f0 fffe 	bl	8005628 <USBPD_PRL_TimerCounter>
    USBPD_PE_TimerCounter(USBPD_PORT_1);
    USBPD_PRL_TimerCounter(USBPD_PORT_1);
  }
#endif /* USBPD_PORT_COUNT == 2 */

}
 801462c:	46c0      	nop			@ (mov r8, r8)
 801462e:	46bd      	mov	sp, r7
 8014630:	bd80      	pop	{r7, pc}
 8014632:	46c0      	nop			@ (mov r8, r8)
 8014634:	20005230 	.word	0x20005230

08014638 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 8014638:	b580      	push	{r7, lr}
 801463a:	b084      	sub	sp, #16
 801463c:	af00      	add	r7, sp, #0
 801463e:	0002      	movs	r2, r0
 8014640:	1dfb      	adds	r3, r7, #7
 8014642:	701a      	strb	r2, [r3, #0]
  OS_PUT_MESSAGE_QUEUE(PEQueueId[PortNum], 0xFFFFU, 0U);
 8014644:	4b08      	ldr	r3, [pc, #32]	@ (8014668 <USBPD_PE_TaskWakeUp+0x30>)
 8014646:	60fb      	str	r3, [r7, #12]
 8014648:	1dfb      	adds	r3, r7, #7
 801464a:	781a      	ldrb	r2, [r3, #0]
 801464c:	4b07      	ldr	r3, [pc, #28]	@ (801466c <USBPD_PE_TaskWakeUp+0x34>)
 801464e:	0092      	lsls	r2, r2, #2
 8014650:	58d0      	ldr	r0, [r2, r3]
 8014652:	230c      	movs	r3, #12
 8014654:	18f9      	adds	r1, r7, r3
 8014656:	2300      	movs	r3, #0
 8014658:	2200      	movs	r2, #0
 801465a:	f7fa fa67 	bl	800eb2c <osMessageQueuePut>
}
 801465e:	46c0      	nop			@ (mov r8, r8)
 8014660:	46bd      	mov	sp, r7
 8014662:	b004      	add	sp, #16
 8014664:	bd80      	pop	{r7, pc}
 8014666:	46c0      	nop			@ (mov r8, r8)
 8014668:	0000ffff 	.word	0x0000ffff
 801466c:	2000522c 	.word	0x2000522c

08014670 <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 8014670:	b580      	push	{r7, lr}
 8014672:	b082      	sub	sp, #8
 8014674:	af00      	add	r7, sp, #0
  OS_PUT_MESSAGE_QUEUE(CADQueueId, 0xFFFF, 0);
 8014676:	4b06      	ldr	r3, [pc, #24]	@ (8014690 <USBPD_DPM_CADTaskWakeUp+0x20>)
 8014678:	607b      	str	r3, [r7, #4]
 801467a:	4b06      	ldr	r3, [pc, #24]	@ (8014694 <USBPD_DPM_CADTaskWakeUp+0x24>)
 801467c:	6818      	ldr	r0, [r3, #0]
 801467e:	1d39      	adds	r1, r7, #4
 8014680:	2300      	movs	r3, #0
 8014682:	2200      	movs	r2, #0
 8014684:	f7fa fa52 	bl	800eb2c <osMessageQueuePut>
}
 8014688:	46c0      	nop			@ (mov r8, r8)
 801468a:	46bd      	mov	sp, r7
 801468c:	b002      	add	sp, #8
 801468e:	bd80      	pop	{r7, pc}
 8014690:	0000ffff 	.word	0x0000ffff
 8014694:	20005224 	.word	0x20005224

08014698 <USBPD_PE_Task>:
  * @brief  Main task for PE layer
  * @param  argument Not used
  * @retval None
  */
DEF_TASK_FUNCTION(USBPD_PE_Task)
{
 8014698:	b590      	push	{r4, r7, lr}
 801469a:	b087      	sub	sp, #28
 801469c:	af00      	add	r7, sp, #0
 801469e:	6078      	str	r0, [r7, #4]
  uint8_t _port = (uint32_t)argument;
 80146a0:	687a      	ldr	r2, [r7, #4]
 80146a2:	2317      	movs	r3, #23
 80146a4:	18fb      	adds	r3, r7, r3
 80146a6:	701a      	strb	r2, [r3, #0]
  UTIL_LPM_SetOffMode(0 == _port ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

  for (;;)
  {
    if (DPM_Params[_port].PE_IsConnected == USBPD_FALSE)
 80146a8:	2317      	movs	r3, #23
 80146aa:	18fb      	adds	r3, r7, r3
 80146ac:	781b      	ldrb	r3, [r3, #0]
 80146ae:	4a11      	ldr	r2, [pc, #68]	@ (80146f4 <USBPD_PE_Task+0x5c>)
 80146b0:	009b      	lsls	r3, r3, #2
 80146b2:	18d3      	adds	r3, r2, r3
 80146b4:	785b      	ldrb	r3, [r3, #1]
 80146b6:	06db      	lsls	r3, r3, #27
 80146b8:	0fdb      	lsrs	r3, r3, #31
 80146ba:	b2db      	uxtb	r3, r3
 80146bc:	2b00      	cmp	r3, #0
 80146be:	d105      	bne.n	80146cc <USBPD_PE_Task+0x34>
    {
      /* if the port is no more connected, suspend the PE thread */
      OS_TASK_SUSPEND(OS_TASK_GETID());
 80146c0:	f7fa f884 	bl	800e7cc <osThreadGetId>
 80146c4:	0003      	movs	r3, r0
 80146c6:	0018      	movs	r0, r3
 80146c8:	f7fa f88c 	bl	800e7e4 <osThreadSuspend>
    }

    _timing = USBPD_PE_StateMachine_SNK(_port);
 80146cc:	2417      	movs	r4, #23
 80146ce:	193b      	adds	r3, r7, r4
 80146d0:	781b      	ldrb	r3, [r3, #0]
 80146d2:	0018      	movs	r0, r3
 80146d4:	f7ed fba8 	bl	8001e28 <USBPD_PE_StateMachine_SNK>
 80146d8:	0003      	movs	r3, r0
 80146da:	613b      	str	r3, [r7, #16]
 /* _DRP || ( _SRC && _SNK) */

    OS_GETMESSAGE_QUEUE(PEQueueId[_port], _timing);
 80146dc:	193b      	adds	r3, r7, r4
 80146de:	781a      	ldrb	r2, [r3, #0]
 80146e0:	4b05      	ldr	r3, [pc, #20]	@ (80146f8 <USBPD_PE_Task+0x60>)
 80146e2:	0092      	lsls	r2, r2, #2
 80146e4:	58d0      	ldr	r0, [r2, r3]
 80146e6:	693b      	ldr	r3, [r7, #16]
 80146e8:	220c      	movs	r2, #12
 80146ea:	18b9      	adds	r1, r7, r2
 80146ec:	2200      	movs	r2, #0
 80146ee:	f7fa fa79 	bl	800ebe4 <osMessageQueueGet>
    if (DPM_Params[_port].PE_IsConnected == USBPD_FALSE)
 80146f2:	e7d9      	b.n	80146a8 <USBPD_PE_Task+0x10>
 80146f4:	20005230 	.word	0x20005230
 80146f8:	2000522c 	.word	0x2000522c

080146fc <USBPD_CAD_Task>:
  * @brief  Main task for CAD layer
  * @param  argument Not used
  * @retval None
  */
DEF_TASK_FUNCTION(USBPD_CAD_Task)
{
 80146fc:	b580      	push	{r7, lr}
 80146fe:	b084      	sub	sp, #16
 8014700:	af00      	add	r7, sp, #0
 8014702:	6078      	str	r0, [r7, #4]
#ifdef _LOW_POWER
  UTIL_LPM_SetOffMode(LPM_CAD, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
  for (;;)
  {
    _timing = USBPD_CAD_Process();
 8014704:	f7eb fd34 	bl	8000170 <USBPD_CAD_Process>
 8014708:	0003      	movs	r3, r0
 801470a:	60fb      	str	r3, [r7, #12]
    OS_GETMESSAGE_QUEUE(CADQueueId, _timing);
 801470c:	4b04      	ldr	r3, [pc, #16]	@ (8014720 <USBPD_CAD_Task+0x24>)
 801470e:	6818      	ldr	r0, [r3, #0]
 8014710:	68fb      	ldr	r3, [r7, #12]
 8014712:	2208      	movs	r2, #8
 8014714:	18b9      	adds	r1, r7, r2
 8014716:	2200      	movs	r2, #0
 8014718:	f7fa fa64 	bl	800ebe4 <osMessageQueueGet>
    _timing = USBPD_CAD_Process();
 801471c:	46c0      	nop			@ (mov r8, r8)
 801471e:	e7f1      	b.n	8014704 <USBPD_CAD_Task+0x8>
 8014720:	20005224 	.word	0x20005224

08014724 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 8014724:	b580      	push	{r7, lr}
 8014726:	b084      	sub	sp, #16
 8014728:	af00      	add	r7, sp, #0
 801472a:	603a      	str	r2, [r7, #0]
 801472c:	1dfb      	adds	r3, r7, #7
 801472e:	1c02      	adds	r2, r0, #0
 8014730:	701a      	strb	r2, [r3, #0]
 8014732:	1dbb      	adds	r3, r7, #6
 8014734:	1c0a      	adds	r2, r1, #0
 8014736:	701a      	strb	r2, [r3, #0]
 /* _TRACE */
  (void)(Cc);
  switch (State)
 8014738:	1dbb      	adds	r3, r7, #6
 801473a:	781b      	ldrb	r3, [r3, #0]
 801473c:	2b04      	cmp	r3, #4
 801473e:	d009      	beq.n	8014754 <USBPD_DPM_CADCallback+0x30>
 8014740:	dd00      	ble.n	8014744 <USBPD_DPM_CADCallback+0x20>
 8014742:	e06f      	b.n	8014824 <USBPD_DPM_CADCallback+0x100>
 8014744:	2b03      	cmp	r3, #3
 8014746:	d01d      	beq.n	8014784 <USBPD_DPM_CADCallback+0x60>
 8014748:	dc6c      	bgt.n	8014824 <USBPD_DPM_CADCallback+0x100>
 801474a:	2b01      	cmp	r3, #1
 801474c:	d01a      	beq.n	8014784 <USBPD_DPM_CADCallback+0x60>
 801474e:	2b02      	cmp	r3, #2
 8014750:	d00c      	beq.n	801476c <USBPD_DPM_CADCallback+0x48>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
      break;
    }
    default :
      /* nothing to do */
      break;
 8014752:	e067      	b.n	8014824 <USBPD_DPM_CADCallback+0x100>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTEMC);
 8014754:	1dfb      	adds	r3, r7, #7
 8014756:	781b      	ldrb	r3, [r3, #0]
 8014758:	2104      	movs	r1, #4
 801475a:	0018      	movs	r0, r3
 801475c:	f000 f947 	bl	80149ee <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 8014760:	1dfb      	adds	r3, r7, #7
 8014762:	781b      	ldrb	r3, [r3, #0]
 8014764:	0018      	movs	r0, r3
 8014766:	f000 f867 	bl	8014838 <DPM_StartPETask>
      break;
 801476a:	e05c      	b.n	8014826 <USBPD_DPM_CADCallback+0x102>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTACHED);
 801476c:	1dfb      	adds	r3, r7, #7
 801476e:	781b      	ldrb	r3, [r3, #0]
 8014770:	2102      	movs	r1, #2
 8014772:	0018      	movs	r0, r3
 8014774:	f000 f93b 	bl	80149ee <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 8014778:	1dfb      	adds	r3, r7, #7
 801477a:	781b      	ldrb	r3, [r3, #0]
 801477c:	0018      	movs	r0, r3
 801477e:	f000 f85b 	bl	8014838 <DPM_StartPETask>
      break;
 8014782:	e050      	b.n	8014826 <USBPD_DPM_CADCallback+0x102>
      uint8_t _timeout = 0;
 8014784:	230f      	movs	r3, #15
 8014786:	18fb      	adds	r3, r7, r3
 8014788:	2200      	movs	r2, #0
 801478a:	701a      	strb	r2, [r3, #0]
      USBPD_PE_TaskWakeUp(PortNum);
 801478c:	1dfb      	adds	r3, r7, #7
 801478e:	781b      	ldrb	r3, [r3, #0]
 8014790:	0018      	movs	r0, r3
 8014792:	f7ff ff51 	bl	8014638 <USBPD_PE_TaskWakeUp>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 8014796:	e015      	b.n	80147c4 <USBPD_DPM_CADCallback+0xa0>
        (void)OS_DELAY(1);
 8014798:	2001      	movs	r0, #1
 801479a:	f7fa f931 	bl	800ea00 <osDelay>
        _timeout++;
 801479e:	210f      	movs	r1, #15
 80147a0:	187b      	adds	r3, r7, r1
 80147a2:	781a      	ldrb	r2, [r3, #0]
 80147a4:	187b      	adds	r3, r7, r1
 80147a6:	3201      	adds	r2, #1
 80147a8:	701a      	strb	r2, [r3, #0]
        if (_timeout > 30u)
 80147aa:	187b      	adds	r3, r7, r1
 80147ac:	781b      	ldrb	r3, [r3, #0]
 80147ae:	2b1e      	cmp	r3, #30
 80147b0:	d908      	bls.n	80147c4 <USBPD_DPM_CADCallback+0xa0>
          (void)OS_TASK_SUSPEND(DPM_PEThreadId_Table[PortNum]);
 80147b2:	1dfb      	adds	r3, r7, #7
 80147b4:	781a      	ldrb	r2, [r3, #0]
 80147b6:	4b1e      	ldr	r3, [pc, #120]	@ (8014830 <USBPD_DPM_CADCallback+0x10c>)
 80147b8:	0092      	lsls	r2, r2, #2
 80147ba:	58d3      	ldr	r3, [r2, r3]
 80147bc:	0018      	movs	r0, r3
 80147be:	f7fa f811 	bl	800e7e4 <osThreadSuspend>
          break;
 80147c2:	e00a      	b.n	80147da <USBPD_DPM_CADCallback+0xb6>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 80147c4:	1dfb      	adds	r3, r7, #7
 80147c6:	781a      	ldrb	r2, [r3, #0]
 80147c8:	4b19      	ldr	r3, [pc, #100]	@ (8014830 <USBPD_DPM_CADCallback+0x10c>)
 80147ca:	0092      	lsls	r2, r2, #2
 80147cc:	58d3      	ldr	r3, [r2, r3]
 80147ce:	0018      	movs	r0, r3
 80147d0:	f7fb fca6 	bl	8010120 <eTaskGetState>
 80147d4:	0003      	movs	r3, r0
 80147d6:	2b03      	cmp	r3, #3
 80147d8:	d1de      	bne.n	8014798 <USBPD_DPM_CADCallback+0x74>
      USBPD_PE_StateMachine_Stop(PortNum);
 80147da:	1dfb      	adds	r3, r7, #7
 80147dc:	781b      	ldrb	r3, [r3, #0]
 80147de:	0018      	movs	r0, r3
 80147e0:	f7eb fe3b 	bl	800045a <USBPD_PE_StateMachine_Stop>
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 80147e4:	1dfb      	adds	r3, r7, #7
 80147e6:	781a      	ldrb	r2, [r3, #0]
 80147e8:	4b12      	ldr	r3, [pc, #72]	@ (8014834 <USBPD_DPM_CADCallback+0x110>)
 80147ea:	0092      	lsls	r2, r2, #2
 80147ec:	5cd1      	ldrb	r1, [r2, r3]
 80147ee:	2010      	movs	r0, #16
 80147f0:	4381      	bics	r1, r0
 80147f2:	54d1      	strb	r1, [r2, r3]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 80147f4:	1dfb      	adds	r3, r7, #7
 80147f6:	781b      	ldrb	r3, [r3, #0]
 80147f8:	4a0e      	ldr	r2, [pc, #56]	@ (8014834 <USBPD_DPM_CADCallback+0x110>)
 80147fa:	009b      	lsls	r3, r3, #2
 80147fc:	18d3      	adds	r3, r2, r3
 80147fe:	785a      	ldrb	r2, [r3, #1]
 8014800:	2107      	movs	r1, #7
 8014802:	438a      	bics	r2, r1
 8014804:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 8014806:	1dbb      	adds	r3, r7, #6
 8014808:	781a      	ldrb	r2, [r3, #0]
 801480a:	1dfb      	adds	r3, r7, #7
 801480c:	781b      	ldrb	r3, [r3, #0]
 801480e:	0011      	movs	r1, r2
 8014810:	0018      	movs	r0, r3
 8014812:	f000 f8ec 	bl	80149ee <USBPD_DPM_UserCableDetection>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
 8014816:	1dfb      	adds	r3, r7, #7
 8014818:	781b      	ldrb	r3, [r3, #0]
 801481a:	2169      	movs	r1, #105	@ 0x69
 801481c:	0018      	movs	r0, r3
 801481e:	f000 f902 	bl	8014a26 <USBPD_DPM_Notification>
      break;
 8014822:	e000      	b.n	8014826 <USBPD_DPM_CADCallback+0x102>
      break;
 8014824:	46c0      	nop			@ (mov r8, r8)
  }
}
 8014826:	46c0      	nop			@ (mov r8, r8)
 8014828:	46bd      	mov	sp, r7
 801482a:	b004      	add	sp, #16
 801482c:	bd80      	pop	{r7, pc}
 801482e:	46c0      	nop			@ (mov r8, r8)
 8014830:	20005220 	.word	0x20005220
 8014834:	20005230 	.word	0x20005230

08014838 <DPM_StartPETask>:

static void DPM_StartPETask(uint8_t PortNum)
{
 8014838:	b580      	push	{r7, lr}
 801483a:	b082      	sub	sp, #8
 801483c:	af00      	add	r7, sp, #0
 801483e:	0002      	movs	r2, r0
 8014840:	1dfb      	adds	r3, r7, #7
 8014842:	701a      	strb	r2, [r3, #0]
  USBPD_PE_StateMachine_Reset(PortNum);
 8014844:	1dfb      	adds	r3, r7, #7
 8014846:	781b      	ldrb	r3, [r3, #0]
 8014848:	0018      	movs	r0, r3
 801484a:	f7eb fe00 	bl	800044e <USBPD_PE_StateMachine_Reset>
  /* Resume the PE task */
  switch (PortNum)
 801484e:	1dfb      	adds	r3, r7, #7
 8014850:	781b      	ldrb	r3, [r3, #0]
 8014852:	2b01      	cmp	r3, #1
 8014854:	d808      	bhi.n	8014868 <DPM_StartPETask+0x30>
  {
    case USBPD_PORT_0:
    case USBPD_PORT_1:
    {
      OS_TASK_RESUME(DPM_PEThreadId_Table[PortNum]);
 8014856:	1dfb      	adds	r3, r7, #7
 8014858:	781a      	ldrb	r2, [r3, #0]
 801485a:	4b0a      	ldr	r3, [pc, #40]	@ (8014884 <DPM_StartPETask+0x4c>)
 801485c:	0092      	lsls	r2, r2, #2
 801485e:	58d3      	ldr	r3, [r2, r3]
 8014860:	0018      	movs	r0, r3
 8014862:	f7f9 ffe1 	bl	800e828 <osThreadResume>
      break;
 8014866:	e002      	b.n	801486e <DPM_StartPETask+0x36>
    }
    default :
    {
      USBPD_DPM_ErrorHandler();
 8014868:	f000 f80e 	bl	8014888 <USBPD_DPM_ErrorHandler>
      break;
 801486c:	46c0      	nop			@ (mov r8, r8)
    }
  }
 /* _RTOS || THREADX */
  USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_START);
 801486e:	1dfb      	adds	r3, r7, #7
 8014870:	781b      	ldrb	r3, [r3, #0]
 8014872:	2168      	movs	r1, #104	@ 0x68
 8014874:	0018      	movs	r0, r3
 8014876:	f000 f8d6 	bl	8014a26 <USBPD_DPM_Notification>
}
 801487a:	46c0      	nop			@ (mov r8, r8)
 801487c:	46bd      	mov	sp, r7
 801487e:	b002      	add	sp, #8
 8014880:	bd80      	pop	{r7, pc}
 8014882:	46c0      	nop			@ (mov r8, r8)
 8014884:	20005220 	.word	0x20005220

08014888 <USBPD_DPM_ErrorHandler>:
 /* USBPDCORE_LIB_NO_PD */

__WEAK void USBPD_DPM_ErrorHandler(void)
{
 8014888:	b580      	push	{r7, lr}
 801488a:	af00      	add	r7, sp, #0
  /* This function is called to block application execution
     in case of an unexpected behavior
     another solution could be to reset application */
  while (1u == 1u) {};
 801488c:	46c0      	nop			@ (mov r8, r8)
 801488e:	e7fd      	b.n	801488c <USBPD_DPM_ErrorHandler+0x4>

08014890 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 8014890:	b580      	push	{r7, lr}
 8014892:	b084      	sub	sp, #16
 8014894:	af00      	add	r7, sp, #0
 8014896:	0002      	movs	r2, r0
 8014898:	1dfb      	adds	r3, r7, #7
 801489a:	701a      	strb	r2, [r3, #0]
 801489c:	1dbb      	adds	r3, r7, #6
 801489e:	1c0a      	adds	r2, r1, #0
 80148a0:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 80148a2:	230f      	movs	r3, #15
 80148a4:	18fb      	adds	r3, r7, r3
 80148a6:	2202      	movs	r2, #2
 80148a8:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 80148aa:	1dfb      	adds	r3, r7, #7
 80148ac:	781b      	ldrb	r3, [r3, #0]
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	d001      	beq.n	80148b6 <USBPD_PWR_IF_SupplyReady+0x26>
  {
    return USBPD_ERROR;
 80148b2:	2302      	movs	r3, #2
 80148b4:	e024      	b.n	8014900 <USBPD_PWR_IF_SupplyReady+0x70>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 80148b6:	1dfb      	adds	r3, r7, #7
 80148b8:	781b      	ldrb	r3, [r3, #0]
 80148ba:	2208      	movs	r2, #8
 80148bc:	18ba      	adds	r2, r7, r2
 80148be:	0011      	movs	r1, r2
 80148c0:	0018      	movs	r0, r3
 80148c2:	f000 fa00 	bl	8014cc6 <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 80148c6:	1dbb      	adds	r3, r7, #6
 80148c8:	781b      	ldrb	r3, [r3, #0]
 80148ca:	2b00      	cmp	r3, #0
 80148cc:	d10a      	bne.n	80148e4 <USBPD_PWR_IF_SupplyReady+0x54>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 80148ce:	68bb      	ldr	r3, [r7, #8]
 80148d0:	4a0d      	ldr	r2, [pc, #52]	@ (8014908 <USBPD_PWR_IF_SupplyReady+0x78>)
 80148d2:	4293      	cmp	r3, r2
 80148d4:	d801      	bhi.n	80148da <USBPD_PWR_IF_SupplyReady+0x4a>
 80148d6:	2200      	movs	r2, #0
 80148d8:	e000      	b.n	80148dc <USBPD_PWR_IF_SupplyReady+0x4c>
 80148da:	2202      	movs	r2, #2
 80148dc:	230f      	movs	r3, #15
 80148de:	18fb      	adds	r3, r7, r3
 80148e0:	701a      	strb	r2, [r3, #0]
 80148e2:	e00a      	b.n	80148fa <USBPD_PWR_IF_SupplyReady+0x6a>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 80148e4:	68ba      	ldr	r2, [r7, #8]
 80148e6:	23af      	movs	r3, #175	@ 0xaf
 80148e8:	011b      	lsls	r3, r3, #4
 80148ea:	429a      	cmp	r2, r3
 80148ec:	d901      	bls.n	80148f2 <USBPD_PWR_IF_SupplyReady+0x62>
 80148ee:	2200      	movs	r2, #0
 80148f0:	e000      	b.n	80148f4 <USBPD_PWR_IF_SupplyReady+0x64>
 80148f2:	2202      	movs	r2, #2
 80148f4:	230f      	movs	r3, #15
 80148f6:	18fb      	adds	r3, r7, r3
 80148f8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80148fa:	230f      	movs	r3, #15
 80148fc:	18fb      	adds	r3, r7, r3
 80148fe:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 8014900:	0018      	movs	r0, r3
 8014902:	46bd      	mov	sp, r7
 8014904:	b004      	add	sp, #16
 8014906:	bd80      	pop	{r7, pc}
 8014908:	000002ed 	.word	0x000002ed

0801490c <USBPD_PWR_IF_GetPortPDOs>:
  * @param  Ptr Pointer on address where PDO values should be written (u8 pointer)
  * @param  Size Pointer on nb of u32 written by PWR_IF (nb of PDOs)
  * @retval None
  */
void USBPD_PWR_IF_GetPortPDOs(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 801490c:	b580      	push	{r7, lr}
 801490e:	b084      	sub	sp, #16
 8014910:	af00      	add	r7, sp, #0
 8014912:	60ba      	str	r2, [r7, #8]
 8014914:	607b      	str	r3, [r7, #4]
 8014916:	230f      	movs	r3, #15
 8014918:	18fb      	adds	r3, r7, r3
 801491a:	1c02      	adds	r2, r0, #0
 801491c:	701a      	strb	r2, [r3, #0]
 801491e:	230e      	movs	r3, #14
 8014920:	18fb      	adds	r3, r7, r3
 8014922:	1c0a      	adds	r2, r1, #0
 8014924:	701a      	strb	r2, [r3, #0]
    {
      *Size = PORT0_NB_SINKPDO;
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	2201      	movs	r2, #1
 801492a:	601a      	str	r2, [r3, #0]
      memcpy(Ptr,PORT0_PDO_ListSNK, sizeof(uint32_t) * PORT0_NB_SINKPDO);
 801492c:	4904      	ldr	r1, [pc, #16]	@ (8014940 <USBPD_PWR_IF_GetPortPDOs+0x34>)
 801492e:	68bb      	ldr	r3, [r7, #8]
 8014930:	2204      	movs	r2, #4
 8014932:	0018      	movs	r0, r3
 8014934:	f000 fca0 	bl	8015278 <memcpy>
    }
/* USER CODE BEGIN USBPD_PWR_IF_GetPortPDOs */

/* USER CODE END USBPD_PWR_IF_GetPortPDOs */
}
 8014938:	46c0      	nop			@ (mov r8, r8)
 801493a:	46bd      	mov	sp, r7
 801493c:	b004      	add	sp, #16
 801493e:	bd80      	pop	{r7, pc}
 8014940:	2000020c 	.word	0x2000020c

08014944 <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 8014944:	b580      	push	{r7, lr}
 8014946:	b084      	sub	sp, #16
 8014948:	af00      	add	r7, sp, #0
 801494a:	0002      	movs	r2, r0
 801494c:	1dfb      	adds	r3, r7, #7
 801494e:	701a      	strb	r2, [r3, #0]
 8014950:	1dbb      	adds	r3, r7, #6
 8014952:	1c0a      	adds	r2, r1, #0
 8014954:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 8014956:	230f      	movs	r3, #15
 8014958:	18fb      	adds	r3, r7, r3
 801495a:	2200      	movs	r2, #0
 801495c:	701a      	strb	r2, [r3, #0]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 801495e:	1dfb      	adds	r3, r7, #7
 8014960:	781b      	ldrb	r3, [r3, #0]
 8014962:	0018      	movs	r0, r3
 8014964:	f7ff f9a0 	bl	8013ca8 <HW_IF_PWR_GetVoltage>
 8014968:	0003      	movs	r3, r0
 801496a:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 801496c:	1dbb      	adds	r3, r7, #6
 801496e:	781b      	ldrb	r3, [r3, #0]
 8014970:	2b02      	cmp	r3, #2
 8014972:	d018      	beq.n	80149a6 <USBPD_PWR_IF_GetVBUSStatus+0x62>
 8014974:	dc21      	bgt.n	80149ba <USBPD_PWR_IF_GetVBUSStatus+0x76>
 8014976:	2b00      	cmp	r3, #0
 8014978:	d002      	beq.n	8014980 <USBPD_PWR_IF_GetVBUSStatus+0x3c>
 801497a:	2b01      	cmp	r3, #1
 801497c:	d009      	beq.n	8014992 <USBPD_PWR_IF_GetVBUSStatus+0x4e>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 801497e:	e01c      	b.n	80149ba <USBPD_PWR_IF_GetVBUSStatus+0x76>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8014980:	68bb      	ldr	r3, [r7, #8]
 8014982:	4a15      	ldr	r2, [pc, #84]	@ (80149d8 <USBPD_PWR_IF_GetVBUSStatus+0x94>)
 8014984:	4293      	cmp	r3, r2
 8014986:	d81a      	bhi.n	80149be <USBPD_PWR_IF_GetVBUSStatus+0x7a>
 8014988:	230f      	movs	r3, #15
 801498a:	18fb      	adds	r3, r7, r3
 801498c:	2201      	movs	r2, #1
 801498e:	701a      	strb	r2, [r3, #0]
    break;
 8014990:	e015      	b.n	80149be <USBPD_PWR_IF_GetVBUSStatus+0x7a>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8014992:	68ba      	ldr	r2, [r7, #8]
 8014994:	23af      	movs	r3, #175	@ 0xaf
 8014996:	011b      	lsls	r3, r3, #4
 8014998:	429a      	cmp	r2, r3
 801499a:	d312      	bcc.n	80149c2 <USBPD_PWR_IF_GetVBUSStatus+0x7e>
 801499c:	230f      	movs	r3, #15
 801499e:	18fb      	adds	r3, r7, r3
 80149a0:	2201      	movs	r2, #1
 80149a2:	701a      	strb	r2, [r3, #0]
    break;
 80149a4:	e00d      	b.n	80149c2 <USBPD_PWR_IF_GetVBUSStatus+0x7e>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 80149a6:	68ba      	ldr	r2, [r7, #8]
 80149a8:	23af      	movs	r3, #175	@ 0xaf
 80149aa:	011b      	lsls	r3, r3, #4
 80149ac:	429a      	cmp	r2, r3
 80149ae:	d20a      	bcs.n	80149c6 <USBPD_PWR_IF_GetVBUSStatus+0x82>
 80149b0:	230f      	movs	r3, #15
 80149b2:	18fb      	adds	r3, r7, r3
 80149b4:	2201      	movs	r2, #1
 80149b6:	701a      	strb	r2, [r3, #0]
    break;
 80149b8:	e005      	b.n	80149c6 <USBPD_PWR_IF_GetVBUSStatus+0x82>
    break;
 80149ba:	46c0      	nop			@ (mov r8, r8)
 80149bc:	e004      	b.n	80149c8 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 80149be:	46c0      	nop			@ (mov r8, r8)
 80149c0:	e002      	b.n	80149c8 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 80149c2:	46c0      	nop			@ (mov r8, r8)
 80149c4:	e000      	b.n	80149c8 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 80149c6:	46c0      	nop			@ (mov r8, r8)
  }
  return _status;
 80149c8:	230f      	movs	r3, #15
 80149ca:	18fb      	adds	r3, r7, r3
 80149cc:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 80149ce:	0018      	movs	r0, r3
 80149d0:	46bd      	mov	sp, r7
 80149d2:	b004      	add	sp, #16
 80149d4:	bd80      	pop	{r7, pc}
 80149d6:	46c0      	nop			@ (mov r8, r8)
 80149d8:	000002ed 	.word	0x000002ed

080149dc <USBPD_DPM_UserInit>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_UserInit(void)
{
 80149dc:	b580      	push	{r7, lr}
 80149de:	af00      	add	r7, sp, #0
/* USER CODE BEGIN USBPD_DPM_UserInit */
	PUZ_USBPD_INIT(USBPD_PORT_COUNT);
 80149e0:	2001      	movs	r0, #1
 80149e2:	f7f2 fe83 	bl	80076ec <PUZ_USBPD_INIT>
  return USBPD_OK;
 80149e6:	2300      	movs	r3, #0
/* USER CODE END USBPD_DPM_UserInit */
}
 80149e8:	0018      	movs	r0, r3
 80149ea:	46bd      	mov	sp, r7
 80149ec:	bd80      	pop	{r7, pc}

080149ee <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 80149ee:	b580      	push	{r7, lr}
 80149f0:	b082      	sub	sp, #8
 80149f2:	af00      	add	r7, sp, #0
 80149f4:	0002      	movs	r2, r0
 80149f6:	1dfb      	adds	r3, r7, #7
 80149f8:	701a      	strb	r2, [r3, #0]
 80149fa:	1dbb      	adds	r3, r7, #6
 80149fc:	1c0a      	adds	r2, r1, #0
 80149fe:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_UserCableDetection */
	//DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_UserCableDetection");
	PUZ_USBPD_PlugDet(PortNum);
 8014a00:	1dfb      	adds	r3, r7, #7
 8014a02:	781b      	ldrb	r3, [r3, #0]
 8014a04:	0018      	movs	r0, r3
 8014a06:	f7f3 faef 	bl	8007fe8 <PUZ_USBPD_PlugDet>
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 8014a0a:	46c0      	nop			@ (mov r8, r8)
 8014a0c:	46bd      	mov	sp, r7
 8014a0e:	b002      	add	sp, #8
 8014a10:	bd80      	pop	{r7, pc}

08014a12 <USBPD_DPM_UserTimerCounter>:
  * @brief  function used to manage user timer.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_UserTimerCounter(uint8_t PortNum)
{
 8014a12:	b580      	push	{r7, lr}
 8014a14:	b082      	sub	sp, #8
 8014a16:	af00      	add	r7, sp, #0
 8014a18:	0002      	movs	r2, r0
 8014a1a:	1dfb      	adds	r3, r7, #7
 8014a1c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_UserTimerCounter */

/* USER CODE END USBPD_DPM_UserTimerCounter */
}
 8014a1e:	46c0      	nop			@ (mov r8, r8)
 8014a20:	46bd      	mov	sp, r7
 8014a22:	b002      	add	sp, #8
 8014a24:	bd80      	pop	{r7, pc}

08014a26 <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 8014a26:	b580      	push	{r7, lr}
 8014a28:	b082      	sub	sp, #8
 8014a2a:	af00      	add	r7, sp, #0
 8014a2c:	0002      	movs	r2, r0
 8014a2e:	1dfb      	adds	r3, r7, #7
 8014a30:	701a      	strb	r2, [r3, #0]
 8014a32:	1dbb      	adds	r3, r7, #6
 8014a34:	1c0a      	adds	r2, r1, #0
 8014a36:	701a      	strb	r2, [r3, #0]
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
      break;
 8014a38:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_Notification */
}
 8014a3a:	46c0      	nop			@ (mov r8, r8)
 8014a3c:	46bd      	mov	sp, r7
 8014a3e:	b002      	add	sp, #8
 8014a40:	bd80      	pop	{r7, pc}

08014a42 <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 8014a42:	b580      	push	{r7, lr}
 8014a44:	b082      	sub	sp, #8
 8014a46:	af00      	add	r7, sp, #0
 8014a48:	6039      	str	r1, [r7, #0]
 8014a4a:	0011      	movs	r1, r2
 8014a4c:	1dfb      	adds	r3, r7, #7
 8014a4e:	1c02      	adds	r2, r0, #0
 8014a50:	701a      	strb	r2, [r3, #0]
 8014a52:	1dbb      	adds	r3, r7, #6
 8014a54:	1c0a      	adds	r2, r1, #0
 8014a56:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
/* USER CODE END USBPD_DPM_HardReset */
}
 8014a58:	46c0      	nop			@ (mov r8, r8)
 8014a5a:	46bd      	mov	sp, r7
 8014a5c:	b002      	add	sp, #8
 8014a5e:	bd80      	pop	{r7, pc}

08014a60 <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 8014a60:	b5b0      	push	{r4, r5, r7, lr}
 8014a62:	b084      	sub	sp, #16
 8014a64:	af00      	add	r7, sp, #0
 8014a66:	60ba      	str	r2, [r7, #8]
 8014a68:	607b      	str	r3, [r7, #4]
 8014a6a:	250f      	movs	r5, #15
 8014a6c:	197b      	adds	r3, r7, r5
 8014a6e:	1c02      	adds	r2, r0, #0
 8014a70:	701a      	strb	r2, [r3, #0]
 8014a72:	200e      	movs	r0, #14
 8014a74:	183b      	adds	r3, r7, r0
 8014a76:	1c0a      	adds	r2, r1, #0
 8014a78:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_GetDataInfo */
  /* Check type of information targeted by request */
  switch(DataId)
 8014a7a:	0001      	movs	r1, r0
 8014a7c:	187b      	adds	r3, r7, r1
 8014a7e:	781b      	ldrb	r3, [r3, #0]
 8014a80:	2b01      	cmp	r3, #1
 8014a82:	d10e      	bne.n	8014aa2 <USBPD_DPM_GetDataInfo+0x42>
  {
  	  case USBPD_CORE_DATATYPE_SNK_PDO:           /*!< Handling of port Sink PDO, requested by get sink capa*/
  		  	  USBPD_PWR_IF_GetPortPDOs(PortNum, DataId, Ptr, Size);
 8014a84:	687c      	ldr	r4, [r7, #4]
 8014a86:	68ba      	ldr	r2, [r7, #8]
 8014a88:	187b      	adds	r3, r7, r1
 8014a8a:	7819      	ldrb	r1, [r3, #0]
 8014a8c:	197b      	adds	r3, r7, r5
 8014a8e:	7818      	ldrb	r0, [r3, #0]
 8014a90:	0023      	movs	r3, r4
 8014a92:	f7ff ff3b 	bl	801490c <USBPD_PWR_IF_GetPortPDOs>
  		  	  *Size *= 4;
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	681b      	ldr	r3, [r3, #0]
 8014a9a:	009a      	lsls	r2, r3, #2
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	601a      	str	r2, [r3, #0]
  		  break;
 8014aa0:	e000      	b.n	8014aa4 <USBPD_DPM_GetDataInfo+0x44>
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
    break;
 8014aa2:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 8014aa4:	46c0      	nop			@ (mov r8, r8)
 8014aa6:	46bd      	mov	sp, r7
 8014aa8:	b004      	add	sp, #16
 8014aaa:	bdb0      	pop	{r4, r5, r7, pc}

08014aac <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 8014aac:	b590      	push	{r4, r7, lr}
 8014aae:	b085      	sub	sp, #20
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	60ba      	str	r2, [r7, #8]
 8014ab4:	607b      	str	r3, [r7, #4]
 8014ab6:	240f      	movs	r4, #15
 8014ab8:	193b      	adds	r3, r7, r4
 8014aba:	1c02      	adds	r2, r0, #0
 8014abc:	701a      	strb	r2, [r3, #0]
 8014abe:	200e      	movs	r0, #14
 8014ac0:	183b      	adds	r3, r7, r0
 8014ac2:	1c0a      	adds	r2, r1, #0
 8014ac4:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SetDataInfo */
  /* Check type of information targeted by request */
  switch(DataId)
 8014ac6:	183b      	adds	r3, r7, r0
 8014ac8:	781b      	ldrb	r3, [r3, #0]
 8014aca:	2b04      	cmp	r3, #4
 8014acc:	d107      	bne.n	8014ade <USBPD_DPM_SetDataInfo+0x32>
  {
  	  case USBPD_CORE_DATATYPE_RCV_SRC_PDO :
  		  PUZ_USBPD_StorePDOs(PortNum, Ptr, Size);
 8014ace:	687a      	ldr	r2, [r7, #4]
 8014ad0:	68b9      	ldr	r1, [r7, #8]
 8014ad2:	193b      	adds	r3, r7, r4
 8014ad4:	781b      	ldrb	r3, [r3, #0]
 8014ad6:	0018      	movs	r0, r3
 8014ad8:	f7f2 ff02 	bl	80078e0 <PUZ_USBPD_StorePDOs>
        break;
 8014adc:	e000      	b.n	8014ae0 <USBPD_DPM_SetDataInfo+0x34>
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
    break;
 8014ade:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

}
 8014ae0:	46c0      	nop			@ (mov r8, r8)
 8014ae2:	46bd      	mov	sp, r7
 8014ae4:	b005      	add	sp, #20
 8014ae6:	bd90      	pop	{r4, r7, pc}

08014ae8 <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 8014ae8:	b590      	push	{r4, r7, lr}
 8014aea:	b085      	sub	sp, #20
 8014aec:	af00      	add	r7, sp, #0
 8014aee:	60b9      	str	r1, [r7, #8]
 8014af0:	607a      	str	r2, [r7, #4]
 8014af2:	240f      	movs	r4, #15
 8014af4:	193b      	adds	r3, r7, r4
 8014af6:	1c02      	adds	r2, r0, #0
 8014af8:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */
	PUZ_USBPD_SNK_Capability(PortNum, PtrRequestData, PtrPowerObjectType);
 8014afa:	687a      	ldr	r2, [r7, #4]
 8014afc:	68b9      	ldr	r1, [r7, #8]
 8014afe:	193b      	adds	r3, r7, r4
 8014b00:	781b      	ldrb	r3, [r3, #0]
 8014b02:	0018      	movs	r0, r3
 8014b04:	f7f2 ff30 	bl	8007968 <PUZ_USBPD_SNK_Capability>
  //DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SNK_EvaluateCapabilities");
/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 8014b08:	46c0      	nop			@ (mov r8, r8)
 8014b0a:	46bd      	mov	sp, r7
 8014b0c:	b005      	add	sp, #20
 8014b0e:	bd90      	pop	{r4, r7, pc}

08014b10 <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 8014b10:	b590      	push	{r4, r7, lr}
 8014b12:	b083      	sub	sp, #12
 8014b14:	af00      	add	r7, sp, #0
 8014b16:	0004      	movs	r4, r0
 8014b18:	0008      	movs	r0, r1
 8014b1a:	603a      	str	r2, [r7, #0]
 8014b1c:	0019      	movs	r1, r3
 8014b1e:	1dfb      	adds	r3, r7, #7
 8014b20:	1c22      	adds	r2, r4, #0
 8014b22:	701a      	strb	r2, [r3, #0]
 8014b24:	1dbb      	adds	r3, r7, #6
 8014b26:	1c02      	adds	r2, r0, #0
 8014b28:	701a      	strb	r2, [r3, #0]
 8014b2a:	1d3b      	adds	r3, r7, #4
 8014b2c:	1c0a      	adds	r2, r1, #0
 8014b2e:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 8014b30:	46c0      	nop			@ (mov r8, r8)
 8014b32:	46bd      	mov	sp, r7
 8014b34:	b003      	add	sp, #12
 8014b36:	bd90      	pop	{r4, r7, pc}

08014b38 <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 8014b38:	b580      	push	{r7, lr}
 8014b3a:	b082      	sub	sp, #8
 8014b3c:	af00      	add	r7, sp, #0
 8014b3e:	0002      	movs	r2, r0
 8014b40:	1dfb      	adds	r3, r7, #7
 8014b42:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 8014b44:	1dfb      	adds	r3, r7, #7
 8014b46:	781b      	ldrb	r3, [r3, #0]
 8014b48:	0018      	movs	r0, r3
 8014b4a:	f7eb fba7 	bl	800029c <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 8014b4e:	46c0      	nop			@ (mov r8, r8)
 8014b50:	46bd      	mov	sp, r7
 8014b52:	b002      	add	sp, #8
 8014b54:	bd80      	pop	{r7, pc}
	...

08014b58 <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 8014b58:	b580      	push	{r7, lr}
 8014b5a:	b084      	sub	sp, #16
 8014b5c:	af00      	add	r7, sp, #0
 8014b5e:	0002      	movs	r2, r0
 8014b60:	1dfb      	adds	r3, r7, #7
 8014b62:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 8014b64:	230f      	movs	r3, #15
 8014b66:	18fb      	adds	r3, r7, r3
 8014b68:	220c      	movs	r2, #12
 8014b6a:	701a      	strb	r2, [r3, #0]
  /* Sent NOT_SUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only */
  if ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DataSwap)
 8014b6c:	1dfb      	adds	r3, r7, #7
 8014b6e:	781a      	ldrb	r2, [r3, #0]
 8014b70:	4b2c      	ldr	r3, [pc, #176]	@ (8014c24 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014b72:	2154      	movs	r1, #84	@ 0x54
 8014b74:	434a      	muls	r2, r1
 8014b76:	5cd3      	ldrb	r3, [r2, r3]
 8014b78:	07db      	lsls	r3, r3, #31
 8014b7a:	0fdb      	lsrs	r3, r3, #31
 8014b7c:	b2db      	uxtb	r3, r3
 8014b7e:	2b00      	cmp	r3, #0
 8014b80:	d015      	beq.n	8014bae <USBPD_DPM_EvaluateDataRoleSwap+0x56>
    || ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP)
 8014b82:	1dfb      	adds	r3, r7, #7
 8014b84:	781a      	ldrb	r2, [r3, #0]
 8014b86:	4b27      	ldr	r3, [pc, #156]	@ (8014c24 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014b88:	2154      	movs	r1, #84	@ 0x54
 8014b8a:	434a      	muls	r2, r1
 8014b8c:	5cd3      	ldrb	r3, [r2, r3]
 8014b8e:	075b      	lsls	r3, r3, #29
 8014b90:	0fdb      	lsrs	r3, r3, #31
 8014b92:	b2db      	uxtb	r3, r3
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d10f      	bne.n	8014bb8 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
    && (USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP)))
 8014b98:	1dfb      	adds	r3, r7, #7
 8014b9a:	781a      	ldrb	r2, [r3, #0]
 8014b9c:	4b21      	ldr	r3, [pc, #132]	@ (8014c24 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014b9e:	2154      	movs	r1, #84	@ 0x54
 8014ba0:	434a      	muls	r2, r1
 8014ba2:	5cd3      	ldrb	r3, [r2, r3]
 8014ba4:	071b      	lsls	r3, r3, #28
 8014ba6:	0fdb      	lsrs	r3, r3, #31
 8014ba8:	b2db      	uxtb	r3, r3
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d104      	bne.n	8014bb8 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
  {
    status = USBPD_NOTSUPPORTED;
 8014bae:	230f      	movs	r3, #15
 8014bb0:	18fb      	adds	r3, r7, r3
 8014bb2:	2201      	movs	r2, #1
 8014bb4:	701a      	strb	r2, [r3, #0]
 8014bb6:	e02d      	b.n	8014c14 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
  }
  else
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 8014bb8:	1dfb      	adds	r3, r7, #7
 8014bba:	781a      	ldrb	r2, [r3, #0]
 8014bbc:	4b19      	ldr	r3, [pc, #100]	@ (8014c24 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014bbe:	2154      	movs	r1, #84	@ 0x54
 8014bc0:	434a      	muls	r2, r1
 8014bc2:	5cd3      	ldrb	r3, [r2, r3]
 8014bc4:	075b      	lsls	r3, r3, #29
 8014bc6:	0fdb      	lsrs	r3, r3, #31
 8014bc8:	b2db      	uxtb	r3, r3
 8014bca:	2b01      	cmp	r3, #1
 8014bcc:	d109      	bne.n	8014be2 <USBPD_DPM_EvaluateDataRoleSwap+0x8a>
 8014bce:	1dfb      	adds	r3, r7, #7
 8014bd0:	781a      	ldrb	r2, [r3, #0]
 8014bd2:	4b15      	ldr	r3, [pc, #84]	@ (8014c28 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 8014bd4:	0092      	lsls	r2, r2, #2
 8014bd6:	5cd3      	ldrb	r3, [r2, r3]
 8014bd8:	071b      	lsls	r3, r3, #28
 8014bda:	0fdb      	lsrs	r3, r3, #31
 8014bdc:	b2db      	uxtb	r3, r3
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d014      	beq.n	8014c0c <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 8014be2:	1dfb      	adds	r3, r7, #7
 8014be4:	781a      	ldrb	r2, [r3, #0]
 8014be6:	4b0f      	ldr	r3, [pc, #60]	@ (8014c24 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014be8:	2154      	movs	r1, #84	@ 0x54
 8014bea:	434a      	muls	r2, r1
 8014bec:	5cd3      	ldrb	r3, [r2, r3]
 8014bee:	071b      	lsls	r3, r3, #28
 8014bf0:	0fdb      	lsrs	r3, r3, #31
 8014bf2:	b2db      	uxtb	r3, r3
 8014bf4:	2b01      	cmp	r3, #1
 8014bf6:	d10d      	bne.n	8014c14 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
 8014bf8:	1dfb      	adds	r3, r7, #7
 8014bfa:	781a      	ldrb	r2, [r3, #0]
 8014bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8014c28 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 8014bfe:	0092      	lsls	r2, r2, #2
 8014c00:	5cd3      	ldrb	r3, [r2, r3]
 8014c02:	071b      	lsls	r3, r3, #28
 8014c04:	0fdb      	lsrs	r3, r3, #31
 8014c06:	b2db      	uxtb	r3, r3
 8014c08:	2b01      	cmp	r3, #1
 8014c0a:	d103      	bne.n	8014c14 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
    {
      status = USBPD_ACCEPT;
 8014c0c:	230f      	movs	r3, #15
 8014c0e:	18fb      	adds	r3, r7, r3
 8014c10:	220a      	movs	r2, #10
 8014c12:	701a      	strb	r2, [r3, #0]
    }
  }
  return status;
 8014c14:	230f      	movs	r3, #15
 8014c16:	18fb      	adds	r3, r7, r3
 8014c18:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 8014c1a:	0018      	movs	r0, r3
 8014c1c:	46bd      	mov	sp, r7
 8014c1e:	b004      	add	sp, #16
 8014c20:	bd80      	pop	{r7, pc}
 8014c22:	46c0      	nop			@ (mov r8, r8)
 8014c24:	200001b8 	.word	0x200001b8
 8014c28:	20005230 	.word	0x20005230

08014c2c <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 8014c2c:	b580      	push	{r7, lr}
 8014c2e:	b082      	sub	sp, #8
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	0002      	movs	r2, r0
 8014c34:	1dfb      	adds	r3, r7, #7
 8014c36:	701a      	strb	r2, [r3, #0]
 8014c38:	1dbb      	adds	r3, r7, #6
 8014c3a:	1c0a      	adds	r2, r1, #0
 8014c3c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 8014c3e:	1dbb      	adds	r3, r7, #6
 8014c40:	781a      	ldrb	r2, [r3, #0]
 8014c42:	1dfb      	adds	r3, r7, #7
 8014c44:	781b      	ldrb	r3, [r3, #0]
 8014c46:	0011      	movs	r1, r2
 8014c48:	0018      	movs	r0, r3
 8014c4a:	f7ff fe21 	bl	8014890 <USBPD_PWR_IF_SupplyReady>
 8014c4e:	0003      	movs	r3, r0
 8014c50:	425a      	negs	r2, r3
 8014c52:	4153      	adcs	r3, r2
 8014c54:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 8014c56:	0018      	movs	r0, r3
 8014c58:	46bd      	mov	sp, r7
 8014c5a:	b002      	add	sp, #8
 8014c5c:	bd80      	pop	{r7, pc}

08014c5e <BSP_USBPD_PWR_Init>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 8014c5e:	b580      	push	{r7, lr}
 8014c60:	b084      	sub	sp, #16
 8014c62:	af00      	add	r7, sp, #0
 8014c64:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8014c66:	2300      	movs	r3, #0
 8014c68:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	2b01      	cmp	r3, #1
 8014c6e:	d902      	bls.n	8014c76 <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014c70:	2302      	movs	r3, #2
 8014c72:	425b      	negs	r3, r3
 8014c74:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8014c76:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 8014c78:	0018      	movs	r0, r3
 8014c7a:	46bd      	mov	sp, r7
 8014c7c:	b004      	add	sp, #16
 8014c7e:	bd80      	pop	{r7, pc}

08014c80 <BSP_USBPD_PWR_VBUSInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 8014c80:	b580      	push	{r7, lr}
 8014c82:	b084      	sub	sp, #16
 8014c84:	af00      	add	r7, sp, #0
 8014c86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8014c88:	2300      	movs	r3, #0
 8014c8a:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	2b01      	cmp	r3, #1
 8014c90:	d902      	bls.n	8014c98 <BSP_USBPD_PWR_VBUSInit+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014c92:	2302      	movs	r3, #2
 8014c94:	425b      	negs	r3, r3
 8014c96:	60fb      	str	r3, [r7, #12]
      inside this function
    !!! */
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
  }

  return ret;
 8014c98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 8014c9a:	0018      	movs	r0, r3
 8014c9c:	46bd      	mov	sp, r7
 8014c9e:	b004      	add	sp, #16
 8014ca0:	bd80      	pop	{r7, pc}

08014ca2 <BSP_USBPD_PWR_VBUSDeInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 8014ca2:	b580      	push	{r7, lr}
 8014ca4:	b084      	sub	sp, #16
 8014ca6:	af00      	add	r7, sp, #0
 8014ca8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8014caa:	230b      	movs	r3, #11
 8014cac:	425b      	negs	r3, r3
 8014cae:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	2b01      	cmp	r3, #1
 8014cb4:	d902      	bls.n	8014cbc <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014cb6:	2302      	movs	r3, #2
 8014cb8:	425b      	negs	r3, r3
 8014cba:	60fb      	str	r3, [r7, #12]
  /* !!!
      BSP_PWR_VBUSDeInit is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSDeInit");
  return ret;
 8014cbc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 8014cbe:	0018      	movs	r0, r3
 8014cc0:	46bd      	mov	sp, r7
 8014cc2:	b004      	add	sp, #16
 8014cc4:	bd80      	pop	{r7, pc}

08014cc6 <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 8014cc6:	b580      	push	{r7, lr}
 8014cc8:	b082      	sub	sp, #8
 8014cca:	af00      	add	r7, sp, #0
 8014ccc:	6078      	str	r0, [r7, #4]
 8014cce:	6039      	str	r1, [r7, #0]
  /* !!!
      BSP_PWR_VBUSGetVoltage is obsolete. You may need to move your user code
      inside this function
   !!! */
  //PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetVoltage");
  return PUZ_USBPD_VBUSVOLT(Instance, pVoltage);
 8014cd0:	683a      	ldr	r2, [r7, #0]
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	0011      	movs	r1, r2
 8014cd6:	0018      	movs	r0, r3
 8014cd8:	f7f3 f86a 	bl	8007db0 <PUZ_USBPD_VBUSVOLT>
 8014cdc:	0003      	movs	r3, r0
  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 8014cde:	0018      	movs	r0, r3
 8014ce0:	46bd      	mov	sp, r7
 8014ce2:	b002      	add	sp, #8
 8014ce4:	bd80      	pop	{r7, pc}

08014ce6 <USBPD_VDM_DiscoverIdentity>:
  * @param  PortNum current port number
  * @param  pIdentity Pointer on @ref USBPD_DiscoveryIdentity_TypeDef structure
  * @retval USBPD status: @ref USBPD_ACK or @ref USBPD_BUSY
  */
static USBPD_StatusTypeDef USBPD_VDM_DiscoverIdentity(uint8_t PortNum, USBPD_DiscoveryIdentity_TypeDef *pIdentity)
{
 8014ce6:	b580      	push	{r7, lr}
 8014ce8:	b082      	sub	sp, #8
 8014cea:	af00      	add	r7, sp, #0
 8014cec:	0002      	movs	r2, r0
 8014cee:	6039      	str	r1, [r7, #0]
 8014cf0:	1dfb      	adds	r3, r7, #7
 8014cf2:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_DiscoverIdentity */
	return PUZ_USBPD_DiscID(PortNum, pIdentity);
 8014cf4:	683a      	ldr	r2, [r7, #0]
 8014cf6:	1dfb      	adds	r3, r7, #7
 8014cf8:	781b      	ldrb	r3, [r3, #0]
 8014cfa:	0011      	movs	r1, r2
 8014cfc:	0018      	movs	r0, r3
 8014cfe:	f7f3 f893 	bl	8007e28 <PUZ_USBPD_DiscID>
 8014d02:	0003      	movs	r3, r0
/* USER CODE END USBPD_VDM_DiscoverIdentity */
}
 8014d04:	0018      	movs	r0, r3
 8014d06:	46bd      	mov	sp, r7
 8014d08:	b002      	add	sp, #8
 8014d0a:	bd80      	pop	{r7, pc}

08014d0c <USBPD_VDM_DiscoverSVIDs>:
  * @param  p_SVID_Info Pointer on @ref USBPD_SVIDInfo_TypeDef structure
  * @param  pNbSVID     Pointer on number of SVID
  * @retval USBPD status  @ref USBPD_BUSY or @ref USBPD_ACK or @ref USBPD_NAK
  */
static USBPD_StatusTypeDef USBPD_VDM_DiscoverSVIDs(uint8_t PortNum, uint16_t **p_SVID_Info, uint8_t *pNbSVID)
{
 8014d0c:	b590      	push	{r4, r7, lr}
 8014d0e:	b085      	sub	sp, #20
 8014d10:	af00      	add	r7, sp, #0
 8014d12:	60b9      	str	r1, [r7, #8]
 8014d14:	607a      	str	r2, [r7, #4]
 8014d16:	240f      	movs	r4, #15
 8014d18:	193b      	adds	r3, r7, r4
 8014d1a:	1c02      	adds	r2, r0, #0
 8014d1c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_DiscoverSVIDs */
  return PUZ_USBPD_DiscSVIDs(PortNum, p_SVID_Info, pNbSVID);
 8014d1e:	687a      	ldr	r2, [r7, #4]
 8014d20:	68b9      	ldr	r1, [r7, #8]
 8014d22:	193b      	adds	r3, r7, r4
 8014d24:	781b      	ldrb	r3, [r3, #0]
 8014d26:	0018      	movs	r0, r3
 8014d28:	f7f3 f89c 	bl	8007e64 <PUZ_USBPD_DiscSVIDs>
 8014d2c:	0003      	movs	r3, r0
/* USER CODE END USBPD_VDM_DiscoverSVIDs */
}
 8014d2e:	0018      	movs	r0, r3
 8014d30:	46bd      	mov	sp, r7
 8014d32:	b005      	add	sp, #20
 8014d34:	bd90      	pop	{r4, r7, pc}

08014d36 <USBPD_VDM_DiscoverModes>:
  * @param  p_ModeTab    Pointer on the mode value
  * @param  NumberOfMode Number of mode available
  * @retval USBPD status
  */
static USBPD_StatusTypeDef USBPD_VDM_DiscoverModes(uint8_t PortNum, uint16_t SVID, uint32_t **p_ModeTab, uint8_t *NumberOfMode)
{
 8014d36:	b5b0      	push	{r4, r5, r7, lr}
 8014d38:	b084      	sub	sp, #16
 8014d3a:	af00      	add	r7, sp, #0
 8014d3c:	60ba      	str	r2, [r7, #8]
 8014d3e:	607b      	str	r3, [r7, #4]
 8014d40:	250f      	movs	r5, #15
 8014d42:	197b      	adds	r3, r7, r5
 8014d44:	1c02      	adds	r2, r0, #0
 8014d46:	701a      	strb	r2, [r3, #0]
 8014d48:	200c      	movs	r0, #12
 8014d4a:	183b      	adds	r3, r7, r0
 8014d4c:	1c0a      	adds	r2, r1, #0
 8014d4e:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_DiscoverModes */
  return PUZ_USBPD_DiscModes(PortNum, SVID, p_ModeTab, NumberOfMode);
 8014d50:	687c      	ldr	r4, [r7, #4]
 8014d52:	68ba      	ldr	r2, [r7, #8]
 8014d54:	183b      	adds	r3, r7, r0
 8014d56:	8819      	ldrh	r1, [r3, #0]
 8014d58:	197b      	adds	r3, r7, r5
 8014d5a:	7818      	ldrb	r0, [r3, #0]
 8014d5c:	0023      	movs	r3, r4
 8014d5e:	f7f3 f8a1 	bl	8007ea4 <PUZ_USBPD_DiscModes>
 8014d62:	0003      	movs	r3, r0
/* USER CODE END USBPD_VDM_DiscoverModes */
}
 8014d64:	0018      	movs	r0, r3
 8014d66:	46bd      	mov	sp, r7
 8014d68:	b004      	add	sp, #16
 8014d6a:	bdb0      	pop	{r4, r5, r7, pc}

08014d6c <USBPD_VDM_ModeEnter>:
  * @param  SVID      SVID value
  * @param  ModeIndex Index of the mode to be entered
  * @retval USBPD status @ref USBPD_ACK/@ref USBPD_NAK
  */
static USBPD_StatusTypeDef USBPD_VDM_ModeEnter(uint8_t PortNum, uint16_t SVID, uint32_t ModeIndex)
{
 8014d6c:	b580      	push	{r7, lr}
 8014d6e:	b082      	sub	sp, #8
 8014d70:	af00      	add	r7, sp, #0
 8014d72:	603a      	str	r2, [r7, #0]
 8014d74:	1dfb      	adds	r3, r7, #7
 8014d76:	1c02      	adds	r2, r0, #0
 8014d78:	701a      	strb	r2, [r3, #0]
 8014d7a:	1d3b      	adds	r3, r7, #4
 8014d7c:	1c0a      	adds	r2, r1, #0
 8014d7e:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_ModeEnter */
	  return PUZ_USBPD_ENTER( PortNum, SVID, ModeIndex);
 8014d80:	683a      	ldr	r2, [r7, #0]
 8014d82:	1d3b      	adds	r3, r7, #4
 8014d84:	8819      	ldrh	r1, [r3, #0]
 8014d86:	1dfb      	adds	r3, r7, #7
 8014d88:	781b      	ldrb	r3, [r3, #0]
 8014d8a:	0018      	movs	r0, r3
 8014d8c:	f7f3 f8f2 	bl	8007f74 <PUZ_USBPD_ENTER>
 8014d90:	0003      	movs	r3, r0
/* USER CODE END USBPD_VDM_ModeEnter */
}
 8014d92:	0018      	movs	r0, r3
 8014d94:	46bd      	mov	sp, r7
 8014d96:	b002      	add	sp, #8
 8014d98:	bd80      	pop	{r7, pc}

08014d9a <USBPD_VDM_ModeExit>:
  * @param  SVID      SVID value
  * @param  ModeIndex Index of the mode to be exited
  * @retval USBPD status @ref USBPD_ACK/@ref USBPD_NAK
  */
static USBPD_StatusTypeDef USBPD_VDM_ModeExit(uint8_t PortNum, uint16_t SVID, uint32_t ModeIndex)
{
 8014d9a:	b580      	push	{r7, lr}
 8014d9c:	b082      	sub	sp, #8
 8014d9e:	af00      	add	r7, sp, #0
 8014da0:	603a      	str	r2, [r7, #0]
 8014da2:	1dfb      	adds	r3, r7, #7
 8014da4:	1c02      	adds	r2, r0, #0
 8014da6:	701a      	strb	r2, [r3, #0]
 8014da8:	1d3b      	adds	r3, r7, #4
 8014daa:	1c0a      	adds	r2, r1, #0
 8014dac:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_ModeExit */
  return USBPD_ACK;
 8014dae:	230f      	movs	r3, #15
/* USER CODE END USBPD_VDM_ModeExit */
}
 8014db0:	0018      	movs	r0, r3
 8014db2:	46bd      	mov	sp, r7
 8014db4:	b002      	add	sp, #8
 8014db6:	bd80      	pop	{r7, pc}

08014db8 <USBPD_VDM_SendAttention>:
  * @param  pNbData    Pointer of number of VDO to send
  * @param  pVDO       Pointer of VDO to send
  * @retval None
  */
static void USBPD_VDM_SendAttention(uint8_t PortNum, uint8_t *pNbData, uint32_t *pVDO)
{
 8014db8:	b580      	push	{r7, lr}
 8014dba:	b084      	sub	sp, #16
 8014dbc:	af00      	add	r7, sp, #0
 8014dbe:	60b9      	str	r1, [r7, #8]
 8014dc0:	607a      	str	r2, [r7, #4]
 8014dc2:	230f      	movs	r3, #15
 8014dc4:	18fb      	adds	r3, r7, r3
 8014dc6:	1c02      	adds	r2, r0, #0
 8014dc8:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_SendAttention */

/* USER CODE END USBPD_VDM_SendAttention */
}
 8014dca:	46c0      	nop			@ (mov r8, r8)
 8014dcc:	46bd      	mov	sp, r7
 8014dce:	b004      	add	sp, #16
 8014dd0:	bd80      	pop	{r7, pc}

08014dd2 <USBPD_VDM_ReceiveAttention>:
  * @param  NbData    Number of received VDO
  * @param  VDO       Received VDO
  * @retval None
  */
static void USBPD_VDM_ReceiveAttention(uint8_t PortNum, uint8_t NbData, uint32_t VDO)
{
 8014dd2:	b580      	push	{r7, lr}
 8014dd4:	b082      	sub	sp, #8
 8014dd6:	af00      	add	r7, sp, #0
 8014dd8:	603a      	str	r2, [r7, #0]
 8014dda:	1dfb      	adds	r3, r7, #7
 8014ddc:	1c02      	adds	r2, r0, #0
 8014dde:	701a      	strb	r2, [r3, #0]
 8014de0:	1dbb      	adds	r3, r7, #6
 8014de2:	1c0a      	adds	r2, r1, #0
 8014de4:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_ReceiveAttention */

/* USER CODE END USBPD_VDM_ReceiveAttention */
}
 8014de6:	46c0      	nop			@ (mov r8, r8)
 8014de8:	46bd      	mov	sp, r7
 8014dea:	b002      	add	sp, #8
 8014dec:	bd80      	pop	{r7, pc}

08014dee <USBPD_VDM_ReceiveSpecific>:
  * @param  pNbData     Pointer of number of received VDO and used for the answer
  * @param  pVDO        Pointer of received VDO and use for the answer
  * @retval USBPD Status
  */
static USBPD_StatusTypeDef USBPD_VDM_ReceiveSpecific(uint8_t PortNum, USBPD_VDM_Command_Typedef VDMCommand, uint8_t *pNbData, uint32_t *pVDO)
{
 8014dee:	b5b0      	push	{r4, r5, r7, lr}
 8014df0:	b084      	sub	sp, #16
 8014df2:	af00      	add	r7, sp, #0
 8014df4:	60b9      	str	r1, [r7, #8]
 8014df6:	607a      	str	r2, [r7, #4]
 8014df8:	603b      	str	r3, [r7, #0]
 8014dfa:	250f      	movs	r5, #15
 8014dfc:	197b      	adds	r3, r7, r5
 8014dfe:	1c02      	adds	r2, r0, #0
 8014e00:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_ReceiveSpecific */

  return PUZ_USBPD_Specifics(PortNum, VDMCommand, pNbData, pVDO);
 8014e02:	683c      	ldr	r4, [r7, #0]
 8014e04:	687a      	ldr	r2, [r7, #4]
 8014e06:	68b9      	ldr	r1, [r7, #8]
 8014e08:	197b      	adds	r3, r7, r5
 8014e0a:	7818      	ldrb	r0, [r3, #0]
 8014e0c:	0023      	movs	r3, r4
 8014e0e:	f7f3 f873 	bl	8007ef8 <PUZ_USBPD_Specifics>
 8014e12:	0003      	movs	r3, r0
/* USER CODE END USBPD_VDM_ReceiveSpecific */
}
 8014e14:	0018      	movs	r0, r3
 8014e16:	46bd      	mov	sp, r7
 8014e18:	b004      	add	sp, #16
 8014e1a:	bdb0      	pop	{r4, r5, r7, pc}

08014e1c <USBPD_VDM_InformIdentity>:
  * @param  CommandStatus Command status based on @ref USBPD_VDM_CommandType_Typedef
  * @param  pIdentity     Pointer on the discovery identity information based on @ref USBPD_DiscoveryIdentity_TypeDef
  * @retval None
*/
static void USBPD_VDM_InformIdentity(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType, USBPD_VDM_CommandType_Typedef CommandStatus, USBPD_DiscoveryIdentity_TypeDef *pIdentity)
{
 8014e1c:	b580      	push	{r7, lr}
 8014e1e:	b084      	sub	sp, #16
 8014e20:	af00      	add	r7, sp, #0
 8014e22:	60ba      	str	r2, [r7, #8]
 8014e24:	607b      	str	r3, [r7, #4]
 8014e26:	230f      	movs	r3, #15
 8014e28:	18fb      	adds	r3, r7, r3
 8014e2a:	1c02      	adds	r2, r0, #0
 8014e2c:	701a      	strb	r2, [r3, #0]
 8014e2e:	230e      	movs	r3, #14
 8014e30:	18fb      	adds	r3, r7, r3
 8014e32:	1c0a      	adds	r2, r1, #0
 8014e34:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_InformIdentity */
  switch(CommandStatus)
 8014e36:	68bb      	ldr	r3, [r7, #8]
 8014e38:	2b03      	cmp	r3, #3
 8014e3a:	d009      	beq.n	8014e50 <USBPD_VDM_InformIdentity+0x34>
 8014e3c:	68bb      	ldr	r3, [r7, #8]
 8014e3e:	2b03      	cmp	r3, #3
 8014e40:	d808      	bhi.n	8014e54 <USBPD_VDM_InformIdentity+0x38>
 8014e42:	68bb      	ldr	r3, [r7, #8]
 8014e44:	2b01      	cmp	r3, #1
 8014e46:	d007      	beq.n	8014e58 <USBPD_VDM_InformIdentity+0x3c>
 8014e48:	68bb      	ldr	r3, [r7, #8]
 8014e4a:	2b02      	cmp	r3, #2
 8014e4c:	d006      	beq.n	8014e5c <USBPD_VDM_InformIdentity+0x40>
  case SVDM_RESPONDER_NAK :
    break;
  case SVDM_RESPONDER_BUSY :
    break;
  default :
    break;
 8014e4e:	e001      	b.n	8014e54 <USBPD_VDM_InformIdentity+0x38>
    break;
 8014e50:	46c0      	nop			@ (mov r8, r8)
 8014e52:	e004      	b.n	8014e5e <USBPD_VDM_InformIdentity+0x42>
    break;
 8014e54:	46c0      	nop			@ (mov r8, r8)
 8014e56:	e002      	b.n	8014e5e <USBPD_VDM_InformIdentity+0x42>
    break;
 8014e58:	46c0      	nop			@ (mov r8, r8)
 8014e5a:	e000      	b.n	8014e5e <USBPD_VDM_InformIdentity+0x42>
    break;
 8014e5c:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_VDM_InformIdentity */
}
 8014e5e:	46c0      	nop			@ (mov r8, r8)
 8014e60:	46bd      	mov	sp, r7
 8014e62:	b004      	add	sp, #16
 8014e64:	bd80      	pop	{r7, pc}

08014e66 <USBPD_VDM_InformSVID>:
  * @param  CommandStatus Command status based on @ref USBPD_VDM_CommandType_Typedef
  * @param  pListSVID     Pointer of list of SVID based on @ref USBPD_SVIDInfo_TypeDef
  * @retval None
  */
static void USBPD_VDM_InformSVID(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType, USBPD_VDM_CommandType_Typedef CommandStatus, USBPD_SVIDInfo_TypeDef *pListSVID)
{
 8014e66:	b580      	push	{r7, lr}
 8014e68:	b084      	sub	sp, #16
 8014e6a:	af00      	add	r7, sp, #0
 8014e6c:	60ba      	str	r2, [r7, #8]
 8014e6e:	607b      	str	r3, [r7, #4]
 8014e70:	230f      	movs	r3, #15
 8014e72:	18fb      	adds	r3, r7, r3
 8014e74:	1c02      	adds	r2, r0, #0
 8014e76:	701a      	strb	r2, [r3, #0]
 8014e78:	230e      	movs	r3, #14
 8014e7a:	18fb      	adds	r3, r7, r3
 8014e7c:	1c0a      	adds	r2, r1, #0
 8014e7e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_InformSVID */
  switch(CommandStatus)
 8014e80:	68bb      	ldr	r3, [r7, #8]
 8014e82:	2b03      	cmp	r3, #3
 8014e84:	d009      	beq.n	8014e9a <USBPD_VDM_InformSVID+0x34>
 8014e86:	68bb      	ldr	r3, [r7, #8]
 8014e88:	2b03      	cmp	r3, #3
 8014e8a:	d808      	bhi.n	8014e9e <USBPD_VDM_InformSVID+0x38>
 8014e8c:	68bb      	ldr	r3, [r7, #8]
 8014e8e:	2b01      	cmp	r3, #1
 8014e90:	d007      	beq.n	8014ea2 <USBPD_VDM_InformSVID+0x3c>
 8014e92:	68bb      	ldr	r3, [r7, #8]
 8014e94:	2b02      	cmp	r3, #2
 8014e96:	d006      	beq.n	8014ea6 <USBPD_VDM_InformSVID+0x40>
  case SVDM_RESPONDER_NAK :
    break;
  case SVDM_RESPONDER_BUSY :
    break;
  default :
      break;
 8014e98:	e001      	b.n	8014e9e <USBPD_VDM_InformSVID+0x38>
    break;
 8014e9a:	46c0      	nop			@ (mov r8, r8)
 8014e9c:	e004      	b.n	8014ea8 <USBPD_VDM_InformSVID+0x42>
      break;
 8014e9e:	46c0      	nop			@ (mov r8, r8)
 8014ea0:	e002      	b.n	8014ea8 <USBPD_VDM_InformSVID+0x42>
    break;
 8014ea2:	46c0      	nop			@ (mov r8, r8)
 8014ea4:	e000      	b.n	8014ea8 <USBPD_VDM_InformSVID+0x42>
    break;
 8014ea6:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_VDM_InformSVID */
}
 8014ea8:	46c0      	nop			@ (mov r8, r8)
 8014eaa:	46bd      	mov	sp, r7
 8014eac:	b004      	add	sp, #16
 8014eae:	bd80      	pop	{r7, pc}

08014eb0 <USBPD_VDM_InformMode>:
  * @param  CommandStatus   Command status based on @ref USBPD_VDM_CommandType_Typedef
  * @param  pModesInfo      Pointer of Modes info based on @ref USBPD_ModeInfo_TypeDef
  * @retval None
  */
static void USBPD_VDM_InformMode(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType, USBPD_VDM_CommandType_Typedef CommandStatus, USBPD_ModeInfo_TypeDef *pModesInfo)
{
 8014eb0:	b580      	push	{r7, lr}
 8014eb2:	b084      	sub	sp, #16
 8014eb4:	af00      	add	r7, sp, #0
 8014eb6:	60ba      	str	r2, [r7, #8]
 8014eb8:	607b      	str	r3, [r7, #4]
 8014eba:	230f      	movs	r3, #15
 8014ebc:	18fb      	adds	r3, r7, r3
 8014ebe:	1c02      	adds	r2, r0, #0
 8014ec0:	701a      	strb	r2, [r3, #0]
 8014ec2:	230e      	movs	r3, #14
 8014ec4:	18fb      	adds	r3, r7, r3
 8014ec6:	1c0a      	adds	r2, r1, #0
 8014ec8:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_InformMode */
  switch(CommandStatus)
 8014eca:	68bb      	ldr	r3, [r7, #8]
 8014ecc:	2b03      	cmp	r3, #3
 8014ece:	d009      	beq.n	8014ee4 <USBPD_VDM_InformMode+0x34>
 8014ed0:	68bb      	ldr	r3, [r7, #8]
 8014ed2:	2b03      	cmp	r3, #3
 8014ed4:	d808      	bhi.n	8014ee8 <USBPD_VDM_InformMode+0x38>
 8014ed6:	68bb      	ldr	r3, [r7, #8]
 8014ed8:	2b01      	cmp	r3, #1
 8014eda:	d007      	beq.n	8014eec <USBPD_VDM_InformMode+0x3c>
 8014edc:	68bb      	ldr	r3, [r7, #8]
 8014ede:	2b02      	cmp	r3, #2
 8014ee0:	d006      	beq.n	8014ef0 <USBPD_VDM_InformMode+0x40>
  case SVDM_RESPONDER_NAK :
    break;
  case SVDM_RESPONDER_BUSY :
    break;
  default :
    break;
 8014ee2:	e001      	b.n	8014ee8 <USBPD_VDM_InformMode+0x38>
    break;
 8014ee4:	46c0      	nop			@ (mov r8, r8)
 8014ee6:	e004      	b.n	8014ef2 <USBPD_VDM_InformMode+0x42>
    break;
 8014ee8:	46c0      	nop			@ (mov r8, r8)
 8014eea:	e002      	b.n	8014ef2 <USBPD_VDM_InformMode+0x42>
    break;
 8014eec:	46c0      	nop			@ (mov r8, r8)
 8014eee:	e000      	b.n	8014ef2 <USBPD_VDM_InformMode+0x42>
    break;
 8014ef0:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_VDM_InformMode */
}
 8014ef2:	46c0      	nop			@ (mov r8, r8)
 8014ef4:	46bd      	mov	sp, r7
 8014ef6:	b004      	add	sp, #16
 8014ef8:	bd80      	pop	{r7, pc}

08014efa <USBPD_VDM_InformModeEnter>:
  * @param  SVID      SVID ID
  * @param  ModeIndex Index of the mode to be entered
  * @retval None
  */
static void USBPD_VDM_InformModeEnter(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType, USBPD_VDM_CommandType_Typedef CommandStatus, uint16_t SVID, uint32_t ModeIndex)
{
 8014efa:	b590      	push	{r4, r7, lr}
 8014efc:	b083      	sub	sp, #12
 8014efe:	af00      	add	r7, sp, #0
 8014f00:	0004      	movs	r4, r0
 8014f02:	0008      	movs	r0, r1
 8014f04:	603a      	str	r2, [r7, #0]
 8014f06:	0019      	movs	r1, r3
 8014f08:	1dfb      	adds	r3, r7, #7
 8014f0a:	1c22      	adds	r2, r4, #0
 8014f0c:	701a      	strb	r2, [r3, #0]
 8014f0e:	1dbb      	adds	r3, r7, #6
 8014f10:	1c02      	adds	r2, r0, #0
 8014f12:	701a      	strb	r2, [r3, #0]
 8014f14:	1d3b      	adds	r3, r7, #4
 8014f16:	1c0a      	adds	r2, r1, #0
 8014f18:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_InformModeEnter */
  switch(CommandStatus)
 8014f1a:	683b      	ldr	r3, [r7, #0]
 8014f1c:	2b03      	cmp	r3, #3
 8014f1e:	d009      	beq.n	8014f34 <USBPD_VDM_InformModeEnter+0x3a>
 8014f20:	683b      	ldr	r3, [r7, #0]
 8014f22:	2b03      	cmp	r3, #3
 8014f24:	d808      	bhi.n	8014f38 <USBPD_VDM_InformModeEnter+0x3e>
 8014f26:	683b      	ldr	r3, [r7, #0]
 8014f28:	2b01      	cmp	r3, #1
 8014f2a:	d007      	beq.n	8014f3c <USBPD_VDM_InformModeEnter+0x42>
 8014f2c:	683b      	ldr	r3, [r7, #0]
 8014f2e:	2b02      	cmp	r3, #2
 8014f30:	d006      	beq.n	8014f40 <USBPD_VDM_InformModeEnter+0x46>
    break;
  case SVDM_RESPONDER_BUSY :
    /* retry in 50ms */
    break;
  default :
    break;
 8014f32:	e001      	b.n	8014f38 <USBPD_VDM_InformModeEnter+0x3e>
    break;
 8014f34:	46c0      	nop			@ (mov r8, r8)
 8014f36:	e004      	b.n	8014f42 <USBPD_VDM_InformModeEnter+0x48>
    break;
 8014f38:	46c0      	nop			@ (mov r8, r8)
 8014f3a:	e002      	b.n	8014f42 <USBPD_VDM_InformModeEnter+0x48>
    break;
 8014f3c:	46c0      	nop			@ (mov r8, r8)
 8014f3e:	e000      	b.n	8014f42 <USBPD_VDM_InformModeEnter+0x48>
    break;
 8014f40:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_VDM_InformModeEnter */
}
 8014f42:	46c0      	nop			@ (mov r8, r8)
 8014f44:	46bd      	mov	sp, r7
 8014f46:	b003      	add	sp, #12
 8014f48:	bd90      	pop	{r4, r7, pc}

08014f4a <USBPD_VDM_InformModeExit>:
  * @param  SVID      SVID ID
  * @param  ModeIndex Index of the mode to be entered
  * @retval None
  */
static void USBPD_VDM_InformModeExit(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType, USBPD_VDM_CommandType_Typedef CommandStatus, uint16_t SVID, uint32_t ModeIndex)
{
 8014f4a:	b590      	push	{r4, r7, lr}
 8014f4c:	b083      	sub	sp, #12
 8014f4e:	af00      	add	r7, sp, #0
 8014f50:	0004      	movs	r4, r0
 8014f52:	0008      	movs	r0, r1
 8014f54:	603a      	str	r2, [r7, #0]
 8014f56:	0019      	movs	r1, r3
 8014f58:	1dfb      	adds	r3, r7, #7
 8014f5a:	1c22      	adds	r2, r4, #0
 8014f5c:	701a      	strb	r2, [r3, #0]
 8014f5e:	1dbb      	adds	r3, r7, #6
 8014f60:	1c02      	adds	r2, r0, #0
 8014f62:	701a      	strb	r2, [r3, #0]
 8014f64:	1d3b      	adds	r3, r7, #4
 8014f66:	1c0a      	adds	r2, r1, #0
 8014f68:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_InformModeExit */
  switch(CommandStatus)
 8014f6a:	683b      	ldr	r3, [r7, #0]
 8014f6c:	2b03      	cmp	r3, #3
 8014f6e:	d009      	beq.n	8014f84 <USBPD_VDM_InformModeExit+0x3a>
 8014f70:	683b      	ldr	r3, [r7, #0]
 8014f72:	2b03      	cmp	r3, #3
 8014f74:	d808      	bhi.n	8014f88 <USBPD_VDM_InformModeExit+0x3e>
 8014f76:	683b      	ldr	r3, [r7, #0]
 8014f78:	2b01      	cmp	r3, #1
 8014f7a:	d007      	beq.n	8014f8c <USBPD_VDM_InformModeExit+0x42>
 8014f7c:	683b      	ldr	r3, [r7, #0]
 8014f7e:	2b02      	cmp	r3, #2
 8014f80:	d006      	beq.n	8014f90 <USBPD_VDM_InformModeExit+0x46>
    break;
  case SVDM_RESPONDER_BUSY :
    /* retry in 50ms */
    break;
  default :
    break;
 8014f82:	e001      	b.n	8014f88 <USBPD_VDM_InformModeExit+0x3e>
    break;
 8014f84:	46c0      	nop			@ (mov r8, r8)
 8014f86:	e004      	b.n	8014f92 <USBPD_VDM_InformModeExit+0x48>
    break;
 8014f88:	46c0      	nop			@ (mov r8, r8)
 8014f8a:	e002      	b.n	8014f92 <USBPD_VDM_InformModeExit+0x48>
    break;
 8014f8c:	46c0      	nop			@ (mov r8, r8)
 8014f8e:	e000      	b.n	8014f92 <USBPD_VDM_InformModeExit+0x48>
    break;
 8014f90:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_VDM_InformModeExit */
}
 8014f92:	46c0      	nop			@ (mov r8, r8)
 8014f94:	46bd      	mov	sp, r7
 8014f96:	b003      	add	sp, #12
 8014f98:	bd90      	pop	{r4, r7, pc}

08014f9a <USBPD_VDM_SendSpecific>:
  * @param  pNbData    Pointer of number of VDO to send
  * @param  pVDO       Pointer of VDO to send
  * @retval None
  */
static void USBPD_VDM_SendSpecific(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType, USBPD_VDM_Command_Typedef VDMCommand, uint8_t *pNbData, uint32_t *pVDO)
{
 8014f9a:	b580      	push	{r7, lr}
 8014f9c:	b084      	sub	sp, #16
 8014f9e:	af00      	add	r7, sp, #0
 8014fa0:	60ba      	str	r2, [r7, #8]
 8014fa2:	607b      	str	r3, [r7, #4]
 8014fa4:	230f      	movs	r3, #15
 8014fa6:	18fb      	adds	r3, r7, r3
 8014fa8:	1c02      	adds	r2, r0, #0
 8014faa:	701a      	strb	r2, [r3, #0]
 8014fac:	230e      	movs	r3, #14
 8014fae:	18fb      	adds	r3, r7, r3
 8014fb0:	1c0a      	adds	r2, r1, #0
 8014fb2:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_SendSpecific */

/* USER CODE END USBPD_VDM_SendSpecific */
}
 8014fb4:	46c0      	nop			@ (mov r8, r8)
 8014fb6:	46bd      	mov	sp, r7
 8014fb8:	b004      	add	sp, #16
 8014fba:	bd80      	pop	{r7, pc}

08014fbc <USBPD_VDM_InformSpecific>:
  * @param  pNbData    Pointer of number of received VDO
  * @param  pVDO       Pointer of received VDO
  * @retval None
  */
static void USBPD_VDM_InformSpecific(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType, USBPD_VDM_Command_Typedef VDMCommand, uint8_t *pNbData, uint32_t *pVDO)
{
 8014fbc:	b580      	push	{r7, lr}
 8014fbe:	b084      	sub	sp, #16
 8014fc0:	af00      	add	r7, sp, #0
 8014fc2:	60ba      	str	r2, [r7, #8]
 8014fc4:	607b      	str	r3, [r7, #4]
 8014fc6:	230f      	movs	r3, #15
 8014fc8:	18fb      	adds	r3, r7, r3
 8014fca:	1c02      	adds	r2, r0, #0
 8014fcc:	701a      	strb	r2, [r3, #0]
 8014fce:	230e      	movs	r3, #14
 8014fd0:	18fb      	adds	r3, r7, r3
 8014fd2:	1c0a      	adds	r2, r1, #0
 8014fd4:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_InformSpecific */

/* USER CODE END USBPD_VDM_InformSpecific */
}
 8014fd6:	46c0      	nop			@ (mov r8, r8)
 8014fd8:	46bd      	mov	sp, r7
 8014fda:	b004      	add	sp, #16
 8014fdc:	bd80      	pop	{r7, pc}

08014fde <USBPD_VDM_SendUVDM>:
  * @param  pNbData       Pointer of number of VDO to send (max size must be equal to 6)
  * @param  pVDO          Pointer of VDO to send (up to 6 x uint32_t)
  * @retval None
  */
static void USBPD_VDM_SendUVDM(uint8_t PortNum, USBPD_UVDMHeader_TypeDef *pUVDM_Header, uint8_t *pNbData, uint32_t *pVDO)
{
 8014fde:	b580      	push	{r7, lr}
 8014fe0:	b084      	sub	sp, #16
 8014fe2:	af00      	add	r7, sp, #0
 8014fe4:	60b9      	str	r1, [r7, #8]
 8014fe6:	607a      	str	r2, [r7, #4]
 8014fe8:	603b      	str	r3, [r7, #0]
 8014fea:	230f      	movs	r3, #15
 8014fec:	18fb      	adds	r3, r7, r3
 8014fee:	1c02      	adds	r2, r0, #0
 8014ff0:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_SendUVDM */

/* USER CODE END USBPD_VDM_SendUVDM */
}
 8014ff2:	46c0      	nop			@ (mov r8, r8)
 8014ff4:	46bd      	mov	sp, r7
 8014ff6:	b004      	add	sp, #16
 8014ff8:	bd80      	pop	{r7, pc}

08014ffa <USBPD_VDM_ReceiveUVDM>:
  * @param  pNbData    Pointer of number of received VDO
  * @param  pVDO       Pointer of received VDO
  * @retval USBPD Status
  */
static USBPD_StatusTypeDef USBPD_VDM_ReceiveUVDM(uint8_t PortNum, USBPD_UVDMHeader_TypeDef UVDM_Header, uint8_t *pNbData, uint32_t *pVDO)
{
 8014ffa:	b580      	push	{r7, lr}
 8014ffc:	b084      	sub	sp, #16
 8014ffe:	af00      	add	r7, sp, #0
 8015000:	60b9      	str	r1, [r7, #8]
 8015002:	607a      	str	r2, [r7, #4]
 8015004:	603b      	str	r3, [r7, #0]
 8015006:	230f      	movs	r3, #15
 8015008:	18fb      	adds	r3, r7, r3
 801500a:	1c02      	adds	r2, r0, #0
 801500c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_ReceiveUVDM */
  return USBPD_ERROR;
 801500e:	2302      	movs	r3, #2
/* USER CODE END USBPD_VDM_ReceiveUVDM */
}
 8015010:	0018      	movs	r0, r3
 8015012:	46bd      	mov	sp, r7
 8015014:	b004      	add	sp, #16
 8015016:	bd80      	pop	{r7, pc}

08015018 <USBPD_VDM_UserInit>:
  * @brief  VDM Initialization function
  * @param  PortNum     Index of current used port
  * @retval status
  */
USBPD_StatusTypeDef USBPD_VDM_UserInit(uint8_t PortNum)
{
 8015018:	b580      	push	{r7, lr}
 801501a:	b082      	sub	sp, #8
 801501c:	af00      	add	r7, sp, #0
 801501e:	0002      	movs	r2, r0
 8015020:	1dfb      	adds	r3, r7, #7
 8015022:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_VDM_UserInit */
	USBPD_PE_InitVDM_Callback(PortNum, &vdmCallbacks);
 8015024:	4a05      	ldr	r2, [pc, #20]	@ (801503c <USBPD_VDM_UserInit+0x24>)
 8015026:	1dfb      	adds	r3, r7, #7
 8015028:	781b      	ldrb	r3, [r3, #0]
 801502a:	0011      	movs	r1, r2
 801502c:	0018      	movs	r0, r3
 801502e:	f7eb fa3e 	bl	80004ae <USBPD_PE_InitVDM_Callback>
    return USBPD_OK;
 8015032:	2300      	movs	r3, #0
/* USER CODE END USBPD_VDM_UserInit */
}
 8015034:	0018      	movs	r0, r3
 8015036:	46bd      	mov	sp, r7
 8015038:	b002      	add	sp, #8
 801503a:	bd80      	pop	{r7, pc}
 801503c:	20000228 	.word	0x20000228

08015040 <malloc>:
 8015040:	b510      	push	{r4, lr}
 8015042:	4b03      	ldr	r3, [pc, #12]	@ (8015050 <malloc+0x10>)
 8015044:	0001      	movs	r1, r0
 8015046:	6818      	ldr	r0, [r3, #0]
 8015048:	f000 f830 	bl	80150ac <_malloc_r>
 801504c:	bd10      	pop	{r4, pc}
 801504e:	46c0      	nop			@ (mov r8, r8)
 8015050:	2000026c 	.word	0x2000026c

08015054 <free>:
 8015054:	b510      	push	{r4, lr}
 8015056:	4b03      	ldr	r3, [pc, #12]	@ (8015064 <free+0x10>)
 8015058:	0001      	movs	r1, r0
 801505a:	6818      	ldr	r0, [r3, #0]
 801505c:	f000 f916 	bl	801528c <_free_r>
 8015060:	bd10      	pop	{r4, pc}
 8015062:	46c0      	nop			@ (mov r8, r8)
 8015064:	2000026c 	.word	0x2000026c

08015068 <sbrk_aligned>:
 8015068:	b570      	push	{r4, r5, r6, lr}
 801506a:	4e0f      	ldr	r6, [pc, #60]	@ (80150a8 <sbrk_aligned+0x40>)
 801506c:	000d      	movs	r5, r1
 801506e:	6831      	ldr	r1, [r6, #0]
 8015070:	0004      	movs	r4, r0
 8015072:	2900      	cmp	r1, #0
 8015074:	d102      	bne.n	801507c <sbrk_aligned+0x14>
 8015076:	f000 f8b1 	bl	80151dc <_sbrk_r>
 801507a:	6030      	str	r0, [r6, #0]
 801507c:	0029      	movs	r1, r5
 801507e:	0020      	movs	r0, r4
 8015080:	f000 f8ac 	bl	80151dc <_sbrk_r>
 8015084:	1c43      	adds	r3, r0, #1
 8015086:	d103      	bne.n	8015090 <sbrk_aligned+0x28>
 8015088:	2501      	movs	r5, #1
 801508a:	426d      	negs	r5, r5
 801508c:	0028      	movs	r0, r5
 801508e:	bd70      	pop	{r4, r5, r6, pc}
 8015090:	2303      	movs	r3, #3
 8015092:	1cc5      	adds	r5, r0, #3
 8015094:	439d      	bics	r5, r3
 8015096:	42a8      	cmp	r0, r5
 8015098:	d0f8      	beq.n	801508c <sbrk_aligned+0x24>
 801509a:	1a29      	subs	r1, r5, r0
 801509c:	0020      	movs	r0, r4
 801509e:	f000 f89d 	bl	80151dc <_sbrk_r>
 80150a2:	3001      	adds	r0, #1
 80150a4:	d1f2      	bne.n	801508c <sbrk_aligned+0x24>
 80150a6:	e7ef      	b.n	8015088 <sbrk_aligned+0x20>
 80150a8:	20005234 	.word	0x20005234

080150ac <_malloc_r>:
 80150ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80150ae:	2203      	movs	r2, #3
 80150b0:	1ccb      	adds	r3, r1, #3
 80150b2:	4393      	bics	r3, r2
 80150b4:	3308      	adds	r3, #8
 80150b6:	0005      	movs	r5, r0
 80150b8:	001f      	movs	r7, r3
 80150ba:	2b0c      	cmp	r3, #12
 80150bc:	d234      	bcs.n	8015128 <_malloc_r+0x7c>
 80150be:	270c      	movs	r7, #12
 80150c0:	42b9      	cmp	r1, r7
 80150c2:	d833      	bhi.n	801512c <_malloc_r+0x80>
 80150c4:	0028      	movs	r0, r5
 80150c6:	f000 f871 	bl	80151ac <__malloc_lock>
 80150ca:	4e37      	ldr	r6, [pc, #220]	@ (80151a8 <_malloc_r+0xfc>)
 80150cc:	6833      	ldr	r3, [r6, #0]
 80150ce:	001c      	movs	r4, r3
 80150d0:	2c00      	cmp	r4, #0
 80150d2:	d12f      	bne.n	8015134 <_malloc_r+0x88>
 80150d4:	0039      	movs	r1, r7
 80150d6:	0028      	movs	r0, r5
 80150d8:	f7ff ffc6 	bl	8015068 <sbrk_aligned>
 80150dc:	0004      	movs	r4, r0
 80150de:	1c43      	adds	r3, r0, #1
 80150e0:	d15f      	bne.n	80151a2 <_malloc_r+0xf6>
 80150e2:	6834      	ldr	r4, [r6, #0]
 80150e4:	9400      	str	r4, [sp, #0]
 80150e6:	9b00      	ldr	r3, [sp, #0]
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d14a      	bne.n	8015182 <_malloc_r+0xd6>
 80150ec:	2c00      	cmp	r4, #0
 80150ee:	d052      	beq.n	8015196 <_malloc_r+0xea>
 80150f0:	6823      	ldr	r3, [r4, #0]
 80150f2:	0028      	movs	r0, r5
 80150f4:	18e3      	adds	r3, r4, r3
 80150f6:	9900      	ldr	r1, [sp, #0]
 80150f8:	9301      	str	r3, [sp, #4]
 80150fa:	f000 f86f 	bl	80151dc <_sbrk_r>
 80150fe:	9b01      	ldr	r3, [sp, #4]
 8015100:	4283      	cmp	r3, r0
 8015102:	d148      	bne.n	8015196 <_malloc_r+0xea>
 8015104:	6823      	ldr	r3, [r4, #0]
 8015106:	0028      	movs	r0, r5
 8015108:	1aff      	subs	r7, r7, r3
 801510a:	0039      	movs	r1, r7
 801510c:	f7ff ffac 	bl	8015068 <sbrk_aligned>
 8015110:	3001      	adds	r0, #1
 8015112:	d040      	beq.n	8015196 <_malloc_r+0xea>
 8015114:	6823      	ldr	r3, [r4, #0]
 8015116:	19db      	adds	r3, r3, r7
 8015118:	6023      	str	r3, [r4, #0]
 801511a:	6833      	ldr	r3, [r6, #0]
 801511c:	685a      	ldr	r2, [r3, #4]
 801511e:	2a00      	cmp	r2, #0
 8015120:	d133      	bne.n	801518a <_malloc_r+0xde>
 8015122:	9b00      	ldr	r3, [sp, #0]
 8015124:	6033      	str	r3, [r6, #0]
 8015126:	e019      	b.n	801515c <_malloc_r+0xb0>
 8015128:	2b00      	cmp	r3, #0
 801512a:	dac9      	bge.n	80150c0 <_malloc_r+0x14>
 801512c:	230c      	movs	r3, #12
 801512e:	602b      	str	r3, [r5, #0]
 8015130:	2000      	movs	r0, #0
 8015132:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015134:	6821      	ldr	r1, [r4, #0]
 8015136:	1bc9      	subs	r1, r1, r7
 8015138:	d420      	bmi.n	801517c <_malloc_r+0xd0>
 801513a:	290b      	cmp	r1, #11
 801513c:	d90a      	bls.n	8015154 <_malloc_r+0xa8>
 801513e:	19e2      	adds	r2, r4, r7
 8015140:	6027      	str	r7, [r4, #0]
 8015142:	42a3      	cmp	r3, r4
 8015144:	d104      	bne.n	8015150 <_malloc_r+0xa4>
 8015146:	6032      	str	r2, [r6, #0]
 8015148:	6863      	ldr	r3, [r4, #4]
 801514a:	6011      	str	r1, [r2, #0]
 801514c:	6053      	str	r3, [r2, #4]
 801514e:	e005      	b.n	801515c <_malloc_r+0xb0>
 8015150:	605a      	str	r2, [r3, #4]
 8015152:	e7f9      	b.n	8015148 <_malloc_r+0x9c>
 8015154:	6862      	ldr	r2, [r4, #4]
 8015156:	42a3      	cmp	r3, r4
 8015158:	d10e      	bne.n	8015178 <_malloc_r+0xcc>
 801515a:	6032      	str	r2, [r6, #0]
 801515c:	0028      	movs	r0, r5
 801515e:	f000 f82d 	bl	80151bc <__malloc_unlock>
 8015162:	0020      	movs	r0, r4
 8015164:	2207      	movs	r2, #7
 8015166:	300b      	adds	r0, #11
 8015168:	1d23      	adds	r3, r4, #4
 801516a:	4390      	bics	r0, r2
 801516c:	1ac2      	subs	r2, r0, r3
 801516e:	4298      	cmp	r0, r3
 8015170:	d0df      	beq.n	8015132 <_malloc_r+0x86>
 8015172:	1a1b      	subs	r3, r3, r0
 8015174:	50a3      	str	r3, [r4, r2]
 8015176:	e7dc      	b.n	8015132 <_malloc_r+0x86>
 8015178:	605a      	str	r2, [r3, #4]
 801517a:	e7ef      	b.n	801515c <_malloc_r+0xb0>
 801517c:	0023      	movs	r3, r4
 801517e:	6864      	ldr	r4, [r4, #4]
 8015180:	e7a6      	b.n	80150d0 <_malloc_r+0x24>
 8015182:	9c00      	ldr	r4, [sp, #0]
 8015184:	6863      	ldr	r3, [r4, #4]
 8015186:	9300      	str	r3, [sp, #0]
 8015188:	e7ad      	b.n	80150e6 <_malloc_r+0x3a>
 801518a:	001a      	movs	r2, r3
 801518c:	685b      	ldr	r3, [r3, #4]
 801518e:	42a3      	cmp	r3, r4
 8015190:	d1fb      	bne.n	801518a <_malloc_r+0xde>
 8015192:	2300      	movs	r3, #0
 8015194:	e7da      	b.n	801514c <_malloc_r+0xa0>
 8015196:	230c      	movs	r3, #12
 8015198:	0028      	movs	r0, r5
 801519a:	602b      	str	r3, [r5, #0]
 801519c:	f000 f80e 	bl	80151bc <__malloc_unlock>
 80151a0:	e7c6      	b.n	8015130 <_malloc_r+0x84>
 80151a2:	6007      	str	r7, [r0, #0]
 80151a4:	e7da      	b.n	801515c <_malloc_r+0xb0>
 80151a6:	46c0      	nop			@ (mov r8, r8)
 80151a8:	20005238 	.word	0x20005238

080151ac <__malloc_lock>:
 80151ac:	b510      	push	{r4, lr}
 80151ae:	4802      	ldr	r0, [pc, #8]	@ (80151b8 <__malloc_lock+0xc>)
 80151b0:	f000 f850 	bl	8015254 <__retarget_lock_acquire_recursive>
 80151b4:	bd10      	pop	{r4, pc}
 80151b6:	46c0      	nop			@ (mov r8, r8)
 80151b8:	20005378 	.word	0x20005378

080151bc <__malloc_unlock>:
 80151bc:	b510      	push	{r4, lr}
 80151be:	4802      	ldr	r0, [pc, #8]	@ (80151c8 <__malloc_unlock+0xc>)
 80151c0:	f000 f849 	bl	8015256 <__retarget_lock_release_recursive>
 80151c4:	bd10      	pop	{r4, pc}
 80151c6:	46c0      	nop			@ (mov r8, r8)
 80151c8:	20005378 	.word	0x20005378

080151cc <memset>:
 80151cc:	0003      	movs	r3, r0
 80151ce:	1882      	adds	r2, r0, r2
 80151d0:	4293      	cmp	r3, r2
 80151d2:	d100      	bne.n	80151d6 <memset+0xa>
 80151d4:	4770      	bx	lr
 80151d6:	7019      	strb	r1, [r3, #0]
 80151d8:	3301      	adds	r3, #1
 80151da:	e7f9      	b.n	80151d0 <memset+0x4>

080151dc <_sbrk_r>:
 80151dc:	2300      	movs	r3, #0
 80151de:	b570      	push	{r4, r5, r6, lr}
 80151e0:	4d06      	ldr	r5, [pc, #24]	@ (80151fc <_sbrk_r+0x20>)
 80151e2:	0004      	movs	r4, r0
 80151e4:	0008      	movs	r0, r1
 80151e6:	602b      	str	r3, [r5, #0]
 80151e8:	f7f4 fa04 	bl	80095f4 <_sbrk>
 80151ec:	1c43      	adds	r3, r0, #1
 80151ee:	d103      	bne.n	80151f8 <_sbrk_r+0x1c>
 80151f0:	682b      	ldr	r3, [r5, #0]
 80151f2:	2b00      	cmp	r3, #0
 80151f4:	d000      	beq.n	80151f8 <_sbrk_r+0x1c>
 80151f6:	6023      	str	r3, [r4, #0]
 80151f8:	bd70      	pop	{r4, r5, r6, pc}
 80151fa:	46c0      	nop			@ (mov r8, r8)
 80151fc:	20005374 	.word	0x20005374

08015200 <__errno>:
 8015200:	4b01      	ldr	r3, [pc, #4]	@ (8015208 <__errno+0x8>)
 8015202:	6818      	ldr	r0, [r3, #0]
 8015204:	4770      	bx	lr
 8015206:	46c0      	nop			@ (mov r8, r8)
 8015208:	2000026c 	.word	0x2000026c

0801520c <__libc_init_array>:
 801520c:	b570      	push	{r4, r5, r6, lr}
 801520e:	2600      	movs	r6, #0
 8015210:	4c0c      	ldr	r4, [pc, #48]	@ (8015244 <__libc_init_array+0x38>)
 8015212:	4d0d      	ldr	r5, [pc, #52]	@ (8015248 <__libc_init_array+0x3c>)
 8015214:	1b64      	subs	r4, r4, r5
 8015216:	10a4      	asrs	r4, r4, #2
 8015218:	42a6      	cmp	r6, r4
 801521a:	d109      	bne.n	8015230 <__libc_init_array+0x24>
 801521c:	2600      	movs	r6, #0
 801521e:	f000 f87f 	bl	8015320 <_init>
 8015222:	4c0a      	ldr	r4, [pc, #40]	@ (801524c <__libc_init_array+0x40>)
 8015224:	4d0a      	ldr	r5, [pc, #40]	@ (8015250 <__libc_init_array+0x44>)
 8015226:	1b64      	subs	r4, r4, r5
 8015228:	10a4      	asrs	r4, r4, #2
 801522a:	42a6      	cmp	r6, r4
 801522c:	d105      	bne.n	801523a <__libc_init_array+0x2e>
 801522e:	bd70      	pop	{r4, r5, r6, pc}
 8015230:	00b3      	lsls	r3, r6, #2
 8015232:	58eb      	ldr	r3, [r5, r3]
 8015234:	4798      	blx	r3
 8015236:	3601      	adds	r6, #1
 8015238:	e7ee      	b.n	8015218 <__libc_init_array+0xc>
 801523a:	00b3      	lsls	r3, r6, #2
 801523c:	58eb      	ldr	r3, [r5, r3]
 801523e:	4798      	blx	r3
 8015240:	3601      	adds	r6, #1
 8015242:	e7f2      	b.n	801522a <__libc_init_array+0x1e>
 8015244:	08015594 	.word	0x08015594
 8015248:	08015594 	.word	0x08015594
 801524c:	08015598 	.word	0x08015598
 8015250:	08015594 	.word	0x08015594

08015254 <__retarget_lock_acquire_recursive>:
 8015254:	4770      	bx	lr

08015256 <__retarget_lock_release_recursive>:
 8015256:	4770      	bx	lr

08015258 <__aeabi_memcpy>:
 8015258:	b510      	push	{r4, lr}
 801525a:	f000 f80d 	bl	8015278 <memcpy>
 801525e:	bd10      	pop	{r4, pc}

08015260 <__aeabi_memset>:
 8015260:	000b      	movs	r3, r1
 8015262:	b510      	push	{r4, lr}
 8015264:	0011      	movs	r1, r2
 8015266:	001a      	movs	r2, r3
 8015268:	f7ff ffb0 	bl	80151cc <memset>
 801526c:	bd10      	pop	{r4, pc}

0801526e <__aeabi_memclr>:
 801526e:	b510      	push	{r4, lr}
 8015270:	2200      	movs	r2, #0
 8015272:	f7ff fff5 	bl	8015260 <__aeabi_memset>
 8015276:	bd10      	pop	{r4, pc}

08015278 <memcpy>:
 8015278:	2300      	movs	r3, #0
 801527a:	b510      	push	{r4, lr}
 801527c:	429a      	cmp	r2, r3
 801527e:	d100      	bne.n	8015282 <memcpy+0xa>
 8015280:	bd10      	pop	{r4, pc}
 8015282:	5ccc      	ldrb	r4, [r1, r3]
 8015284:	54c4      	strb	r4, [r0, r3]
 8015286:	3301      	adds	r3, #1
 8015288:	e7f8      	b.n	801527c <memcpy+0x4>
	...

0801528c <_free_r>:
 801528c:	b570      	push	{r4, r5, r6, lr}
 801528e:	0005      	movs	r5, r0
 8015290:	1e0c      	subs	r4, r1, #0
 8015292:	d010      	beq.n	80152b6 <_free_r+0x2a>
 8015294:	3c04      	subs	r4, #4
 8015296:	6823      	ldr	r3, [r4, #0]
 8015298:	2b00      	cmp	r3, #0
 801529a:	da00      	bge.n	801529e <_free_r+0x12>
 801529c:	18e4      	adds	r4, r4, r3
 801529e:	0028      	movs	r0, r5
 80152a0:	f7ff ff84 	bl	80151ac <__malloc_lock>
 80152a4:	4a1d      	ldr	r2, [pc, #116]	@ (801531c <_free_r+0x90>)
 80152a6:	6813      	ldr	r3, [r2, #0]
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	d105      	bne.n	80152b8 <_free_r+0x2c>
 80152ac:	6063      	str	r3, [r4, #4]
 80152ae:	6014      	str	r4, [r2, #0]
 80152b0:	0028      	movs	r0, r5
 80152b2:	f7ff ff83 	bl	80151bc <__malloc_unlock>
 80152b6:	bd70      	pop	{r4, r5, r6, pc}
 80152b8:	42a3      	cmp	r3, r4
 80152ba:	d908      	bls.n	80152ce <_free_r+0x42>
 80152bc:	6820      	ldr	r0, [r4, #0]
 80152be:	1821      	adds	r1, r4, r0
 80152c0:	428b      	cmp	r3, r1
 80152c2:	d1f3      	bne.n	80152ac <_free_r+0x20>
 80152c4:	6819      	ldr	r1, [r3, #0]
 80152c6:	685b      	ldr	r3, [r3, #4]
 80152c8:	1809      	adds	r1, r1, r0
 80152ca:	6021      	str	r1, [r4, #0]
 80152cc:	e7ee      	b.n	80152ac <_free_r+0x20>
 80152ce:	001a      	movs	r2, r3
 80152d0:	685b      	ldr	r3, [r3, #4]
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d001      	beq.n	80152da <_free_r+0x4e>
 80152d6:	42a3      	cmp	r3, r4
 80152d8:	d9f9      	bls.n	80152ce <_free_r+0x42>
 80152da:	6811      	ldr	r1, [r2, #0]
 80152dc:	1850      	adds	r0, r2, r1
 80152de:	42a0      	cmp	r0, r4
 80152e0:	d10b      	bne.n	80152fa <_free_r+0x6e>
 80152e2:	6820      	ldr	r0, [r4, #0]
 80152e4:	1809      	adds	r1, r1, r0
 80152e6:	1850      	adds	r0, r2, r1
 80152e8:	6011      	str	r1, [r2, #0]
 80152ea:	4283      	cmp	r3, r0
 80152ec:	d1e0      	bne.n	80152b0 <_free_r+0x24>
 80152ee:	6818      	ldr	r0, [r3, #0]
 80152f0:	685b      	ldr	r3, [r3, #4]
 80152f2:	1841      	adds	r1, r0, r1
 80152f4:	6011      	str	r1, [r2, #0]
 80152f6:	6053      	str	r3, [r2, #4]
 80152f8:	e7da      	b.n	80152b0 <_free_r+0x24>
 80152fa:	42a0      	cmp	r0, r4
 80152fc:	d902      	bls.n	8015304 <_free_r+0x78>
 80152fe:	230c      	movs	r3, #12
 8015300:	602b      	str	r3, [r5, #0]
 8015302:	e7d5      	b.n	80152b0 <_free_r+0x24>
 8015304:	6820      	ldr	r0, [r4, #0]
 8015306:	1821      	adds	r1, r4, r0
 8015308:	428b      	cmp	r3, r1
 801530a:	d103      	bne.n	8015314 <_free_r+0x88>
 801530c:	6819      	ldr	r1, [r3, #0]
 801530e:	685b      	ldr	r3, [r3, #4]
 8015310:	1809      	adds	r1, r1, r0
 8015312:	6021      	str	r1, [r4, #0]
 8015314:	6063      	str	r3, [r4, #4]
 8015316:	6054      	str	r4, [r2, #4]
 8015318:	e7ca      	b.n	80152b0 <_free_r+0x24>
 801531a:	46c0      	nop			@ (mov r8, r8)
 801531c:	20005238 	.word	0x20005238

08015320 <_init>:
 8015320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015322:	46c0      	nop			@ (mov r8, r8)
 8015324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015326:	bc08      	pop	{r3}
 8015328:	469e      	mov	lr, r3
 801532a:	4770      	bx	lr

0801532c <_fini>:
 801532c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801532e:	46c0      	nop			@ (mov r8, r8)
 8015330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015332:	bc08      	pop	{r3}
 8015334:	469e      	mov	lr, r3
 8015336:	4770      	bx	lr
