<div id="pf23e" class="pf w0 h0" data-page-no="23e"><div class="pc pc23e w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg23e.png"/><div class="c xfb y3322 w64 h17b"><div class="t m0 x116 h7 y3323 ff2 fs4 fc0 sc0 ls0 ws0">Timer n</div><div class="t m0 x116 h7 y3324 ff2 fs4 fc0 sc0 ls0 ws0">Timer 1</div><div class="t m0 x45 h4 y3325 ff2 fs2 fc0 sc0 ls0 ws0">PIT </div><div class="t m0 x0 h7 y3326 ff2 fs4 fc0 sc0 ls0 ws190">P<span class="_ _153"></span>eri<span class="_ _5"></span>pheral</div><div class="t m0 x1e h27 y3327 ff2 fs4 fc0 sc0 ls0 ws190">load_value<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x94 h10 y3328 ff1 fs4 fc0 sc0 ls0 ws190">PIT</div><div class="t m0 xa7 h27 y3329 ff2 fs4 fc0 sc0 ls0 ws190">Triggers<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x0 h7 y332a ff2 fs4 fc0 sc0 ls0 ws0">bus clock </div><div class="t m0 x0 h4 y332b ff2 fs4 fc0 sc0 ls0 ws190">bus<span class="fs2 ws0"> </span></div><div class="t m0 x0 h4 y332c ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x0 h7 y332d ff2 fs4 fc0 sc0 ls0 ws190">P<span class="_ _153"></span>er<span class="_ _5"></span>ipheral</div><div class="t m0 xa7 h27 y332e ff2 fs4 fc0 sc0 ls0 ws190">I<span class="_ _1cd"></span>interrupts<span class="ff3 fs2 ws0"> </span></div><div class="t m0 xb1 h4 y332f ff2 fs2 fc0 sc0 ls0">registers</div></div><div class="t m0 x2a h9 y3330 ff1 fs2 fc0 sc0 ls0 ws0">Figure 32-1. Block diagram of the PIT</div><div class="t m0 x10e h8 y3331 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y3332 ff3 fs5 fc0 sc0 ls0 ws0">See the chip configuration details for the number of PIT</div><div class="t m0 x3e hf y3333 ff3 fs5 fc0 sc0 ls0 ws0">channels used in this MCU.</div><div class="t m0 x9 he y3334 ff1 fs1 fc0 sc0 ls0 ws18f">32.1.2 Features</div><div class="t m0 x9 hf y3335 ff3 fs5 fc0 sc0 ls0 ws0">The main features of this block are:</div><div class="t m0 x33 hf y3336 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Ability of timers to generate DMA trigger pulses</div><div class="t m0 x33 hf y3337 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Ability of timers to generate interrupts</div><div class="t m0 x33 hf y3338 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Maskable interrupts</div><div class="t m0 x33 hf y3339 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Independent timeout periods for each timer</div><div class="t m0 x9 hd y333a ff1 fs7 fc0 sc0 ls0 ws0">32.2<span class="_ _b"> </span>Signal description</div><div class="t m0 x9 hf y333b ff3 fs5 fc0 sc0 ls0 ws0">The PIT module has no external pins.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Signal description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">574<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
