
*** Running vivado
    with args -log freDetect.vds -m64 -mode batch -messageDb vivado.pb -notrace -source freDetect.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source freDetect.tcl -notrace
Command: synth_design -top freDetect -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 289.840 ; gain = 118.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'freDetect' [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/freDetect.v:23]
INFO: [Synth 8-638] synthesizing module 'div' [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/div.v:23]
INFO: [Synth 8-256] done synthesizing module 'div' (1#1) [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/div.v:23]
INFO: [Synth 8-638] synthesizing module 'IP_seg_disp' [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/IP_seg_disp.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/IP_seg_disp.v:43]
INFO: [Synth 8-226] default block is never used [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/IP_seg_disp.v:80]
INFO: [Synth 8-256] done synthesizing module 'IP_seg_disp' (2#1) [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/IP_seg_disp.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/control.v:43]
INFO: [Synth 8-256] done synthesizing module 'control' (3#1) [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'counter_10' [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/counter_10.v:23]
INFO: [Synth 8-256] done synthesizing module 'counter_10' (4#1) [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/counter_10.v:23]
INFO: [Synth 8-638] synthesizing module 'latch' [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/latch.v:23]
INFO: [Synth 8-256] done synthesizing module 'latch' (5#1) [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/latch.v:23]
INFO: [Synth 8-256] done synthesizing module 'freDetect' (6#1) [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/sources_1/new/freDetect.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.152 ; gain = 155.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.152 ; gain = 155.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/constrs_1/new/test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xushu/Desktop/FPGa/project/freDetect_2/freDetect_2.srcs/constrs_1/new/test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/freDetect_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/freDetect_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 619.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1Hz" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "en_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IP_seg_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module counter_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module latch 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "u_div/clk_1Hz" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u_div/fin" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design freDetect has port duan[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 619.547 ; gain = 447.809

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\u_control/count_en_reg ' (FDC) to '\u_control/state_reg[0] '
INFO: [Synth 8-3886] merging instance '\u_control/state_reg[1] ' (FDC) to '\u_control/latch_en_reg '
WARNING: [Synth 8-3332] Sequential element (\u_control/count_en_reg ) is unused and will be removed from module freDetect.
WARNING: [Synth 8-3332] Sequential element (\u_control/state_reg[1] ) is unused and will be removed from module freDetect.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 619.547 ; gain = 447.809

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 619.547 ; gain = 447.809

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    13|
|3     |LUT1   |    52|
|4     |LUT2   |    22|
|5     |LUT3   |    10|
|6     |LUT4   |    24|
|7     |LUT5   |    27|
|8     |LUT6   |    17|
|9     |MUXF7  |     4|
|10    |FDCE   |    74|
|11    |FDRE   |    65|
|12    |IBUF   |     2|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |   329|
|2     |  counter0      |counter_10   |    11|
|3     |  counter1      |counter_10_0 |    11|
|4     |  counter2      |counter_10_1 |    11|
|5     |  counter3      |counter_10_2 |    11|
|6     |  counter4      |counter_10_3 |    11|
|7     |  counter5      |counter_10_4 |    11|
|8     |  counter6      |counter_10_5 |    11|
|9     |  counter7      |counter_10_6 |     8|
|10    |  u_IP_seg_disp |IP_seg_disp  |    14|
|11    |  u_control     |control      |     7|
|12    |  u_div         |div          |   150|
|13    |  u_latch       |latch        |    52|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 619.547 ; gain = 447.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 619.547 ; gain = 111.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 619.547 ; gain = 447.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 619.547 ; gain = 411.066
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 619.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 15:47:47 2019...
