digraph "CFG for '_Z4MMulPfS_S_i' function" {
	label="CFG for '_Z4MMulPfS_S_i' function";

	Node0x4cae4c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 2, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp sgt i32 %3, 0\l  br i1 %22, label %25, label %23\l|{<s0>T|<s1>F}}"];
	Node0x4cae4c0:s0 -> Node0x4cb1e30;
	Node0x4cae4c0:s1 -> Node0x4cb1ec0;
	Node0x4cb1ec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%23:\l23:                                               \l  %24 = mul nsw i32 %13, %3\l  br label %38\l}"];
	Node0x4cb1ec0 -> Node0x4cb2090;
	Node0x4cb1e30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e8765c70",label="{%25:\l25:                                               \l  %26 = add nsw i32 %3, -1\l  %27 = mul nsw i32 %13, %3\l  %28 = add nsw i32 %26, %27\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = mul nsw i32 %26, %3\l  %33 = add nsw i32 %32, %21\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %1, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %37 = fmul contract float %31, %36\l  br label %38\l}"];
	Node0x4cb1e30 -> Node0x4cb2090;
	Node0x4cb2090 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%38:\l38:                                               \l  %39 = phi i32 [ %24, %23 ], [ %27, %25 ]\l  %40 = phi float [ 0.000000e+00, %23 ], [ %37, %25 ]\l  %41 = add nsw i32 %39, %21\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %2, i64 %42\l  store float %40, float addrspace(1)* %43, align 4, !tbaa !7\l  ret void\l}"];
}
