VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN heichips25_template ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 500000 200000 ) ;
ROW ROW_0 CoreSite 2880 3780 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_1 CoreSite 2880 7560 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_2 CoreSite 2880 11340 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_3 CoreSite 2880 15120 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_4 CoreSite 2880 18900 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_5 CoreSite 2880 22680 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_6 CoreSite 2880 26460 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_7 CoreSite 2880 30240 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_8 CoreSite 2880 34020 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_9 CoreSite 2880 37800 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_10 CoreSite 2880 41580 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_11 CoreSite 2880 45360 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_12 CoreSite 2880 49140 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_13 CoreSite 2880 52920 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_14 CoreSite 2880 56700 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_15 CoreSite 2880 60480 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_16 CoreSite 2880 64260 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_17 CoreSite 2880 68040 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_18 CoreSite 2880 71820 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_19 CoreSite 2880 75600 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_20 CoreSite 2880 79380 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_21 CoreSite 2880 83160 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_22 CoreSite 2880 86940 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_23 CoreSite 2880 90720 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_24 CoreSite 2880 94500 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_25 CoreSite 2880 98280 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_26 CoreSite 2880 102060 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_27 CoreSite 2880 105840 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_28 CoreSite 2880 109620 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_29 CoreSite 2880 113400 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_30 CoreSite 2880 117180 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_31 CoreSite 2880 120960 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_32 CoreSite 2880 124740 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_33 CoreSite 2880 128520 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_34 CoreSite 2880 132300 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_35 CoreSite 2880 136080 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_36 CoreSite 2880 139860 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_37 CoreSite 2880 143640 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_38 CoreSite 2880 147420 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_39 CoreSite 2880 151200 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_40 CoreSite 2880 154980 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_41 CoreSite 2880 158760 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_42 CoreSite 2880 162540 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_43 CoreSite 2880 166320 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_44 CoreSite 2880 170100 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_45 CoreSite 2880 173880 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_46 CoreSite 2880 177660 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_47 CoreSite 2880 181440 FS DO 1029 BY 1 STEP 480 0 ;
ROW ROW_48 CoreSite 2880 185220 N DO 1029 BY 1 STEP 480 0 ;
ROW ROW_49 CoreSite 2880 189000 FS DO 1029 BY 1 STEP 480 0 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal1 ;
TRACKS Y 420 DO 476 STEP 420 LAYER Metal1 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal2 ;
TRACKS Y 420 DO 475 STEP 420 LAYER Metal2 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal3 ;
TRACKS Y 420 DO 475 STEP 420 LAYER Metal3 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal4 ;
TRACKS Y 420 DO 475 STEP 420 LAYER Metal4 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal5 ;
TRACKS Y 420 DO 475 STEP 420 LAYER Metal5 ;
TRACKS X 1640 DO 219 STEP 2280 LAYER TopMetal1 ;
TRACKS Y 1640 DO 87 STEP 2280 LAYER TopMetal1 ;
TRACKS X 2000 DO 125 STEP 4000 LAYER TopMetal2 ;
TRACKS Y 2000 DO 50 STEP 4000 LAYER TopMetal2 ;
COMPONENTS 24 ;
    - _00_ sg13g2_tiehi ;
    - _01_ sg13g2_tiehi ;
    - _02_ sg13g2_tiehi ;
    - _03_ sg13g2_tiehi ;
    - _04_ sg13g2_tiehi ;
    - _05_ sg13g2_tiehi ;
    - _06_ sg13g2_tiehi ;
    - _07_ sg13g2_tiehi ;
    - _08_ sg13g2_tielo ;
    - _09_ sg13g2_tielo ;
    - _10_ sg13g2_tielo ;
    - _11_ sg13g2_tielo ;
    - _12_ sg13g2_tielo ;
    - _13_ sg13g2_tielo ;
    - _14_ sg13g2_tielo ;
    - _15_ sg13g2_tielo ;
    - _16_ sg13g2_tielo ;
    - _17_ sg13g2_tielo ;
    - _18_ sg13g2_tielo ;
    - _19_ sg13g2_tielo ;
    - _20_ sg13g2_tielo ;
    - _21_ sg13g2_tielo ;
    - _22_ sg13g2_tielo ;
    - _23_ sg13g2_tielo ;
END COMPONENTS
PINS 43 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL ;
    - ena + NET ena + DIRECTION INPUT + USE SIGNAL ;
    - rst_n + NET rst_n + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[0] + NET ui_in[0] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[1] + NET ui_in[1] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[2] + NET ui_in[2] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[3] + NET ui_in[3] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[4] + NET ui_in[4] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[5] + NET ui_in[5] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[6] + NET ui_in[6] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[7] + NET ui_in[7] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[0] + NET uio_in[0] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[1] + NET uio_in[1] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[2] + NET uio_in[2] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[3] + NET uio_in[3] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[4] + NET uio_in[4] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[5] + NET uio_in[5] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[6] + NET uio_in[6] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[7] + NET uio_in[7] + DIRECTION INPUT + USE SIGNAL ;
    - uio_oe[0] + NET uio_oe[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[1] + NET uio_oe[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[2] + NET uio_oe[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[3] + NET uio_oe[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[4] + NET uio_oe[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[5] + NET uio_oe[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[6] + NET uio_oe[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[7] + NET uio_oe[7] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[0] + NET uio_out[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[1] + NET uio_out[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[2] + NET uio_out[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[3] + NET uio_out[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[4] + NET uio_out[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[5] + NET uio_out[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[6] + NET uio_out[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[7] + NET uio_out[7] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[0] + NET uo_out[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[1] + NET uo_out[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[2] + NET uo_out[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[3] + NET uo_out[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[4] + NET uo_out[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[5] + NET uo_out[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[6] + NET uo_out[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[7] + NET uo_out[7] + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
SPECIALNETS 2 ;
    - VGND ( _23_ VSS ) ( _22_ VSS ) ( _21_ VSS ) ( _20_ VSS ) ( _19_ VSS ) ( _18_ VSS ) ( _17_ VSS )
      ( _16_ VSS ) ( _15_ VSS ) ( _14_ VSS ) ( _13_ VSS ) ( _12_ VSS ) ( _11_ VSS ) ( _10_ VSS ) ( _09_ VSS )
      ( _08_ VSS ) ( _07_ VSS ) ( _06_ VSS ) ( _05_ VSS ) ( _04_ VSS ) ( _03_ VSS ) ( _02_ VSS ) ( _01_ VSS )
      ( _00_ VSS ) + USE GROUND ;
    - VPWR ( _23_ VDD ) ( _22_ VDD ) ( _21_ VDD ) ( _20_ VDD ) ( _19_ VDD ) ( _18_ VDD ) ( _17_ VDD )
      ( _16_ VDD ) ( _15_ VDD ) ( _14_ VDD ) ( _13_ VDD ) ( _12_ VDD ) ( _11_ VDD ) ( _10_ VDD ) ( _09_ VDD )
      ( _08_ VDD ) ( _07_ VDD ) ( _06_ VDD ) ( _05_ VDD ) ( _04_ VDD ) ( _03_ VDD ) ( _02_ VDD ) ( _01_ VDD )
      ( _00_ VDD ) + USE POWER ;
END SPECIALNETS
NETS 43 ;
    - clk ( PIN clk ) + USE SIGNAL ;
    - ena ( PIN ena ) + USE SIGNAL ;
    - rst_n ( PIN rst_n ) + USE SIGNAL ;
    - ui_in[0] ( PIN ui_in[0] ) + USE SIGNAL ;
    - ui_in[1] ( PIN ui_in[1] ) + USE SIGNAL ;
    - ui_in[2] ( PIN ui_in[2] ) + USE SIGNAL ;
    - ui_in[3] ( PIN ui_in[3] ) + USE SIGNAL ;
    - ui_in[4] ( PIN ui_in[4] ) + USE SIGNAL ;
    - ui_in[5] ( PIN ui_in[5] ) + USE SIGNAL ;
    - ui_in[6] ( PIN ui_in[6] ) + USE SIGNAL ;
    - ui_in[7] ( PIN ui_in[7] ) + USE SIGNAL ;
    - uio_in[0] ( PIN uio_in[0] ) + USE SIGNAL ;
    - uio_in[1] ( PIN uio_in[1] ) + USE SIGNAL ;
    - uio_in[2] ( PIN uio_in[2] ) + USE SIGNAL ;
    - uio_in[3] ( PIN uio_in[3] ) + USE SIGNAL ;
    - uio_in[4] ( PIN uio_in[4] ) + USE SIGNAL ;
    - uio_in[5] ( PIN uio_in[5] ) + USE SIGNAL ;
    - uio_in[6] ( PIN uio_in[6] ) + USE SIGNAL ;
    - uio_in[7] ( PIN uio_in[7] ) + USE SIGNAL ;
    - uio_oe[0] ( PIN uio_oe[0] ) ( _00_ L_HI ) + USE SIGNAL ;
    - uio_oe[1] ( PIN uio_oe[1] ) ( _01_ L_HI ) + USE SIGNAL ;
    - uio_oe[2] ( PIN uio_oe[2] ) ( _02_ L_HI ) + USE SIGNAL ;
    - uio_oe[3] ( PIN uio_oe[3] ) ( _03_ L_HI ) + USE SIGNAL ;
    - uio_oe[4] ( PIN uio_oe[4] ) ( _04_ L_HI ) + USE SIGNAL ;
    - uio_oe[5] ( PIN uio_oe[5] ) ( _05_ L_HI ) + USE SIGNAL ;
    - uio_oe[6] ( PIN uio_oe[6] ) ( _06_ L_HI ) + USE SIGNAL ;
    - uio_oe[7] ( PIN uio_oe[7] ) ( _07_ L_HI ) + USE SIGNAL ;
    - uio_out[0] ( PIN uio_out[0] ) ( _08_ L_LO ) + USE SIGNAL ;
    - uio_out[1] ( PIN uio_out[1] ) ( _09_ L_LO ) + USE SIGNAL ;
    - uio_out[2] ( PIN uio_out[2] ) ( _10_ L_LO ) + USE SIGNAL ;
    - uio_out[3] ( PIN uio_out[3] ) ( _11_ L_LO ) + USE SIGNAL ;
    - uio_out[4] ( PIN uio_out[4] ) ( _12_ L_LO ) + USE SIGNAL ;
    - uio_out[5] ( PIN uio_out[5] ) ( _13_ L_LO ) + USE SIGNAL ;
    - uio_out[6] ( PIN uio_out[6] ) ( _14_ L_LO ) + USE SIGNAL ;
    - uio_out[7] ( PIN uio_out[7] ) ( _15_ L_LO ) + USE SIGNAL ;
    - uo_out[0] ( PIN uo_out[0] ) ( _16_ L_LO ) + USE SIGNAL ;
    - uo_out[1] ( PIN uo_out[1] ) ( _17_ L_LO ) + USE SIGNAL ;
    - uo_out[2] ( PIN uo_out[2] ) ( _18_ L_LO ) + USE SIGNAL ;
    - uo_out[3] ( PIN uo_out[3] ) ( _19_ L_LO ) + USE SIGNAL ;
    - uo_out[4] ( PIN uo_out[4] ) ( _20_ L_LO ) + USE SIGNAL ;
    - uo_out[5] ( PIN uo_out[5] ) ( _21_ L_LO ) + USE SIGNAL ;
    - uo_out[6] ( PIN uo_out[6] ) ( _22_ L_LO ) + USE SIGNAL ;
    - uo_out[7] ( PIN uo_out[7] ) ( _23_ L_LO ) + USE SIGNAL ;
END NETS
END DESIGN
