Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Nov  9 17:56:55 2017
| Host         : csgvinamra-Precision-WorkStation-T3500 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file mkGaussBlur_control_sets_placed.rpt
| Design       : mkGaussBlur
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   750 |
| Minimum Number of register sites lost to control set restrictions |  1431 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6545 |         1978 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1567 |          538 |
| Yes          | No                    | No                     |            6448 |         1485 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           16065 |         4053 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                        Enable Signal                                       |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_22/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_9/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_8/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_9/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_7/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_8/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_7/data0_reg_reg[27]_0                      |                3 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_6/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_5/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_4/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_3/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_24/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_23/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_0/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_21/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_6/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_20/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_2/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_19/data0_reg_reg[27]_0                     |                1 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_17/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_16/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_15/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_14/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_13/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_12/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_5/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_15/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_3/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_24/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_23/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_22/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_21/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_20/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_2/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_19/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_13/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_18/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_17/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_16/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_11/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_13/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_14/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_12/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_11/data0_reg_reg[27]                      |                3 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_10/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_1/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_0/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_12/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_11/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_10/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_1/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_4/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_17/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_16/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_15/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_14/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_13/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_12/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_11/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_10/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_1/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_0/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_2/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_20/data0_reg_reg[27]                      |                3 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_19/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_18/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_17/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_15/data0_reg_reg[27]                      |                3 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_8/data0_reg_reg[27]                       |                1 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_16/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_5/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_9/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_7/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_1_instreamA_6/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_14/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_6/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_10/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_1/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_1_instreamA_0/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_4/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_3/data0_reg_reg[27]                       |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_24/data0_reg_reg[27]                      |                1 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_23/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_22/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_9/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_8/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_7/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_18/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_5/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage1_mac_0_instreamA_21/data0_reg_reg[27]                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_4/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_3/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_24/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_23/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_22/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_21/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_20/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_2/data0_reg_reg[27]_0                      |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                                            | stage_mac_0_instreamA_19/data0_reg_reg[27]_0                     |                2 |              5 |
|  CLK_IBUF_BUFG | stage1_collPulse/stage1_mapCounter$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                1 |              8 |
|  CLK_IBUF_BUFG | stage_instream_1/E[0]                                                                      | stage_instream_0/SR[0]                                           |                4 |              8 |
|  CLK_IBUF_BUFG | stage1_instream_1/E[0]                                                                     | stage1_instream_0/SR[0]                                          |                2 |              8 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_196/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             10 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_196/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             10 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_197/E[0]                                                                  |                                                                  |                4 |             10 |
|  CLK_IBUF_BUFG | forward_0/d1di                                                                             |                                                                  |                3 |             10 |
|  CLK_IBUF_BUFG | forward_0/E[0]                                                                             |                                                                  |                3 |             10 |
|  CLK_IBUF_BUFG | instream_1/d1di                                                                            |                                                                  |                3 |             10 |
|  CLK_IBUF_BUFG | instream_0/d1di                                                                            |                                                                  |                2 |             10 |
|  CLK_IBUF_BUFG | instream_1/data1_reg_reg[31][0]                                                            |                                                                  |                3 |             10 |
|  CLK_IBUF_BUFG | stage1_forward_1/stage1_recvData_1$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             10 |
|  CLK_IBUF_BUFG | stage1_forward_1/d1di                                                                      |                                                                  |                3 |             10 |
|  CLK_IBUF_BUFG | instream_1/E[0]                                                                            |                                                                  |                2 |             10 |
|  CLK_IBUF_BUFG | stage1_forward_0/d1di                                                                      |                                                                  |                3 |             10 |
|  CLK_IBUF_BUFG | stage1_forward_0/stage1_recvData_0$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             10 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_197/E[0]                                                                  |                                                                  |                2 |             10 |
|  CLK_IBUF_BUFG |                                                                                            | stage_instream_1/data0_reg[31]_i_1__106_n_0                      |                3 |             11 |
|  CLK_IBUF_BUFG |                                                                                            | stage_instream_0/data0_reg[31]_i_1__99_n_0                       |                3 |             11 |
|  CLK_IBUF_BUFG | forward_0/stage_forwardingQ_0_rRdPtr$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             12 |
|  CLK_IBUF_BUFG | stage1_instream_0/RAM_reg[0]                                                               | stage1_instream_0/stage1_lineBuffer_3_1_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage1_69/WILL_FIRE_RL_stage1_lineBuffer_3_0_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage1_instream_0/RAM_reg[0]                                                               | stage1_instream_0/stage1_lineBuffer_3_0_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage1_66/WILL_FIRE_RL_stage1_lineBuffer_1_1_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             16 |
|  CLK_IBUF_BUFG | stage1_67/WILL_FIRE_RL_stage1_lineBuffer_2_0_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage1_68/WILL_FIRE_RL_stage1_lineBuffer_2_1_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage1_72/WILL_FIRE_RL_stage1_lineBuffer_4_1_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             16 |
|  CLK_IBUF_BUFG | stage1_71/WILL_FIRE_RL_stage1_lineBuffer_4_0_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             16 |
|  CLK_IBUF_BUFG | stage1_70/WILL_FIRE_RL_stage1_lineBuffer_3_1_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage1_63/WILL_FIRE_RL_stage1_lineBuffer_0_0_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage1_instream_0/RAM_reg_0[0]                                                             | stage1_instream_0/stage1_lineBuffer_2_0_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage_69/WILL_FIRE_RL_stage_lineBuffer_3_0_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage1_instream_0/RAM_reg_0[0]                                                             | stage1_instream_0/stage1_lineBuffer_2_1_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage1_instream_0/RAM_reg_1[0]                                                             | stage1_instream_0/stage1_lineBuffer_1_0_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage1_instream_0/RAM_reg_1[0]                                                             | stage1_instream_0/stage1_lineBuffer_1_1_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage1_instream_0/RAM_reg_2[0]                                                             | stage1_instream_0/stage1_lineBuffer_0_0_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage1_instream_0/RAM_reg_2[0]                                                             | stage1_instream_0/stage1_lineBuffer_0_1_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage1_instream_0/WEBWE[0]                                                                 | stage1_instream_1/stage1_lineBuffer_4_0_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage_72/WILL_FIRE_RL_stage_lineBuffer_4_1_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             16 |
|  CLK_IBUF_BUFG | stage1_instream_0/WEBWE[0]                                                                 | stage1_instream_1/stage1_lineBuffer_4_1_rear_reg[15]             |                4 |             16 |
|  CLK_IBUF_BUFG | stage1_65/WILL_FIRE_RL_stage1_lineBuffer_1_0_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage1_64/WILL_FIRE_RL_stage1_lineBuffer_0_1_memory_serverAdapterB_stageReadResponseAlways | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage_64/WILL_FIRE_RL_stage_lineBuffer_0_1_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             16 |
|  CLK_IBUF_BUFG | stage_70/WILL_FIRE_RL_stage_lineBuffer_3_1_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/RAM_reg[0]                                                                | stage_instream_0/stage_lineBuffer_3_0_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/RAM_reg[0]                                                                | stage_instream_0/stage_lineBuffer_3_1_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_71/WILL_FIRE_RL_stage_lineBuffer_4_0_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/RAM_reg_0[0]                                                              | stage_instream_1/stage_lineBuffer_1_1_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/RAM_reg_0[0]                                                              | stage_instream_0/stage_lineBuffer_1_0_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/RAM_reg_1[0]                                                              | stage_instream_0/stage_lineBuffer_2_0_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/RAM_reg_1[0]                                                              | stage_instream_0/stage_lineBuffer_2_1_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_63/WILL_FIRE_RL_stage_lineBuffer_0_0_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/RAM_reg_2[0]                                                              | stage_instream_1/stage_lineBuffer_0_1_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_65/WILL_FIRE_RL_stage_lineBuffer_1_0_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/RAM_reg_2[0]                                                              | stage_instream_0/stage_lineBuffer_0_0_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_66/WILL_FIRE_RL_stage_lineBuffer_1_1_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/WEBWE[0]                                                                  | stage_instream_0/stage_lineBuffer_4_0_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_instream_0/WEBWE[0]                                                                  | stage_instream_0/stage_lineBuffer_4_1_rear_reg[15]               |                4 |             16 |
|  CLK_IBUF_BUFG | stage_67/WILL_FIRE_RL_stage_lineBuffer_2_0_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             16 |
|  CLK_IBUF_BUFG | stage_68/WILL_FIRE_RL_stage_lineBuffer_2_1_memory_serverAdapterB_stageReadResponseAlways   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             16 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_23/stage1_mac_0_red_23$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_7/stage1_mac_0_red_7$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_16/E[0]                                                                       |                                                                  |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_6/E[0]                                                                        |                                                                  |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_50/E[0]                                                                             |                                                                  |                7 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_24/E[0]                                                                       |                                                                  |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_24/stage1_mac_1_valC_24$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_38/E[0]                                                                             |                                                                  |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_44/E[0]                                                                             |                                                                  |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_11/stage1_mac_0_red_11$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             22 |
|  CLK_IBUF_BUFG | stage1_42/E[0]                                                                             |                                                                  |                7 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_11/d1di                                                          |                                                                  |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_40/E[0]                                                                             |                                                                  |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_22/E[0]                                                                       |                                                                  |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_22/stage1_mac_1_valC_22$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_58/E[0]                                                                             |                                                                  |                7 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_15/stage1_mac_0_red_15$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_48/E[0]                                                                             |                                                                  |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_56/E[0]                                                                             |                                                                  |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_23/E[0]                                                                       |                                                                  |                8 |             22 |
|  CLK_IBUF_BUFG | stage1_54/E[0]                                                                             |                                                                  |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_52/E[0]                                                                             |                                                                  |                3 |             22 |
|  CLK_IBUF_BUFG | stage1_62/E[0]                                                                             |                                                                  |                3 |             22 |
|  CLK_IBUF_BUFG | stage1_60/E[0]                                                                             |                                                                  |                3 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_8/E[0]                                                                        |                                                                  |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_8/stage1_mac_1_valC_8$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_12/E[0]                                                                       |                                                                  |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_16/stage1_mac_1_red_16$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_14/stage1_mac_1_red_14$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_2/E[0]                                                                        |                                                                  |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_12/stage1_mac_1_red_12$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_7/d1di                                                           |                                                                  |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_10/stage1_mac_1_red_10$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_20/E[0]                                                                       |                                                                  |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_0/stage1_mac_1_red$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_12/stage1_mac_1_valC_12$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_9/stage1_mac_0_valC_9$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_20/stage1_mac_1_valC_20$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_9/E[0]                                                                        |                                                                  |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_14/stage1_mac_1_valC_14$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_14/E[0]                                                                       |                                                                  |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_16/stage1_mac_1_valC_16$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_11/E[0]                                                                       | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_23/stage1_mac_0_valC_23$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_10/E[0]                                                                       |                                                                  |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_10/stage1_mac_1_valC_10$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1/E[0]                                                                          |                                                                  |                7 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1/stage1_mac_1_valC_0$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_4/stage1_mac_1_red_4$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_4/E[0]                                                                        |                                                                  |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_8/stage1_mac_1_red_8$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_4/stage1_mac_1_valC_4$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_2/stage1_mac_1_valC_2$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_15/stage1_mac_0_valC_15$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_6/stage1_mac_1_red_6$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_6/stage1_mac_1_valC_6$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_15/E[0]                                                                       |                                                                  |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_18/stage1_mac_1_valC_18$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_9/stage1_mac_0_red_9$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_24/stage1_mac_1_red_24$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_22/stage1_mac_1_red_22$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_18/E[0]                                                                       |                                                                  |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_20/stage1_mac_1_red_20$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_2/stage1_mac_1_red_2$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_18/stage1_mac_1_red_18$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             22 |
|  CLK_IBUF_BUFG | stage1_mac_0_7/E[0]                                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             22 |
|  CLK_IBUF_BUFG | stage1_46/E[0]                                                                             |                                                                  |                5 |             23 |
|  CLK_IBUF_BUFG | stage1_22/E[0]                                                                             |                                                                  |                4 |             23 |
|  CLK_IBUF_BUFG | stage1_20/E[0]                                                                             |                                                                  |                4 |             23 |
|  CLK_IBUF_BUFG | stage1_36/E[0]                                                                             |                                                                  |                4 |             23 |
|  CLK_IBUF_BUFG | stage1_28/E[0]                                                                             |                                                                  |                5 |             23 |
|  CLK_IBUF_BUFG | stage1_24/E[0]                                                                             |                                                                  |                6 |             23 |
|  CLK_IBUF_BUFG | stage1_mac_0_3/E[0]                                                                        |                                                                  |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_3/stage1_mac_0_valC_3$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_4/E[0]                                                                        |                                                                  |                8 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_7/E[0]                                                                        |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_9/E[0]                                                                        |                                                                  |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_23/E[0]                                                                       |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_17/E[0]                                                                       |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_5/E[0]                                                                        |                                                                  |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_24/E[0]                                                                       |                                                                  |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_5/stage1_mac_0_red_5$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_1/E[0]                                                                        |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_11/E[0]                                                                       |                                                                  |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_22/E[0]                                                                       |                                                                  |                8 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_15/E[0]                                                                       |                                                                  |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_21/E[0]                                                                       |                                                                  |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_21/stage1_mac_0_valC_21$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_13/E[0]                                                                       |                                                                  |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_8/E[0]                                                                        |                                                                  |                3 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_21/E[0]                                                                       |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_19/E[0]                                                                       |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_6/E[0]                                                                        |                                                                  |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_5/E[0]                                                                        |                                                                  |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_3/E[0]                                                                        |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_8/stage1_mac_0_red_8$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_6/stage1_mac_0_red_6$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_1/stage1_mac_0_red_1$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_4/stage1_mac_0_red_4$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_3/stage1_mac_0_red_3$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_22/stage1_mac_0_red_22$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_21/stage1_mac_0_red_21$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_20/stage1_mac_0_red_20$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_19/stage1_mac_0_red_19$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_2/stage1_mac_0_red_2$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_18/stage1_mac_0_red_18$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_17/stage1_mac_0_red_17$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_16/stage1_mac_0_red_16$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_14/stage1_mac_0_red_14$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_13/stage1_mac_0_red_13$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_12/stage1_mac_0_red_12$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_10/stage1_mac_0_red_10$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_0/stage1_mac_0_red$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_10/E[0]                                                                       |                                                                  |                8 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_16/E[0]                                                                       |                                                                  |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_17/stage1_mac_0_valC_17$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_13/E[0]                                                                       |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_17/E[0]                                                                       |                                                                  |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_1/stage1_mac_1_red_1$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_11/stage1_mac_1_red_11$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_13/stage1_mac_1_red_13$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_15/stage1_mac_1_red_15$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_17/stage1_mac_1_red_17$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_19/stage1_mac_1_red_19$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_21/stage1_mac_1_red_21$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_13/stage1_mac_0_valC_13$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_1/E[0]                                                                        |                                                                  |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_1/stage1_mac_0_valC_1$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0/E[0]                                                                          |                                                                  |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_23/stage1_mac_1_red_23$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_18/E[0]                                                                       |                                                                  |                6 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_3/stage1_mac_1_red_3$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                3 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_14/E[0]                                                                       |                                                                  |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_9/stage1_mac_1_red_9$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_7/stage1_mac_1_red_7$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_instream_5/stage1_mac_1_red_5$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_12/E[0]                                                                       |                                                                  |                5 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_5/stage1_mac_0_valC_5$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_19/stage1_mac_0_valC_19$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_19/E[0]                                                                       |                                                                  |                7 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_2/E[0]                                                                        |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_20/E[0]                                                                       |                                                                  |                4 |             24 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_instream_24/stage1_mac_0_red_24$EN                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_12/stage1_mac_0_valC_12$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_18/stage1_mac_0_valC_18$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_14/stage1_mac_0_valC_14$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_21/stage1_mac_1_valC_21$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_8/stage1_mac_0_valC_8$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_17/stage1_mac_1_valC_17$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_22/stage1_mac_0_valC_22$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_20/stage1_mac_0_valC_20$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_19/stage1_mac_1_valC_19$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_9/stage1_mac_1_valC_9$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_10/stage1_mac_0_valC_10$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_11/stage1_mac_1_valC_11$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0/stage1_mac_0_valC_0$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_2/stage1_mac_0_valC_2$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_3/stage1_mac_1_valC_3$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_1/stage1_mac_1_valC_1$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_6/stage1_mac_0_valC_6$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_5/stage1_mac_1_valC_5$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_7/stage1_mac_1_valC_7$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_4/stage1_mac_0_valC_4$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_15/stage1_mac_1_valC_15$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_24/stage1_mac_0_valC_24$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_13/stage1_mac_1_valC_13$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_1_23/stage1_mac_1_valC_23$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_mac_0_16/stage1_mac_0_valC_16$EN                                                    | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             25 |
|  CLK_IBUF_BUFG | stage1_instream_0/WILL_FIRE_RL_stage1_accumulate                                           | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               11 |             26 |
|  CLK_IBUF_BUFG | stage_instream_0/WILL_FIRE_RL_stage_accumulate                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             26 |
|  CLK_IBUF_BUFG | stage1_19/E[0]                                                                             |                                                                  |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_18/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_10/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__6_n_0               |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_16/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_20/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_0/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_2/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_2_1_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__5_n_0               |                                                                  |                9 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_4_0_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__1_n_0               |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_22/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__4_n_0               |                                                                  |                9 |             27 |
|  CLK_IBUF_BUFG | stage1_13/E[0]                                                                             |                                                                  |                6 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_4_1_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__2_n_0               |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_21/E[0]                                                                             |                                                                  |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_1_1_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__7_n_0               |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_12/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_3_1_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__3_n_0               |                                                                  |               10 |             27 |
|  CLK_IBUF_BUFG | stage1_31/E[0]                                                                             |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_14/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_24/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_23/E[0]                                                                             |                                                                  |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_1_0_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__8_n_0               |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_33/E[0]                                                                             |                                                                  |                6 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_0_1_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__9_n_0               |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_32/E[0]                                                                             |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_4/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_6/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_30/E[0]                                                                             |                                                                  |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_34/E[0]                                                                             |                                                                  |                7 |             27 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_0_0_memory_serverAdapterB_outDataCore/D_OUT[26]_i_1__10_n_0              |                                                                  |                7 |             27 |
|  CLK_IBUF_BUFG | stage1_29/E[0]                                                                             |                                                                  |                9 |             27 |
|  CLK_IBUF_BUFG | stage1_37/E[0]                                                                             |                                                                  |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_39/E[0]                                                                             |                                                                  |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_27/E[0]                                                                             |                                                                  |                6 |             27 |
|  CLK_IBUF_BUFG | stage1_25/E[0]                                                                             |                                                                  |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_35/E[0]                                                                             |                                                                  |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_26/E[0]                                                                             |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_45/E[0]                                                                             |                                                                  |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_43/E[0]                                                                             |                                                                  |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_41/E[0]                                                                             |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_14/E[0]                                                                             |                                                                  |                7 |             27 |
|  CLK_IBUF_BUFG | stage1_51/E[0]                                                                             |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_15/E[0]                                                                             |                                                                  |                6 |             27 |
|  CLK_IBUF_BUFG | stage1_49/E[0]                                                                             |                                                                  |                4 |             27 |
|  CLK_IBUF_BUFG | stage1_47/E[0]                                                                             |                                                                  |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_57/E[0]                                                                             |                                                                  |                7 |             27 |
|  CLK_IBUF_BUFG | stage1_55/E[0]                                                                             |                                                                  |                7 |             27 |
|  CLK_IBUF_BUFG | stage1_53/E[0]                                                                             |                                                                  |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_61/E[0]                                                                             |                                                                  |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_16/E[0]                                                                             |                                                                  |                9 |             27 |
|  CLK_IBUF_BUFG | stage1_59/E[0]                                                                             |                                                                  |                8 |             27 |
|  CLK_IBUF_BUFG | stage1_17/E[0]                                                                             |                                                                  |                5 |             27 |
|  CLK_IBUF_BUFG | stage1_18/E[0]                                                                             |                                                                  |                7 |             27 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_15/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             28 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_11/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             28 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_8/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                4 |             28 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_23/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             28 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_7/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             28 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_9/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             28 |
|  CLK_IBUF_BUFG | stage_mac_0_10/E[0]                                                                        |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_22/stage_mac_1_valC_22$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_58/E[0]                                                                              |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_59/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_13/E[0]                                                                        |                                                                  |               10 |             32 |
|  CLK_IBUF_BUFG | stage_49/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_13/stage_mac_0_valC_13$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_12/E[0]                                                                        |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_12/stage_mac_0_valC_12$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_11/E[0]                                                                        |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_48/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_60/E[0]                                                                              |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_11/stage_mac_0_valC_11$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_56/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_61/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_10/stage_mac_0_valC_10$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_62/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_52/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_1/E[0]                                                                         |                                                                  |               11 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_1/stage_mac_0_valC_1$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0/E[0]                                                                           |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_53/E[0]                                                                              |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_47/E[0]                                                                              |                                                                  |               10 |             32 |
|  CLK_IBUF_BUFG | stage_46/E[0]                                                                              |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_54/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_55/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_57/E[0]                                                                              |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_13/E[0]                                                                        |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_19/stage_mac_1_valC_19$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_19/E[0]                                                                        |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_2/stage_mac_1_valC_2$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_2/E[0]                                                                         |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_20/stage_mac_1_valC_20$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_20/E[0]                                                                        |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_21/stage_mac_1_valC_21$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_21/E[0]                                                                        |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_12/stage_mac_1_valC_12$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_12/E[0]                                                                        |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_13/stage_mac_1_valC_13$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_18/E[0]                                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_14/stage_mac_1_valC_14$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_14/E[0]                                                                        |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_15/stage_mac_1_valC_15$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_15/E[0]                                                                        |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_16/stage_mac_1_valC_16$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_16/E[0]                                                                        |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_17/stage_mac_1_valC_17$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_17/E[0]                                                                        |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_196/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_197/E[0]                                                                   |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_22/E[0]                                                                        |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_196/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_197/E[0]                                                                   |                                                                  |               12 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_6/stage_mac_1_valC_6$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_6/E[0]                                                                         |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_7/stage_mac_1_valC_7$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_7/E[0]                                                                         |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_8/stage_mac_1_valC_8$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_8/E[0]                                                                         |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_9/stage_mac_1_valC_9$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_9/E[0]                                                                         |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_2_0_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1__7_n_0                |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1/stage_mac_1_valC_0$EN                                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_23/stage_mac_1_valC_23$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_23/E[0]                                                                        |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_24/stage_mac_1_valC_24$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_24/E[0]                                                                        |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_3/stage_mac_1_valC_3$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_3/E[0]                                                                         |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_4/stage_mac_1_valC_4$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_4/E[0]                                                                         |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_5/stage_mac_1_valC_5$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_5/E[0]                                                                         |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_23/E[0]                                                                        |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_19/stage_mac_0_valC_19$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_19/E[0]                                                                        |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_2/stage_mac_0_valC_2$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_2/E[0]                                                                         |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_20/stage_mac_0_valC_20$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_20/E[0]                                                                        |                                                                  |               10 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_21/stage_mac_0_valC_21$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_21/E[0]                                                                        |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_22/stage_mac_0_valC_22$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_22/E[0]                                                                        |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_23/stage_mac_0_valC_23$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_7/E[0]                                                                         |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_14/stage_mac_0_valC_14$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_14/E[0]                                                                        |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_15/stage_mac_0_valC_15$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_15/E[0]                                                                        |                                                                  |               11 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_16/stage_mac_0_valC_16$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_16/E[0]                                                                        |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_17/stage_mac_0_valC_17$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_17/E[0]                                                                        |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_18/stage_mac_0_valC_18$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_18/E[0]                                                                        |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_24/stage_mac_0_valC_24$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1/E[0]                                                                           |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_1/stage_mac_1_valC_1$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_1/E[0]                                                                         |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_10/stage_mac_1_valC_10$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_10/E[0]                                                                        |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_11/stage_mac_1_valC_11$EN                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_11/E[0]                                                                        |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_8/stage_mac_0_valC_8$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_8/E[0]                                                                         |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_9/stage_mac_0_valC_9$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_9/E[0]                                                                         |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0/stage_mac_0_valC_0$EN                                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_24/E[0]                                                                        |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_3/stage_mac_0_valC_3$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_3/E[0]                                                                         |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_4/stage_mac_0_valC_4$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_4/E[0]                                                                         |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_5/stage_mac_0_valC_5$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_5/E[0]                                                                         |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_6/stage_mac_0_valC_6$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_6/E[0]                                                                         |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_7/stage_mac_0_valC_7$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_18/stage_mac_1_red_18$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_23/stage_mac_1_red_23$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_22/stage_mac_1_red_22$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_21/stage_mac_1_red_21$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_1/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_20/stage_mac_1_red_20$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_2/stage_mac_1_red_2$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_19/stage_mac_1_red_19$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_18/d1di                                                           |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_24/stage_mac_1_red_24$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_17/stage_mac_1_red_17$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_16/stage_mac_1_red_16$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_15/stage_mac_1_red_15$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_14/stage_mac_1_red_14$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_13/stage_mac_1_red_13$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_12/stage_mac_1_red_12$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_11/stage_mac_1_red_11$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_13/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_1_0_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1__8_n_0                |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_0_1_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1__0_n_0                |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_0_0_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1__1_n_0                |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_5/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_3/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_19/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_21/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_17/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_10/stage_mac_1_red_10$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_9/stage_mac_1_red_9$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_8/stage_mac_1_red_8$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_7/stage_mac_1_red_7$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_6/stage_mac_1_red_6$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_5/stage_mac_1_red_5$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_4/stage_mac_1_red_4$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_3/stage_mac_1_red_3$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_10/stage_mac_0_red_10$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_18/stage_mac_0_red_18$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_17/stage_mac_0_red_17$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_16/stage_mac_0_red_16$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_15/stage_mac_0_red_15$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_14/stage_mac_0_red_14$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_13/stage_mac_0_red_13$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_12/stage_mac_0_red_12$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_11/stage_mac_0_red_11$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_19/stage_mac_0_red_19$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_1/stage_mac_0_red_1$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_0/stage_mac_0_red$EN                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_forward_1/d1di                                                                       |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_forward_1/stage_recvData_1$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_forward_0/d1di                                                                       |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_forward_0/stage_recvData_0$EN                                                        | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | forward_0/p_234_in                                                                         | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_50/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_2/stage_mac_0_red_2$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_20/stage_mac_0_red_20$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_21/stage_mac_0_red_21$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_22/stage_mac_0_red_22$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_23/stage_mac_0_red_23$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_24/stage_mac_0_red_24$EN                                          | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_3/stage_mac_0_red_3$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_4/stage_mac_0_red_4$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_5/stage_mac_0_red_5$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_6/stage_mac_0_red_6$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_7/stage_mac_0_red_7$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_8/stage_mac_0_red_8$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             32 |
|  CLK_IBUF_BUFG | stage_mac_0_red_instream_9/stage_mac_0_red_9$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_0/stage_mac_1_red$EN                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             32 |
|  CLK_IBUF_BUFG | stage_mac_1_red_instream_1/stage_mac_1_red_1$EN                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             32 |
|  CLK_IBUF_BUFG | stage_42/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_38/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_3_1_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1__4_n_0                |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_45/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_44/E[0]                                                                              |                                                                  |                4 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_4_0_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1__2_n_0                |                                                                  |               10 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_4_1_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1__3_n_0                |                                                                  |               10 |             32 |
|  CLK_IBUF_BUFG | stage_24/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_25/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_40/E[0]                                                                              |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_41/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_39/E[0]                                                                              |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_43/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_26/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_16/E[0]                                                                              |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_17/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_18/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_15/E[0]                                                                              |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_14/E[0]                                                                              |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_13/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_19/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_20/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_3/d1di_0                                                                             | stage1_instream_1/data1_reg[31]_i_1__106_n_0                     |                5 |             32 |
|  CLK_IBUF_BUFG | stage_33/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_34/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1_n_0                   |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_35/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_36/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_37/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_27/E[0]                                                                              |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_28/E[0]                                                                              |                                                                  |                7 |             32 |
|  CLK_IBUF_BUFG | stage_29/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage_3/WILL_FIRE_RL_blur                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             32 |
|  CLK_IBUF_BUFG | stage_3/d1di                                                                               | stage1_instream_0/data1_reg[31]_i_1__105_n_0                     |                6 |             32 |
|  CLK_IBUF_BUFG | stage_30/E[0]                                                                              |                                                                  |               11 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_2_1_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1__6_n_0                |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_31/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_21/E[0]                                                                              |                                                                  |                6 |             32 |
|  CLK_IBUF_BUFG | stage_51/E[0]                                                                              |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_22/E[0]                                                                              |                                                                  |                5 |             32 |
|  CLK_IBUF_BUFG | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/D_OUT[31]_i_1__5_n_0                |                                                                  |               11 |             32 |
|  CLK_IBUF_BUFG | stage_32/E[0]                                                                              |                                                                  |                9 |             32 |
|  CLK_IBUF_BUFG | stage_23/E[0]                                                                              |                                                                  |                8 |             32 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_0/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             33 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_18/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_24/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_17/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_10/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_14/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_7/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_3/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_12/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_18/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_16/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_20/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_2/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_23/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_22/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_13/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_4/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_6/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_0_instreamB_8/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_5/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_9/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_15/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_1/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_11/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_19/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             33 |
|  CLK_IBUF_BUFG | stage1_mac_1_instreamB_21/E[0]                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             33 |
|  CLK_IBUF_BUFG | stage_7/WEA[0]                                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               10 |             35 |
|  CLK_IBUF_BUFG | stage_4/WEA[0]                                                                             | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             35 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_9/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_6/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_16/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_10/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_11/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_12/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_12/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_0/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_15/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_14/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_13/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_19/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_18/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_17/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_5/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_21/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_20/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_2/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               10 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_22/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_4/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               10 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_3/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_24/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_23/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_8/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_7/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_0_instreamB_1/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               10 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_21/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_4/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               10 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_5/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_6/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_7/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_22/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_9/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_23/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_24/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_3/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_19/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_2/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_20/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_17/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_14/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_15/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                8 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_16/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                9 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_11/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_8/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_13/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                5 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_0/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_1/E[0]                                                               | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                7 |             37 |
|  CLK_IBUF_BUFG | stage_mac_1_instreamB_10/E[0]                                                              | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |                6 |             37 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage_instream_1/stage_data_1_reg[12][0]                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               10 |             40 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_2_1_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage_collPulse/stage_12$EN                                                                | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               11 |             40 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_1_1_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_1_0_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_0_1_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_0_0_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_4_0_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_4_1_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_3_1_memory_serverAdapterB_outDataCore/p_0_in10_out                       |                                                                  |                5 |             40 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_195/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               12 |             44 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_195/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               12 |             44 |
|  CLK_IBUF_BUFG | stage_lineBuffer_1_0_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage_lineBuffer_0_1_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage_lineBuffer_2_0_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage_lineBuffer_0_0_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage_lineBuffer_2_1_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage_lineBuffer_3_1_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage_lineBuffer_4_0_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage_lineBuffer_4_1_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/p_0_in10_out                        |                                                                  |                6 |             48 |
|  CLK_IBUF_BUFG | stage1_9/stage1_13$EN_send                                                                 | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               45 |             48 |
|  CLK_IBUF_BUFG | stage_9/stage_13$EN_send                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               36 |             49 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_0_1_memory_serverAdapterB_outDataCore/p_0_in206_out                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               16 |             54 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_4_1_memory_serverAdapterB_outDataCore/p_0_in233_out                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               17 |             54 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_3_1_memory_serverAdapterB_outDataCore/p_0_in164_out                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               19 |             54 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_2_1_memory_serverAdapterB_outDataCore/p_0_in178_out                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               21 |             54 |
|  CLK_IBUF_BUFG | stage1_lineBuffer_1_1_memory_serverAdapterB_outDataCore/p_0_in192_out                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               17 |             54 |
|  CLK_IBUF_BUFG | stage_mac_0_red_195/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               16 |             64 |
|  CLK_IBUF_BUFG | stage_lineBuffer_0_1_memory_serverAdapterB_outDataCore/p_0_in148_out                       | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               19 |             64 |
|  CLK_IBUF_BUFG | stage1_instream_1/stage1_data_0$EN                                                         | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               16 |             64 |
|  CLK_IBUF_BUFG | stage_lineBuffer_4_1_memory_serverAdapterB_outDataCore/p_0_in248_out                       | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               20 |             64 |
|  CLK_IBUF_BUFG | stage_lineBuffer_3_1_memory_serverAdapterB_outDataCore/p_0_in106_out                       | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               19 |             64 |
|  CLK_IBUF_BUFG | stage_lineBuffer_2_1_memory_serverAdapterB_outDataCore/p_0_in120_out                       | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               17 |             64 |
|  CLK_IBUF_BUFG | stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/p_0_in134_out                       | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               20 |             64 |
|  CLK_IBUF_BUFG | stage_mac_1_red_195/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               16 |             64 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_194/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               25 |             93 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_194/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               25 |             93 |
|  CLK_IBUF_BUFG | stage_mac_0_red_194/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               32 |            128 |
|  CLK_IBUF_BUFG | stage_mac_1_red_194/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               32 |            128 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_193/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               49 |            186 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_193/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               50 |            186 |
|  CLK_IBUF_BUFG | stage_mac_0_red_193/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               64 |            256 |
|  CLK_IBUF_BUFG | stage_mac_1_red_193/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               64 |            256 |
|  CLK_IBUF_BUFG | stage1_mac_1_red_192/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               89 |            369 |
|  CLK_IBUF_BUFG | stage1_mac_0_red_192/E[0]                                                                  | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |               94 |            374 |
|  CLK_IBUF_BUFG | stage_mac_0_red_192/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |              128 |            512 |
|  CLK_IBUF_BUFG | stage_mac_1_red_192/E[0]                                                                   | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |              128 |            512 |
|  CLK_IBUF_BUFG | stage1_collPulse/E[0]                                                                      | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |              275 |            866 |
|  CLK_IBUF_BUFG | stage_collPulse/E[0]                                                                       | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |              331 |           1024 |
|  CLK_IBUF_BUFG |                                                                                            | stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore/p_0_in__0 |              333 |           1050 |
|  CLK_IBUF_BUFG |                                                                                            |                                                                  |             1978 |           6545 |
+----------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


