
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 14 03:41:47 2025
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Fri Mar 14 03:42:07 2025
viaInitial ends at Fri Mar 14 03:42:07 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/Git_organized_folder/ECE260B_course_project/pnr/part3_hier/pnr_2_SRAM_V2/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/Git_organized_folder/ECE260B_course_project/pnr/part3_hier/pnr_2_SRAM_V2/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.37min, fe_mem=467.3M) ***
*** Begin netlist parsing (mem=467.3M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.out.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22685 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22685 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22687 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22687 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22689 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22689 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 477.270M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=477.3M) ***
Set top cell to core.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 19173 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 543.102M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:13.5, real=0:00:23.0, peak res=296.7M, current mem=666.3M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=311.9M, current mem=683.5M)
Current (total cpu=0:00:13.5, real=0:00:23.0, peak res=311.9M, current mem=683.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          135  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            6  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1909 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
19176 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
19176 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 1 bottom 1 left 1 right 1} -width {top 2 bottom 2 left 2 right 2} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 858.0M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 15 -spacing 2 -layer M5 -width 1 -nets { VSS VDD } -direction horizontal -start 30 -stop 600

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 28 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 858.0M) ***
<CMD> setObjFPlanBox Instance kmem_instance 50 200 250 375
<CMD> setObjFPlanBox Instance qmem_instance 50 400 250 600
<CMD> setObjFPlanBox Instance psum_mem_instance 350 25 550 225
<CMD> addHaloToBlock {3 3 3 3} qmem_instance
<CMD> addHaloToBlock {3 3 3 3} kmem_instance
<CMD> addHaloToBlock {3 3 3 3} psum_mem_instance
<CMD> addRing -nets {VDD VSS} -type block_rings -around each_block -layer {top M1 bottom M1 left M2 right M2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (46.00, 396.83) (215.80, 397.83)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (42.50, 192.50) (219.30, 192.70)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (42.50, 393.83) (219.30, 394.83)
The power planner created 20 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 859.0M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst psum_mem_instance -verbose -overrid
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar 14 03:42:17 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/Git_organized_folder/ECE260B_course_project/pnr/part3_hier/pnr_2_SRAM_V2
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1553.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 129 used
Read in 131 components
  128 core components: 128 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 270 logical pins
Read in 4 blockages
Read in 270 nets
Read in 2 special nets, 2 routed
Read in 262 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (216.300, 362.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (216.300, 395.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (216.300, 362.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (216.300, 395.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (216.300, 362.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 362.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 362.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (44.900, 362.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (216.300, 395.035), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (44.900, 395.035), it will not be connected.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (346.000, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (515.200, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 360.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 360.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 396.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (346.000, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 396.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (346.000, 184.435), it will not be connected.
**WARN: (EMS-27):	Message (IMPSR-481) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 6
  Number of Stripe ports routed: 0
  Number of Core ports routed: 916  open: 268
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 595
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1623.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 134 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar 14 03:42:17 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar 14 03:42:17 2025

sroute post-processing starts at Fri Mar 14 03:42:17 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar 14 03:42:17 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 20.20 megs
sroute: Total Peak Memory used = 879.22 megs
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 268 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=879.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> flipOrRotateObject -rotate R90 -name qmem_instance
<CMD> flipOrRotateObject -rotate R90 -name kmem_instance
<CMD> flipOrRotateObject -rotate R90 -name psum_mem_instance
<CMD> flipOrRotateObject -rotate R90 -name psum_mem_instance
<CMD> flipOrRotateObject -flip MY -name psum_mem_instance
<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOPins false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.26302 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1111.19 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1111.2M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.5) (Real : 0:00:05.0) (mem : 1111.2M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 337 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :      5 instances of type 'INVD2' removed
*       :      7 instances of type 'INVD1' removed
*       :     15 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND3' removed
*       :     11 instances of type 'CKND2' removed
*       :    159 instances of type 'CKBD4' removed
*       :     13 instances of type 'CKBD2' removed
*       :     22 instances of type 'CKBD1' removed
*       :      7 instances of type 'BUFFD8' removed
*       :      1 instance  of type 'BUFFD6' removed
*       :      7 instances of type 'BUFFD4' removed
*       :     72 instances of type 'BUFFD2' removed
*       :      4 instances of type 'BUFFD1' removed
*       :      9 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=18842 (0 fixed + 18842 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=21381 #term=70386 #term/net=3.29, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=244
stdCell: 18842 single + 0 double + 0 multi
Total standard cell length = 44.5782 (mm), area = 0.0802 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.350.
Density for the design = 0.350.
       = stdcell_area 222891 sites (80241 um^2) / alloc_area 637252 sites (229411 um^2).
Pin Density = 0.07974.
            = total # of pins 70386 / total area 882660.
=== lastAutoLevel = 10 
End delay calculation. (MEM=1125.86 CPU=0:00:02.2 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.880e+05 (8.18e+04 1.06e+05)
              Est.  stn bbox = 1.982e+05 (8.63e+04 1.12e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1125.9M
Iteration  2: Total net bbox = 1.880e+05 (8.18e+04 1.06e+05)
              Est.  stn bbox = 1.982e+05 (8.63e+04 1.12e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1125.9M
Iteration  3: Total net bbox = 1.745e+05 (8.87e+04 8.58e+04)
              Est.  stn bbox = 1.992e+05 (1.04e+05 9.51e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1125.9M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1241.45 CPU=0:00:02.1 REAL=0:00:02.0)
Iteration  4: Total net bbox = 2.022e+05 (9.17e+04 1.10e+05)
              Est.  stn bbox = 2.354e+05 (1.11e+05 1.25e+05)
              cpu = 0:00:22.9 real = 0:00:23.0 mem = 1279.7M
Iteration  5: Total net bbox = 2.022e+05 (9.17e+04 1.10e+05)
              Est.  stn bbox = 2.354e+05 (1.11e+05 1.25e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.7M
Iteration  6: Total net bbox = 2.624e+05 (1.06e+05 1.56e+05)
              Est.  stn bbox = 3.074e+05 (1.29e+05 1.79e+05)
              cpu = 0:00:18.9 real = 0:00:19.0 mem = 1279.7M
Iteration  7: Total net bbox = 4.005e+05 (1.98e+05 2.02e+05)
              Est.  stn bbox = 4.584e+05 (2.31e+05 2.28e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.7M
Iteration  8: Total net bbox = 4.005e+05 (1.98e+05 2.02e+05)
              Est.  stn bbox = 4.584e+05 (2.31e+05 2.28e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.7M
Iteration  9: Total net bbox = 4.990e+05 (2.48e+05 2.51e+05)
              Est.  stn bbox = 5.728e+05 (2.89e+05 2.84e+05)
              cpu = 0:00:40.7 real = 0:00:41.0 mem = 1279.7M
Iteration 10: Total net bbox = 4.990e+05 (2.48e+05 2.51e+05)
              Est.  stn bbox = 5.728e+05 (2.89e+05 2.84e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.7M
Iteration 11: Total net bbox = 4.954e+05 (2.50e+05 2.45e+05)
              Est.  stn bbox = 5.690e+05 (2.92e+05 2.77e+05)
              cpu = 0:00:21.8 real = 0:00:21.0 mem = 1279.7M
Iteration 12: Total net bbox = 4.954e+05 (2.50e+05 2.45e+05)
              Est.  stn bbox = 5.690e+05 (2.92e+05 2.77e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.7M
Iteration 13: Total net bbox = 4.999e+05 (2.58e+05 2.42e+05)
              Est.  stn bbox = 5.741e+05 (3.00e+05 2.74e+05)
              cpu = 0:00:29.4 real = 0:00:30.0 mem = 1298.5M
Iteration 14: Total net bbox = 4.999e+05 (2.58e+05 2.42e+05)
              Est.  stn bbox = 5.741e+05 (3.00e+05 2.74e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.5M
Iteration 15: Total net bbox = 4.970e+05 (2.57e+05 2.40e+05)
              Est.  stn bbox = 5.693e+05 (2.98e+05 2.72e+05)
              cpu = 0:00:30.8 real = 0:00:31.0 mem = 1305.8M
Iteration 16: Total net bbox = 4.970e+05 (2.57e+05 2.40e+05)
              Est.  stn bbox = 5.693e+05 (2.98e+05 2.72e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.8M
Finished Global Placement (cpu=0:02:47, real=0:02:47, mem=1305.8M)
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:03:20 mem=1142.0M) ***
Total net bbox length = 4.970e+05 (2.565e+05 2.405e+05) (ext = 1.208e+05)
Move report: Detail placement moves 18842 insts, mean move: 1.15 um, max move: 30.16 um
	Max move on inst (U45): (45.21, 235.76) --> (15.80, 235.00)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1143.8MB
Summary Report:
Instances move: 18842 (out of 18842 movable)
Mean displacement: 1.15 um
Max displacement: 30.16 um (Instance: U45) (45.2075, 235.757) -> (15.8, 235)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 4.879e+05 (2.451e+05 2.428e+05) (ext = 1.207e+05)
Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1143.8MB
*** Finished refinePlace (0:03:23 mem=1143.8M) ***
*** Finished Initial Placement (cpu=0:02:55, real=0:02:55, mem=1143.8M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1798 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21372  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21372 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21372 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.073778e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 69606
[NR-eagl] Layer2(M2)(V) length: 1.472582e+05um, number of vias: 95255
[NR-eagl] Layer3(M3)(H) length: 1.485944e+05um, number of vias: 6062
[NR-eagl] Layer4(M4)(V) length: 6.561860e+04um, number of vias: 1840
[NR-eagl] Layer5(M5)(H) length: 3.092379e+04um, number of vias: 919
[NR-eagl] Layer6(M6)(V) length: 2.173872e+04um, number of vias: 70
[NR-eagl] Layer7(M7)(H) length: 1.927700e+03um, number of vias: 66
[NR-eagl] Layer8(M8)(V) length: 1.376000e+03um, number of vias: 0
[NR-eagl] Total length: 4.174374e+05um, number of vias: 173818
[NR-eagl] End Peak syMemory usage = 1146.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.80 seconds
**placeDesign ... cpu = 0: 3: 1, real = 0: 3: 2, mem = 1143.3M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**WARN: (IMPOPT-576):	244 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	mem_in[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[60] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[57] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[56] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[53] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[52] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[50] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[49] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[48] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[46] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[45] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[44] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1153.3M, totSessionCpu=0:03:26 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1153.3M)
Extraction called for design 'core' of instances=18845 and nets=21566 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1153.328M)
** Profile ** Start :  cpu=0:00:00.0, mem=1153.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1153.3M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[62]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[61]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[57]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[53]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[45]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[44]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27):	Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
End delay calculation. (MEM=1249.66 CPU=0:00:02.6 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1249.7M) ***
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:03:30 mem=1249.7M)
** Profile ** Overall slacks :  cpu=0:00:03.8, mem=1249.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1249.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -16.096 |
|           TNS (ns):| -3559.1 |
|    Violating Paths:|  2980   |
|          All Paths:|  3795   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    120 (120)     |   -0.421   |    120 (120)     |
|   max_tran     |    124 (3600)    |   -7.297   |    124 (3600)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 34.339%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1249.7M
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1195.2M, totSessionCpu=0:03:31 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1197.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1197.2M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 18845

Instance distribution across the VT partitions:

 LVT : inst = 7000 (37.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 7000 (37.1%)

 HVT : inst = 11842 (62.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 11842 (62.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  21439
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.31MB/937.31MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.60MB/937.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.64MB/937.64MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT)
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 10%
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 20%
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 30%
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 40%
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 50%
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 60%
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 70%
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 80%
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 90%

Finished Levelizing
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT)

Starting Activity Propagation
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 10%
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT): 20%

Finished Activity Propagation
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=938.61MB/938.61MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 03:46:05 (2025-Mar-14 10:46:05 GMT)
 ... Calculating leakage power
2025-Mar-14 03:46:06 (2025-Mar-14 10:46:06 GMT): 10%
2025-Mar-14 03:46:06 (2025-Mar-14 10:46:06 GMT): 20%
2025-Mar-14 03:46:06 (2025-Mar-14 10:46:06 GMT): 30%
2025-Mar-14 03:46:06 (2025-Mar-14 10:46:06 GMT): 40%

Finished Calculating power
2025-Mar-14 03:46:06 (2025-Mar-14 10:46:06 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.77MB/938.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.77MB/938.77MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=938.80MB/938.80MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 03:46:06 (2025-Mar-14 10:46:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.77770222
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1559       20.04
Macro                                  0           0
IO                                     0           0
Combinational                     0.6218       79.96
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.7777         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7777         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Total Cap: 	1.34459e-10 F
* 		Total instances in design: 18845
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.777702 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18842 cells ( 100.000000%) , 0.777702 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=938.82MB/938.82MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -16.196 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.774 mW
Resizable instances =  18842 (100.0%), leakage = 0.774 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   7000 (37.1%), lkg = 0.251 mW (32.4%)
   -ve slk =   6934 (36.8%), lkg = 0.250 mW (32.3%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  11842 (62.8%), lkg = 0.523 mW (67.6%)
   -ve slk =  10994 (58.3%), lkg = 0.513 mW (66.3%)

OptMgr: Begin forced downsizing
OptMgr: 6667 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1260.32 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.2  real=0:00:04.0  mem= 1260.3M) ***
OptMgr: Design WNS: -16.196 ns
OptMgr: 1924 (29%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -16.196 ns

Design leakage power (state independent) = 0.714 mW
Resizable instances =  18842 (100.0%), leakage = 0.714 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   3081 (16.3%), lkg = 0.123 mW (17.2%)
   -ve slk =   3074 (16.3%), lkg = 0.123 mW (17.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  15761 (83.6%), lkg = 0.592 mW (82.8%)
   -ve slk =  14917 (79.2%), lkg = 0.582 mW (81.4%)


Summary: cell sizing

 4743 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4743       4743

    2 instances changed cell type from        AN2D1   to    CKAN2D0
   18 instances changed cell type from       AN2XD1   to    CKAN2D0
  219 instances changed cell type from       AO21D1   to     AO21D0
    5 instances changed cell type from      AOI21D1   to    AOI21D0
    8 instances changed cell type from      CKAN2D1   to    CKAN2D0
  328 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  145 instances changed cell type from      CKND2D1   to    CKND2D0
  167 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
   50 instances changed cell type from       IND2D1   to     IND2D0
  135 instances changed cell type from       INR2D1   to     INR2D0
    1 instances changed cell type from       INR2D1   to    INR2XD0
   40 instances changed cell type from       INR2D2   to    INR2XD1
   26 instances changed cell type from      INR2XD0   to     INR2D0
  152 instances changed cell type from        INVD1   to      CKND0
    3 instances changed cell type from      IOA21D1   to    IOA21D0
    4 instances changed cell type from     MOAI22D1   to   MOAI22D0
   10 instances changed cell type from        ND2D0   to    CKND2D0
   79 instances changed cell type from        ND2D1   to    CKND2D0
   93 instances changed cell type from        ND2D2   to    CKND2D2
   29 instances changed cell type from        ND2D3   to    CKND2D3
   35 instances changed cell type from        ND2D4   to    CKND2D4
    2 instances changed cell type from        ND2D8   to    CKND2D8
    1 instances changed cell type from        ND4D1   to      ND4D0
   43 instances changed cell type from        NR2D1   to      NR2D0
   19 instances changed cell type from        NR2D2   to     NR2XD1
   19 instances changed cell type from       NR2XD0   to      NR2D0
    6 instances changed cell type from       OA21D1   to     OA21D0
   23 instances changed cell type from      OAI21D1   to    OAI21D0
  902 instances changed cell type from      OAI22D1   to    OAI22D0
   29 instances changed cell type from        OR2D1   to      OR2D0
    3 instances changed cell type from       OR2XD1   to      OR2D0
 2108 instances changed cell type from       XNR2D1   to     XNR2D0
   39 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4743



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.06MB/954.06MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.06MB/954.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.06MB/954.06MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT)
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 10%
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 20%
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 30%
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 40%
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 50%
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 60%
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 70%
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 80%
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 90%

Finished Levelizing
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT)

Starting Activity Propagation
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT)
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 10%
2025-Mar-14 03:46:14 (2025-Mar-14 10:46:14 GMT): 20%

Finished Activity Propagation
2025-Mar-14 03:46:15 (2025-Mar-14 10:46:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=956.79MB/956.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 03:46:15 (2025-Mar-14 10:46:15 GMT)
 ... Calculating leakage power
2025-Mar-14 03:46:15 (2025-Mar-14 10:46:15 GMT): 10%
2025-Mar-14 03:46:15 (2025-Mar-14 10:46:15 GMT): 20%
2025-Mar-14 03:46:15 (2025-Mar-14 10:46:15 GMT): 30%
2025-Mar-14 03:46:15 (2025-Mar-14 10:46:15 GMT): 40%

Finished Calculating power
2025-Mar-14 03:46:15 (2025-Mar-14 10:46:15 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=956.79MB/956.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=956.79MB/956.79MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=956.79MB/956.79MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 03:46:15 (2025-Mar-14 10:46:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.71776827
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1559       21.72
Macro                                  0           0
IO                                     0           0
Combinational                     0.5619       78.28
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.7178         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7178         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Total Cap: 	1.30846e-10 F
* 		Total instances in design: 18845
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.717768 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18842 cells ( 100.000000%) , 0.717768 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=957.56MB/957.56MB)

OptMgr: Leakage power optimization took: 11 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1384.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1384.5M)

Dont care observability instance removal run...
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U11 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U22 (OAI31D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U65 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U521 (NR3D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U523 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U524 (OAI31D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U525 (INVD0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U528 (MUX2ND0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U529 (INVD0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U532 (MUX2ND0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U534 (INVD0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U535 (INR4D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U537 (MUX2ND0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U539 (INR2D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U540 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U541 (OAI31D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U542 (INR2D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U543 (INR3D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U544 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U545 (OAI31D0)
Dont care observability instance removal limited due to other irremovable instances...
CPU of dont care observability instance removal run : 0:00:00.2 (mem :1384.5M)

Removed instances... 
	-Remove inst sfp_instance/U2129 (MUX2ND0) 
	-Remove inst sfp_instance/U2127 (MUX2ND0) 
	-Remove inst sfp_instance/U2126 (NR2D0) 
	-Remove inst sfp_instance/U2125 (MUX2ND0) 
	-Remove inst sfp_instance/U2077 (CKXOR2D0) 
	-Remove inst sfp_instance/U2068 (CKXOR2D0) 
	-Remove inst sfp_instance/U2067 (AOI21D0) 
	-Remove inst sfp_instance/U1497 (OA21D0) 
	-Remove inst sfp_instance/U1282 (AOI21D0) 
	-Remove inst sfp_instance/U1273 (OA21D0) 
	-Remove inst sfp_instance/U1268 (AOI21D0) 
	-Remove inst sfp_instance/U1262 (OA21D0) 
	-Remove inst sfp_instance/U1259 (AOI21D0) 
	-Remove inst sfp_instance/U1248 (OA21D0) 
	-Remove inst sfp_instance/U1004 (AOI21D0) 
	-Remove inst sfp_instance/U998 (NR2D0) 
	-Remove inst sfp_instance/U994 (NR2D0) 
	-Remove inst sfp_instance/U992 (INVD0) 
	-Remove inst sfp_instance/U991 (CKND2D0) 
	-Remove inst sfp_instance/U987 (NR2D0) 
	-Remove inst sfp_instance/U984 (NR2D0) 
	-Remove inst sfp_instance/U980 (NR2D0) 
	-Remove inst sfp_instance/U975 (NR2D0) 
	-Remove inst sfp_instance/U966 (NR2D0) 
	-Remove inst sfp_instance/U954 (NR2D0) 
	-Remove inst sfp_instance/U951 (NR2D0) 
	-Remove inst sfp_instance/U728 (NR2D0) 
	-Remove inst sfp_instance/U113 (NR2D0) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_0_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_1_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_2_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_3_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_4_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_5_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_6_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_7_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_8_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_9_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_10_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_11_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_12_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_13_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_14_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_15_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_16_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_17_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_18_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_19_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_8_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_9_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_10_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_11_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_12_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_13_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_14_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_15_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_16_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_17_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_18_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U151 (OAI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U150 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U149 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U148 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U147 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U146 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U145 (MAOI22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U144 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U143 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U142 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U141 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U140 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U139 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U138 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U137 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U136 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U135 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U134 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U133 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U132 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U131 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U130 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U129 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U128 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U127 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U126 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U125 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U124 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U123 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U122 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U121 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U120 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U119 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U118 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U117 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U116 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U115 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U114 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U113 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U112 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U111 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U110 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U109 (OAI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U108 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U107 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U106 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U105 (AOI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U104 (OAI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U103 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U102 (OAI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U101 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U100 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U99 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U98 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U97 (NR3D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U96 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U95 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U94 (OAI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U93 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U92 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U91 (OAI22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U90 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U89 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U88 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U87 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U86 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U85 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U84 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U83 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U82 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U81 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U80 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U79 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U78 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U77 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U76 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U75 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U74 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U73 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U72 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U71 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U70 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U69 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U68 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U67 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U66 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U65 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U64 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U63 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U62 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U61 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U60 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U59 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U58 (AOI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U57 (AOI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U56 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U55 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U54 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U53 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U52 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U51 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U50 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U49 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U48 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U47 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U46 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U45 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U44 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U43 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U42 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U41 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U40 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U39 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U38 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U37 (AOI221D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U36 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U35 (OAI221D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U34 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U33 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U32 (OAI211D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U31 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U30 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U29 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U28 (INVD2) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U27 (INVD2) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U26 (INVD2) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U25 (OAI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U24 (ND2D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U23 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U22 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U21 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U20 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U19 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U18 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U17 (IND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U16 (IND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U15 (IND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U14 (CKND2D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U13 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U11 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U10 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U8 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U7 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U6 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U5 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U148 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U147 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U146 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U145 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U144 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U143 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U142 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U141 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U140 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U139 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U138 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U137 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U136 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U135 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U134 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U133 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U132 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U131 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U130 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U129 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U128 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U127 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U126 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U125 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U124 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U123 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U122 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U121 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U120 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U119 (CKND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U118 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U117 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U116 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U115 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U114 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U113 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U112 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U111 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U110 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U109 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U108 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U107 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U52 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U51 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U50 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U49 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U48 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U47 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U46 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U45 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U36 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U15 (INVD0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U5 (OR2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U4 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U3 (CKND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_ (EDFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U152 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U151 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U150 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U149 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U148 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U147 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U146 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U145 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U144 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U143 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U142 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U141 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U140 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U139 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U138 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U137 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U136 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U135 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U134 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U133 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U132 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U131 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U130 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U129 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U128 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U127 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U126 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U125 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U124 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U123 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U122 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U121 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U120 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U119 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U118 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U117 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U116 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U115 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U114 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U113 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U112 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U111 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U110 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U109 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U108 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U107 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U106 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U105 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U104 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U103 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U102 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U101 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U100 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U99 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U98 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U97 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U96 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U95 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U94 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U93 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U92 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U91 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U90 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U89 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U88 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U87 (MAOI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U86 (MAOI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U85 (IOA21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U84 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U83 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U82 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U81 (AOI221D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U80 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U79 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U78 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U77 (IND3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U76 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U75 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U74 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U73 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U72 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U71 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U70 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U69 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U68 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U67 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U66 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U65 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U64 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U63 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U62 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U61 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U60 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U59 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U58 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U57 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U56 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U55 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U54 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U53 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U52 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U51 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U50 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U49 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U48 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U47 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U46 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U45 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U44 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U43 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U42 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U41 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U40 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U39 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U38 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U37 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U36 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U35 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U34 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U33 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U32 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U31 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U30 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U29 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U28 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U27 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U26 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U25 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U24 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U23 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U22 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U21 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U20 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U19 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U18 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U17 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U16 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U15 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U14 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U13 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U12 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U11 (MAOI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U10 (OAI31D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U9 (AOI32D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U8 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U7 (NR4D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U6 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U5 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U4 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U3 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/load_ready_q_reg (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_ (DFD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_ (DFKCNQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_ (DFKCNQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_ (DFKCNQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1303 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1302 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1301 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1300 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1299 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1298 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1297 (XNR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1296 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1295 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1294 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1293 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1292 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1291 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1290 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1289 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1288 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1287 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1286 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1285 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1284 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1283 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1282 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1281 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1280 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1279 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1278 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1277 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1276 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1275 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1274 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1273 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1272 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1271 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1270 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1269 (NR2XD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1268 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1267 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1266 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1265 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1264 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1263 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1262 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1261 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1260 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1259 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1258 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1257 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1256 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1255 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1254 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1253 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1252 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1251 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1250 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1249 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1248 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1247 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1246 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1245 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1244 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1243 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1242 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1241 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1240 (HA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1239 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1238 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1237 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1236 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1235 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1234 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1233 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1232 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1231 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1230 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1229 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1228 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1227 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1226 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1225 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1224 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1223 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1222 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1221 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1220 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1219 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1218 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1217 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1216 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1215 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1214 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1213 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1212 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1211 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1210 (HA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1209 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1208 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1207 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1206 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1205 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1204 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1203 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1202 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1201 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1200 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1199 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1198 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1197 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1196 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1195 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1194 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1193 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1192 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1191 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1190 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1189 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1188 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1187 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1185 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1184 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1183 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1182 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1181 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1180 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1179 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1178 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1177 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1176 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1175 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1174 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1173 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1172 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1171 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1170 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1169 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1168 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1167 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1166 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1165 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1164 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1163 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1162 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1161 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1160 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1159 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1158 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1157 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1156 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1155 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1154 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1153 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1152 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1151 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1150 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1149 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1148 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1147 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1146 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1145 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1144 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1143 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1142 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1141 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1140 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1139 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1138 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1137 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1136 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1135 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1134 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1133 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1132 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1131 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1130 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1129 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1128 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1127 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1126 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1125 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1124 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1123 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1122 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1121 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1120 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1119 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1118 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1117 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1116 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1115 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1114 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1113 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1112 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1111 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1110 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1109 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1108 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1107 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1106 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1105 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1104 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1103 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1102 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1101 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1100 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1099 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1098 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1097 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1096 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1095 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1094 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1093 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1092 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1091 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1090 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1089 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1088 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1087 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1086 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1085 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1084 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1083 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1082 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1081 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1080 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1079 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1078 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1077 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1076 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1075 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1074 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1073 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1072 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1071 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1070 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1069 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1068 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1067 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1066 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1065 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1064 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1063 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1062 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1061 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1060 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1059 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1058 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1057 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1056 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1055 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1054 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1053 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1052 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1051 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1050 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1049 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1048 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1047 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1046 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1045 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1044 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1043 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1042 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1041 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1040 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1039 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1038 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1037 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1036 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1035 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1034 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1033 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1032 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1031 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1030 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1029 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1028 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1027 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1026 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1025 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1024 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1023 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1022 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1021 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1020 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1019 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1018 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1017 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1016 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1015 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1014 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1013 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1012 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1011 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1010 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1009 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1008 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1007 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1006 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1005 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1004 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1003 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1002 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1001 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1000 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U999 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U998 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U997 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U996 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U995 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U994 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U993 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U992 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U991 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U990 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U989 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U988 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U987 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U986 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U985 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U984 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U983 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U982 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U981 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U980 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U979 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U978 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U977 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U976 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U975 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U974 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U973 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U972 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U971 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U970 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U969 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U968 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U967 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U966 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U965 (HA1D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U964 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U963 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U962 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U961 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U960 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U959 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U958 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U957 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U956 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U955 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U954 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U953 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U952 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U951 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U950 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U949 (MOAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U948 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U947 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U946 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U945 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U944 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U943 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U942 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U941 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U940 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U939 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U938 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U937 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U936 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U935 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U934 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U933 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U932 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U931 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U930 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U929 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U928 (IND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U927 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U926 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U925 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U924 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U923 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U922 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U921 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U920 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U919 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U918 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U917 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U916 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U915 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U914 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U913 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U912 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U911 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U910 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U909 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U908 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U907 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U906 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U905 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U904 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U903 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U902 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U901 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U900 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U899 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U898 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U897 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U896 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U895 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U894 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U893 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U892 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U891 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U890 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U889 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U888 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U887 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U886 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U885 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U884 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U883 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U882 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U881 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U880 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U879 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U878 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U877 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U876 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U875 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U874 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U873 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U872 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U871 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U870 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U869 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U868 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U867 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U866 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U865 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U864 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U863 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U862 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U861 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U860 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U859 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U858 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U857 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U856 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U855 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U854 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U853 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U852 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U851 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U850 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U849 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U848 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U847 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U846 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U845 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U844 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U843 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U842 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U841 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U840 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U839 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U838 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U837 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U836 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U835 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U834 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U833 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U832 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U831 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U830 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U829 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U828 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U827 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U826 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U825 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U824 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U823 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U822 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U821 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U820 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U819 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U818 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U817 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U816 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U815 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U814 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U813 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U812 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U811 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U810 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U809 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U808 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U807 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U806 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U805 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U804 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U803 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U802 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U801 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U800 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U799 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U798 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U797 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U796 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U795 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U794 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U793 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U792 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U791 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U790 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U789 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U788 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U787 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U786 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U785 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U784 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U783 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U782 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U781 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U780 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U779 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U778 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U777 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U776 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U775 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U774 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U773 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U772 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U771 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U770 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U769 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U768 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U767 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U766 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U765 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U764 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U763 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U762 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U761 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U760 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U759 (INR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U758 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U757 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U756 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U755 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U754 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U752 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U751 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U750 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U749 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U748 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U747 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U746 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U745 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U744 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U743 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U742 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U741 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U740 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U738 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U737 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U736 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U735 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U734 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U733 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U732 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U731 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U730 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U729 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U728 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U727 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U726 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U725 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U724 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U723 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U721 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U720 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U719 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U718 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U717 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U716 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U715 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U714 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U713 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U712 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U711 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U710 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U709 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U708 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U707 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U706 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U705 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U704 (IND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U703 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U701 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U700 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U699 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U698 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U697 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U696 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U695 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U694 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U693 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U692 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U691 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U690 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U689 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U688 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U687 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U686 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U685 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U684 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U683 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U682 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U681 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U680 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U679 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U678 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U677 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U676 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U675 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U674 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U673 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U672 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U671 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U670 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U669 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U668 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U667 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U666 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U665 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U664 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U663 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U662 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U661 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U660 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U659 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U658 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U657 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U656 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U655 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U654 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U653 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U652 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U651 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U650 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U649 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U648 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U646 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U645 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U644 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U643 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U642 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U641 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U640 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U639 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U638 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U637 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U636 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U635 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U634 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U633 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U632 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U631 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U630 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U629 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U628 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U626 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U625 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U624 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U623 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U622 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U621 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U620 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U619 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U617 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U616 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U615 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U614 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U613 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U612 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U611 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U610 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U609 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U608 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U607 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U606 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U605 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U604 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U603 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U602 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U601 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U600 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U599 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U598 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U597 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U596 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U595 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U594 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U593 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U592 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U591 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U590 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U589 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U588 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U587 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U586 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U585 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U584 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U583 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U582 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U580 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U579 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U578 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U577 (INR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U576 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U575 (INR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U574 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U573 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U572 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U571 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U570 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U569 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U568 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U567 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U566 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U565 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U564 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U563 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U562 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U561 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U560 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U559 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U558 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U557 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U556 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U555 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U554 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U553 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U552 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U551 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U550 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U549 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U547 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U546 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U545 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U544 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U543 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U542 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U541 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U540 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U539 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U538 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U537 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U536 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U535 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U533 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U532 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U529 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U528 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U527 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U524 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U522 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U521 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U520 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U519 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U518 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U517 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U514 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U513 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U512 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U511 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U510 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U509 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U508 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U506 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U505 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U504 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U503 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U502 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U501 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U500 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U499 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U498 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U496 (FA1D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U495 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U494 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U493 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U492 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U491 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U490 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U489 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U488 (IOA21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U487 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U485 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U484 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U483 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U482 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U481 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U480 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U479 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U478 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U477 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U476 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U475 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U474 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U473 (XNR3D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U472 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U471 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U469 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U467 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U465 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U464 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U463 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U462 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U461 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U460 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U459 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U458 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U457 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U456 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U455 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U454 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U453 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U452 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U451 (AOI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U450 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U449 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U447 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U446 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U445 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U444 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U443 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U442 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U441 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U440 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U439 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U438 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U437 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U436 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U435 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U434 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U433 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U432 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U431 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U430 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U429 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U428 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U427 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U426 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U425 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U424 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U423 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U422 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U421 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U420 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U419 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U418 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U417 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U416 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U415 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U414 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U413 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U412 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U411 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U410 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U409 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U408 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U407 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U406 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U405 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U404 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U403 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U402 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U401 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U400 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U399 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U398 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U397 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U396 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U395 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U394 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U393 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U392 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U391 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U390 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U389 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U388 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U387 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U386 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U385 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U384 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U383 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U382 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U381 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U380 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U379 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U378 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U377 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U376 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U375 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U374 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U373 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U372 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U371 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U370 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U369 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U368 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U367 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U366 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U365 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U364 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U363 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U362 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U361 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U360 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U359 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U358 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U357 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U356 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U355 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U354 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U353 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U352 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U351 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U350 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U349 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U348 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U347 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U346 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U345 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U344 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U343 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U342 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U341 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U340 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U338 (ND3D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U337 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U336 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U335 (IND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U334 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U333 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U332 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U331 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U330 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U329 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U328 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U327 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U326 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U325 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U324 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U323 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U322 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U321 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U320 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U319 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U318 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U317 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U316 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U315 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U314 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U313 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U312 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U311 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U310 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U309 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U308 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U307 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U306 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U305 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U303 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U302 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U301 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U300 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U299 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U298 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U297 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U296 (ND3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U295 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U294 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U293 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U292 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U291 (NR2XD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U290 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U289 (ND3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U288 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U287 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U286 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U285 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U284 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U283 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U282 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U281 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U280 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U279 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U278 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U277 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U276 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U275 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U274 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U273 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U272 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U271 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U270 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U269 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U268 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U267 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U266 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U265 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U264 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U263 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U262 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U261 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U260 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U259 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U258 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U257 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U256 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U255 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U254 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U253 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U252 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U251 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U250 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U249 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U248 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U247 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U246 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U245 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U244 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U243 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U242 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U241 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U240 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U239 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U238 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U237 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U236 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U235 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U234 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U233 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U232 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U231 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U230 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U229 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U228 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U227 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U226 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U225 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U224 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U223 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U222 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U221 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U220 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U219 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U218 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U217 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U216 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U215 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U214 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U213 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U212 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U211 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U210 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U209 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U208 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U207 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U206 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U205 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U204 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U203 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U202 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U201 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U200 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U199 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U198 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U197 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U196 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U195 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U194 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U193 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U192 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U191 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U190 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U189 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U188 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U187 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U186 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U185 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U184 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U183 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U182 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U181 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U180 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U179 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U178 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U177 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U176 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U175 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U174 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U173 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U172 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U171 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U170 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U169 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U168 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U167 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U166 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (NR2XD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U164 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U163 (XOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U162 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U161 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U160 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U159 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U158 (CKND3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U157 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U156 (CKND3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U155 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U154 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U152 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U151 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U150 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U149 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U148 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U147 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U146 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U145 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U143 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U142 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U141 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U140 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U139 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U138 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U137 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U136 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U135 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U134 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U133 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U132 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U131 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U130 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U129 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U128 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U127 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U126 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U125 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U124 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U123 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U122 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U121 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U120 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U119 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U118 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U117 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U116 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U115 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U114 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U113 (INVD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U112 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U111 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U110 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U109 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U108 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U107 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U106 (INVD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U105 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U104 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U103 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U102 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U101 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U100 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U99 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U98 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U97 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U96 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U95 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U94 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U93 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U92 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U91 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U90 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U88 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U87 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U85 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U84 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U83 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U81 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U79 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U78 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U77 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U76 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U74 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U73 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U72 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U71 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U70 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U68 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U67 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U65 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U64 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U63 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U62 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U61 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U60 (HA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U59 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U58 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U57 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U56 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U55 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U54 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U53 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U52 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U51 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U50 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U49 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U48 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U47 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U46 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U45 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U44 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U43 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U42 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U41 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U40 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U39 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U38 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U37 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U36 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U35 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U34 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U33 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U32 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U31 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U30 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U29 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U28 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U27 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U26 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U25 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U24 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U23 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U22 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U21 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U20 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U19 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U18 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U17 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U16 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U15 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U14 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U13 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U12 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U11 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U10 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U9 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U8 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U7 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U6 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U5 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U4 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U3 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U2 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1328 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1327 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1326 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1325 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1320 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1319 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1312 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1311 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1310 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1309 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1308 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1307 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1306 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1304 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1303 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1302 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1301 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1300 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1299 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1298 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1297 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1296 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1295 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1294 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1293 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1292 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1291 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1290 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1289 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1288 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1287 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1286 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1285 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1284 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1283 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1282 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1281 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1280 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1279 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1278 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1276 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1275 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1274 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1273 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1272 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1271 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1270 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1269 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1268 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1267 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1266 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1265 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1264 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1263 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1262 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1261 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1260 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1259 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1258 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1257 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1256 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1255 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1254 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1253 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1252 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1251 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1250 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1249 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1248 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1247 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1246 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1245 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1244 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1243 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1242 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1241 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1240 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1239 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1238 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1237 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1236 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1235 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1234 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1233 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1232 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1231 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1230 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1229 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1228 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1227 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1226 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1225 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1224 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1223 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1222 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1221 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1220 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1219 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1218 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1217 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1216 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1215 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1214 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1213 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1212 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1211 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1210 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1209 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1208 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1207 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1206 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1205 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1204 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1203 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1202 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1201 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1200 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1199 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1198 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1197 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1196 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1195 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1194 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1193 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1192 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1191 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1190 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1189 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1188 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1187 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1186 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1185 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1184 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1183 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1182 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1181 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1180 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1179 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1178 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1177 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1176 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1175 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1174 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1173 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1172 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1171 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1170 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1169 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1168 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1167 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1166 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1165 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1164 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1163 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1162 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1161 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1160 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1159 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1157 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1156 (AOI21D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155 (INVD2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1059 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1058 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1043 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1042 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U989 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U988 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U987 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U986 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U985 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U984 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U983 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U982 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U981 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U980 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U979 (MOAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U978 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U977 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U976 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U975 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U974 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U973 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U972 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U971 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U970 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U969 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U968 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U967 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U966 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U965 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U964 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U963 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U962 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U961 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U960 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U959 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U958 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U957 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U956 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U955 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U954 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U953 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U952 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U951 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U950 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U949 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U948 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U947 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U946 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U945 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U944 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U943 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U942 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U941 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U940 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U939 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U938 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U937 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U936 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U935 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U934 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U933 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U932 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U931 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U930 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U929 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U928 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U927 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U926 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U925 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U924 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U923 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U922 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U921 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U920 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U919 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U918 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U917 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U916 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U915 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U914 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U913 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U912 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U911 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U910 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U909 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U908 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U907 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U906 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U905 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U904 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U903 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U902 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U901 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U900 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U899 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U898 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U897 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U896 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U895 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U894 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U893 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U892 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U891 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U890 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U889 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U888 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U887 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U886 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U885 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U884 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U883 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U882 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U881 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U880 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U879 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U878 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U877 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U876 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U875 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U874 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U873 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U871 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U870 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U869 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U868 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U866 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U865 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U859 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U858 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U857 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U856 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U854 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U853 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U852 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U851 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U850 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U849 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U848 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U847 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U816 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U815 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U814 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U813 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U812 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U802 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U800 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U799 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U798 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U797 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U796 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U795 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U794 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U793 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U792 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U783 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U782 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U781 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U779 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U778 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U777 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U773 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U772 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U696 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U650 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U597 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U513 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U512 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U509 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U507 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U506 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U505 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U504 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U503 (CKAN2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U499 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U498 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U497 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U496 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U495 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U494 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U492 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U490 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U485 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U482 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U481 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U479 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U475 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U474 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U470 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U469 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U468 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U467 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U466 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U460 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U459 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U458 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U457 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U456 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U454 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U453 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U446 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U444 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U443 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U439 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U438 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U437 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U436 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U435 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U434 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U430 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U429 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U428 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U427 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U426 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U425 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U423 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U422 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U421 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U419 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U418 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U417 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U416 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U415 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U414 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U413 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U412 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U411 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U410 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U409 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U408 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U407 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U406 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U403 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U402 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U401 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U399 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U396 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U395 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U394 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U393 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U392 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U389 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U388 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U387 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U386 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U385 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U384 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U383 (ND3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U382 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U381 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U380 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U378 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U377 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U376 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U375 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U374 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U373 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U371 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U363 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U351 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U348 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U347 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U346 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U343 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U342 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U341 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U340 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U339 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U338 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U337 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U336 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U335 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U334 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U333 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U332 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U330 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U328 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U327 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U325 (ND3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U324 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U323 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U322 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U321 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U309 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U308 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U307 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U306 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U302 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U301 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U299 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U298 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U297 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U293 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U291 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U289 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U287 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U285 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U284 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U283 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U281 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U280 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U279 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U278 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U277 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U276 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U242 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U241 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U240 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U237 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U232 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U231 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U229 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U217 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U209 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U204 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U198 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U192 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U190 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U189 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U188 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U187 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U184 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U183 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U180 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U179 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U178 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U177 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U173 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U172 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U171 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U170 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U169 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U168 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U167 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U166 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U165 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U164 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U163 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U162 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U148 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U146 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U145 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U142 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U136 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U133 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U132 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U131 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U129 (HA1D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U127 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U126 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U125 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U123 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U122 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U121 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U119 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U115 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U114 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U111 (AOI21D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U110 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U108 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U107 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U106 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U101 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U99 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U98 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U95 (OAI22D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U93 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U92 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U91 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U90 (INVD2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U89 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U74 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U73 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U71 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U69 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U66 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U65 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U64 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U60 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U57 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U53 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U49 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U48 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U47 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U43 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U42 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U37 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U36 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U35 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U34 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U33 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U32 (XNR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U31 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U30 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U29 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U28 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U27 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U26 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U25 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U24 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U23 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U22 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U21 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U20 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U19 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U18 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U16 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U15 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U12 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U11 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U10 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U8 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U7 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U6 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U5 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U4 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U3 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U9 (MUX2D0) 
	-Remove inst U110 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U10 (MUX2D0) 
	-Remove inst U109 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U11 (MUX2D0) 
	-Remove inst U108 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U12 (MUX2D0) 
	-Remove inst U107 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U13 (MUX2D0) 
	-Remove inst U106 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U14 (MUX2D0) 
	-Remove inst U105 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U16 (MUX2D0) 
	-Remove inst U104 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U18 (MUX2D0) 
	-Remove inst U103 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U19 (MUX2D0) 
	-Remove inst U102 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U1 (MUX2D0) 
	-Remove inst U101 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U17 (MUX2D0) 
	-Remove inst U100 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U21 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U15 (MUX2D0) 
	-Remove inst U99 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U20 (MUX2D0) 
	-Remove inst U98 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U19 (MUX2D0) 
	-Remove inst U97 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U18 (MUX2D0) 
	-Remove inst U96 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U17 (MUX2D0) 
	-Remove inst U95 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U16 (MUX2D0) 
	-Remove inst U94 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U15 (MUX2D0) 
	-Remove inst U93 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U14 (MUX2D0) 
	-Remove inst U92 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U13 (MUX2D0) 
	-Remove inst U91 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U12 (MUX2D0) 
	-Remove inst U90 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U11 (MUX2D0) 
	-Remove inst U89 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U10 (MUX2D0) 
	-Remove inst U88 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U9 (MUX2D0) 
	-Remove inst U87 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U8 (MUX2D0) 
	-Remove inst U86 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U6 (MUX2D0) 
	-Remove inst U85 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U2 (MUX2D0) 
	-Remove inst U84 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U5 (MUX2D0) 
	-Remove inst U83 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U1 (MUX2D0) 
	-Remove inst U82 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U4 (MUX2D0) 
	-Remove inst U81 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U3 (MUX2D0) 
	-Remove inst U80 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U21 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U7 (MUX2D0) 
	-Remove inst U79 (AO22D0) 

Replaced instances... 

Removed 2918 instances
	CPU for removing db instances : 0:00:00.3 (mem :1384.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1384.5M)
CPU of: netlist preparation :0:00:00.5 (mem :1384.5M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1384.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 986 out of 15924 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 11175
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -16.096  TNS Slack -5626.651 Density 27.88
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    27.88%|        -| -16.096|-5626.651|   0:00:00.0| 1465.4M|
|    27.88%|        0| -16.096|-5626.651|   0:00:01.0| 1457.4M|
|    27.88%|        1| -16.096|-5626.651|   0:00:00.0| 1457.4M|
|    27.63%|      509| -16.096|-5588.595|   0:00:04.0| 1457.4M|
|    27.63%|        1| -16.096|-5588.595|   0:00:00.0| 1457.4M|
|    27.63%|        0| -16.096|-5588.595|   0:00:00.0| 1457.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -16.096  TNS Slack -5588.595 Density 27.63
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.1) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1308.63M, totSessionCpu=0:03:55).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    27.63%|        -| -16.096|-5588.595|   0:00:00.0| 1442.2M|
|    27.63%|        -| -16.096|-5588.595|   0:00:00.0| 1442.2M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1442.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   174   |  3394   |   161   |    161  |     0   |     0   |     0   |     0   | -16.10 |          0|          0|          0|  27.63  |            |           |
|     5   |   246   |     2   |      2  |     0   |     0   |     0   |     0   | -13.49 |         65|          0|        146|  27.71  |   0:00:03.0|    1461.4M|
|     2   |    42   |     2   |      2  |     0   |     0   |     0   |     0   | -13.49 |          0|          0|          3|  27.71  |   0:00:00.0|    1461.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1461.4M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:37, real = 0:00:36, mem = 1310.6M, totSessionCpu=0:04:03 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -13.494  TNS Slack -2663.771 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -13.494|-2663.771|    27.71%|   0:00:00.0| 1457.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -10.620|-2573.286|    27.77%|   0:00:05.0| 1481.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -10.601|-2560.840|    27.89%|   0:00:03.0| 1486.0M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -10.601|-2560.840|    27.89%|   0:00:01.0| 1486.0M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -7.543|-1882.708|    28.21%|   0:00:22.0| 1486.0M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -7.207|-1875.952|    28.23%|   0:00:03.0| 1487.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -7.203|-1875.019|    28.26%|   0:00:02.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -7.203|-1875.019|    28.26%|   0:00:01.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -6.607|-1743.782|    28.54%|   0:00:10.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.607|-1742.506|    28.54%|   0:00:02.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.607|-1742.506|    28.54%|   0:00:02.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.607|-1742.506|    28.54%|   0:00:01.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.045|-1678.268|    28.83%|   0:00:05.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.045|-1678.064|    28.84%|   0:00:02.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.045|-1678.065|    28.84%|   0:00:01.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.045|-1678.065|    28.84%|   0:00:01.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.718|-1655.238|    28.96%|   0:00:03.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.718|-1655.238|    28.96%|   0:00:03.0| 1491.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:07 real=0:01:07 mem=1491.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:07 real=0:01:07 mem=1491.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -5.718  TNS Slack -1655.238 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -5.718
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.718  TNS Slack -1655.238 Density 28.96
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    28.96%|        -|  -5.718|-1655.238|   0:00:00.0| 1494.1M|
|    28.95%|       17|  -5.718|-1654.922|   0:00:02.0| 1495.9M|
|    28.95%|        0|  -5.718|-1654.922|   0:00:00.0| 1495.9M|
|    28.95%|        4|  -5.718|-1654.927|   0:00:01.0| 1495.9M|
|    28.83%|      399|  -5.685|-1655.160|   0:00:03.0| 1495.9M|
|    28.83%|        3|  -5.685|-1655.159|   0:00:01.0| 1495.9M|
|    28.83%|        0|  -5.685|-1655.159|   0:00:00.0| 1495.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -5.685  TNS Slack -1655.159 Density 28.83
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.6) (real = 0:00:09.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1347.07M, totSessionCpu=0:05:25).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1347.1 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1798 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=18291  numIgnoredNets=3
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 18288 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 18288 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.574710e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eagl] End Peak syMemory usage = 1363.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.43 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:05:26 mem=1363.6M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 16119 insts, mean move: 8.85 um, max move: 96.40 um
	Max move on inst (mac_array_instance/FE_OFC241_q_temp_119_): (34.60, 245.80) --> (78.80, 193.60)
	Runtime: CPU: 0:00:52.7 REAL: 0:00:52.0 MEM: 1449.8MB
Move report: Detail placement moves 4128 insts, mean move: 2.01 um, max move: 21.60 um
	Max move on inst (U67): (46.80, 211.60) --> (30.60, 217.00)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1449.8MB
Summary Report:
Instances move: 16092 (out of 16181 movable)
Mean displacement: 8.80 um
Max displacement: 96.40 um (Instance: mac_array_instance/FE_OFC241_q_temp_119_) (34.6, 245.8) -> (78.8, 193.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:00:54.7 REAL: 0:00:54.0 MEM: 1449.8MB
*** Finished refinePlace (0:06:20 mem=1449.8M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1798 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=18291  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 18291 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 18291 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.549870e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 59091
[NR-eagl] Layer2(M2)(V) length: 1.253540e+05um, number of vias: 81351
[NR-eagl] Layer3(M3)(H) length: 1.304467e+05um, number of vias: 5135
[NR-eagl] Layer4(M4)(V) length: 5.441681e+04um, number of vias: 1749
[NR-eagl] Layer5(M5)(H) length: 2.826499e+04um, number of vias: 836
[NR-eagl] Layer6(M6)(V) length: 2.195148e+04um, number of vias: 60
[NR-eagl] Layer7(M7)(H) length: 1.265199e+03um, number of vias: 52
[NR-eagl] Layer8(M8)(V) length: 1.506400e+03um, number of vias: 0
[NR-eagl] Total length: 3.632056e+05um, number of vias: 148274
End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1326.8M)
Extraction called for design 'core' of instances=16184 and nets=21823 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1326.770M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:56, real = 0:02:55, mem = 1323.8M, totSessionCpu=0:06:22 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1401.95 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1402.0M) ***
*** Timing NOT met, worst failing slack is -5.787
*** Check timing (0:00:03.3)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.787 TNS Slack -1670.681 Density 28.83
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.787|   -5.787|-1670.681|-1670.681|    28.83%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.724|   -5.724|-1669.891|-1669.891|    28.83%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.698|   -5.698|-1669.345|-1669.345|    28.83%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.695|   -5.695|-1668.985|-1668.985|    28.83%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.664|   -5.664|-1668.225|-1668.225|    28.83%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.637|   -5.637|-1667.536|-1667.536|    28.83%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.613|   -5.613|-1666.269|-1666.269|    28.83%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.582|   -5.582|-1665.865|-1665.865|    28.83%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.567|   -5.567|-1665.400|-1665.400|    28.83%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.551|   -5.551|-1664.372|-1664.372|    28.84%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.545|   -5.545|-1664.256|-1664.256|    28.84%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.519|   -5.519|-1663.534|-1663.534|    28.84%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.497|   -5.497|-1662.304|-1662.304|    28.84%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.480|   -5.480|-1661.283|-1661.283|    28.84%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.448|   -5.448|-1659.791|-1659.791|    28.84%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.433|   -5.433|-1659.122|-1659.122|    28.84%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.419|   -5.419|-1657.995|-1657.995|    28.84%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.398|   -5.398|-1657.036|-1657.036|    28.84%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.380|   -5.380|-1655.912|-1655.912|    28.84%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.365|   -5.365|-1654.631|-1654.631|    28.85%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.347|   -5.347|-1653.746|-1653.746|    28.85%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.330|   -5.330|-1652.391|-1652.391|    28.85%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.316|   -5.316|-1650.658|-1650.658|    28.85%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.297|   -5.297|-1649.814|-1649.814|    28.85%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.278|   -5.278|-1648.805|-1648.805|    28.85%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.280|   -5.280|-1647.879|-1647.879|    28.85%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.271|   -5.271|-1647.705|-1647.705|    28.85%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.256|   -5.256|-1647.241|-1647.241|    28.85%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.251|   -5.251|-1646.421|-1646.421|    28.86%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.246|   -5.246|-1645.610|-1645.610|    28.86%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.233|   -5.233|-1645.138|-1645.138|    28.87%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.221|   -5.221|-1643.811|-1643.811|    28.87%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.209|   -5.209|-1643.346|-1643.346|    28.87%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.209|   -5.209|-1642.787|-1642.787|    28.87%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.200|   -5.200|-1642.614|-1642.614|    28.87%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.190|   -5.190|-1641.728|-1641.728|    28.87%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.186|   -5.186|-1641.360|-1641.360|    28.88%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.186|   -5.186|-1640.659|-1640.659|    28.88%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.174|   -5.174|-1640.218|-1640.218|    28.89%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.174|   -5.174|-1639.827|-1639.827|    28.89%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -5.163|   -5.163|-1639.464|-1639.464|    28.89%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.163|   -5.163|-1639.160|-1639.160|    28.89%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.154|   -5.154|-1638.830|-1638.830|    28.90%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.154|   -5.154|-1638.506|-1638.506|    28.90%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.139|   -5.139|-1637.976|-1637.976|    28.90%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.135|   -5.135|-1637.516|-1637.516|    28.90%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.135|   -5.135|-1637.201|-1637.201|    28.90%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.134|   -5.134|-1637.071|-1637.071|    28.90%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.134|   -5.134|-1636.953|-1636.953|    28.90%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.126|   -5.126|-1636.607|-1636.607|    28.90%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.126|   -5.126|-1636.303|-1636.303|    28.90%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.118|   -5.118|-1636.136|-1636.136|    28.91%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.106|   -5.106|-1634.945|-1634.945|    28.91%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.088|   -5.088|-1633.462|-1633.462|    28.91%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.077|   -5.077|-1632.082|-1632.082|    28.91%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.062|   -5.062|-1630.797|-1630.797|    28.92%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.064|   -5.064|-1629.773|-1629.773|    28.92%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.051|   -5.051|-1629.513|-1629.513|    28.92%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.041|   -5.041|-1628.719|-1628.719|    28.93%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.032|   -5.032|-1627.073|-1627.073|    28.93%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.037|   -5.037|-1627.015|-1627.015|    28.93%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.032|   -5.032|-1626.897|-1626.897|    28.93%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.025|   -5.025|-1626.759|-1626.759|    28.93%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.008|   -5.008|-1624.856|-1624.856|    28.94%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.999|   -4.999|-1624.070|-1624.070|    28.94%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.993|   -4.993|-1623.701|-1623.701|    28.94%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.978|   -4.978|-1622.903|-1622.903|    28.94%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.973|   -4.973|-1621.999|-1621.999|    28.95%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.963|   -4.963|-1621.344|-1621.344|    28.95%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.959|   -4.959|-1620.861|-1620.861|    28.95%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.956|   -4.956|-1620.435|-1620.435|    28.95%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.956|   -4.956|-1620.392|-1620.392|    28.95%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.944|   -4.944|-1619.803|-1619.803|    28.96%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.939|   -4.939|-1619.488|-1619.488|    28.96%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.939|   -4.939|-1619.072|-1619.072|    28.96%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.928|   -4.928|-1618.810|-1618.810|    28.96%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.923|   -4.923|-1618.115|-1618.115|    28.96%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.923|   -4.923|-1617.834|-1617.834|    28.97%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.901|   -4.901|-1617.038|-1617.038|    28.97%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.897|   -4.897|-1616.710|-1616.710|    28.97%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.888|   -4.888|-1615.775|-1615.775|    28.97%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -4.877|   -4.877|-1613.802|-1613.802|    28.97%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -4.875|   -4.875|-1613.060|-1613.060|    28.98%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.875|   -4.875|-1613.016|-1613.016|    28.98%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.861|   -4.861|-1612.452|-1612.452|    28.98%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.850|   -4.850|-1611.271|-1611.271|    28.98%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.848|   -4.848|-1610.778|-1610.778|    28.99%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.833|   -4.833|-1609.660|-1609.660|    28.99%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.820|   -4.820|-1608.935|-1608.935|    28.99%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.813|   -4.813|-1608.364|-1608.364|    29.00%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.813|   -4.813|-1606.833|-1606.833|    29.00%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.811|   -4.811|-1606.787|-1606.787|    29.00%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.808|   -4.808|-1606.566|-1606.566|    29.01%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.808|   -4.808|-1606.264|-1606.264|    29.01%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.801|   -4.801|-1605.604|-1605.604|    29.01%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.801|   -4.801|-1605.534|-1605.534|    29.01%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.788|   -4.788|-1605.271|-1605.271|    29.01%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.781|   -4.781|-1605.129|-1605.129|    29.01%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.781|   -4.781|-1604.517|-1604.517|    29.01%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.781|   -4.781|-1604.281|-1604.281|    29.01%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.781|   -4.781|-1604.189|-1604.189|    29.01%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -4.781|   -4.781|-1603.613|-1603.613|    29.01%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.782|   -4.782|-1603.054|-1603.054|    29.02%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.782|   -4.782|-1602.224|-1602.224|    29.02%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -4.782|   -4.782|-1601.307|-1601.307|    29.02%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -4.782|   -4.782|-1601.289|-1601.289|    29.02%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -4.782|   -4.782|-1600.681|-1600.681|    29.03%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -4.782|   -4.782|-1599.589|-1599.589|    29.03%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -4.782|   -4.782|-1599.469|-1599.469|    29.03%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -4.781|   -4.781|-1599.459|-1599.459|    29.03%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -4.781|   -4.781|-1598.412|-1598.412|    29.03%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.781|   -4.781|-1598.024|-1598.024|    29.03%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -4.781|   -4.781|-1597.282|-1597.282|    29.03%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.781|   -4.781|-1597.137|-1597.137|    29.03%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.781|   -4.781|-1597.131|-1597.131|    29.03%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.781|   -4.781|-1595.654|-1595.654|    29.04%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.781|   -4.781|-1595.247|-1595.247|    29.04%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.781|   -4.781|-1595.140|-1595.140|    29.04%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -4.781|   -4.781|-1594.968|-1594.968|    29.04%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.781|   -4.781|-1594.506|-1594.506|    29.04%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.781|   -4.781|-1593.793|-1593.793|    29.05%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.781|   -4.781|-1593.179|-1593.179|    29.05%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.781|   -4.781|-1592.619|-1592.619|    29.05%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -4.781|   -4.781|-1592.050|-1592.050|    29.05%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.781|   -4.781|-1591.481|-1591.481|    29.05%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.781|   -4.781|-1589.934|-1589.934|    29.05%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -4.781|   -4.781|-1589.257|-1589.257|    29.06%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -4.781|   -4.781|-1589.250|-1589.250|    29.06%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -4.781|   -4.781|-1588.130|-1588.130|    29.06%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.781|   -4.781|-1587.693|-1587.693|    29.06%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.781|   -4.781|-1586.998|-1586.998|    29.06%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.781|   -4.781|-1586.577|-1586.577|    29.06%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.781|   -4.781|-1586.355|-1586.355|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.781|   -4.781|-1586.270|-1586.270|    29.06%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.781|   -4.781|-1586.001|-1586.001|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.781|   -4.781|-1585.910|-1585.910|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.781|   -4.781|-1585.574|-1585.574|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.781|   -4.781|-1585.267|-1585.267|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -4.781|   -4.781|-1584.889|-1584.889|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -4.781|   -4.781|-1584.766|-1584.766|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -4.781|   -4.781|-1584.726|-1584.726|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -4.781|   -4.781|-1584.671|-1584.671|    29.07%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.781|   -4.781|-1584.626|-1584.626|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.781|   -4.781|-1583.829|-1583.829|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -4.781|   -4.781|-1583.765|-1583.765|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -4.780|   -4.780|-1583.657|-1583.657|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -4.780|   -4.780|-1583.363|-1583.363|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.780|   -4.780|-1582.790|-1582.790|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -4.780|   -4.780|-1582.779|-1582.779|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -4.780|   -4.780|-1582.510|-1582.510|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -4.780|   -4.780|-1582.282|-1582.282|    29.07%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -4.780|   -4.780|-1582.278|-1582.278|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -4.780|   -4.780|-1582.270|-1582.270|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -4.780|   -4.780|-1582.044|-1582.044|    29.07%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -4.780|   -4.780|-1581.646|-1581.646|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -4.780|   -4.780|-1581.049|-1581.049|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -4.780|   -4.780|-1581.044|-1581.044|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -4.780|   -4.780|-1580.770|-1580.770|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -4.780|   -4.780|-1580.717|-1580.717|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -4.780|   -4.780|-1580.605|-1580.605|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -4.780|   -4.780|-1580.297|-1580.297|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -4.781|   -4.781|-1580.100|-1580.100|    29.08%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -4.782|   -4.782|-1579.891|-1579.891|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -4.782|   -4.782|-1579.769|-1579.769|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -4.782|   -4.782|-1579.563|-1579.563|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -4.782|   -4.782|-1579.404|-1579.404|    29.08%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -4.782|   -4.782|-1579.200|-1579.200|    29.09%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -4.782|   -4.782|-1579.108|-1579.108|    29.09%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -4.782|   -4.782|-1578.764|-1578.764|    29.09%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -4.782|   -4.782|-1578.623|-1578.623|    29.09%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -4.783|   -4.783|-1578.457|-1578.457|    29.09%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -4.783|   -4.783|-1578.141|-1578.141|    29.09%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -4.783|   -4.783|-1577.953|-1577.953|    29.10%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
|  -4.783|   -4.783|-1577.419|-1577.419|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -4.783|   -4.783|-1577.357|-1577.357|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -4.783|   -4.783|-1577.323|-1577.323|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -4.783|   -4.783|-1577.193|-1577.193|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -4.783|   -4.783|-1577.144|-1577.144|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -4.783|   -4.783|-1576.383|-1576.383|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -4.783|   -4.783|-1576.340|-1576.340|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -4.783|   -4.783|-1576.275|-1576.275|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -4.783|   -4.783|-1575.915|-1575.915|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
|  -4.783|   -4.783|-1575.482|-1575.482|    29.10%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
|  -4.783|   -4.783|-1575.152|-1575.152|    29.11%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -4.783|   -4.783|-1575.083|-1575.083|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -4.783|   -4.783|-1575.062|-1575.062|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -4.783|   -4.783|-1574.967|-1574.967|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
|  -4.783|   -4.783|-1574.844|-1574.844|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1574.787|-1574.787|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -4.783|   -4.783|-1574.653|-1574.653|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -4.783|   -4.783|-1574.573|-1574.573|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -4.783|   -4.783|-1574.421|-1574.421|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
|  -4.783|   -4.783|-1574.415|-1574.415|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
|  -4.783|   -4.783|-1574.378|-1574.378|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -4.783|   -4.783|-1573.962|-1573.962|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
|  -4.783|   -4.783|-1573.867|-1573.867|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
|  -4.783|   -4.783|-1573.793|-1573.793|    29.11%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
|  -4.783|   -4.783|-1573.611|-1573.611|    29.12%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
|  -4.783|   -4.783|-1573.051|-1573.051|    29.12%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -4.783|   -4.783|-1572.978|-1572.978|    29.12%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -4.783|   -4.783|-1572.650|-1572.650|    29.12%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
|  -4.783|   -4.783|-1572.118|-1572.118|    29.12%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
|  -4.783|   -4.783|-1571.672|-1571.672|    29.13%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1571.581|-1571.581|    29.13%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1571.361|-1571.361|    29.13%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -4.783|   -4.783|-1571.316|-1571.316|    29.13%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -4.783|   -4.783|-1571.238|-1571.238|    29.13%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -4.783|   -4.783|-1570.836|-1570.836|    29.13%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -4.783|   -4.783|-1570.730|-1570.730|    29.13%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -4.783|   -4.783|-1570.454|-1570.454|    29.13%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -4.783|   -4.783|-1570.265|-1570.265|    29.14%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -4.783|   -4.783|-1569.764|-1569.764|    29.14%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1569.458|-1569.458|    29.14%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1569.358|-1569.358|    29.14%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -4.783|   -4.783|-1568.984|-1568.984|    29.15%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -4.783|   -4.783|-1568.959|-1568.959|    29.15%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -4.783|   -4.783|-1568.646|-1568.646|    29.15%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1568.429|-1568.429|    29.15%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1568.283|-1568.283|    29.15%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -4.783|   -4.783|-1567.878|-1567.878|    29.16%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -4.783|   -4.783|-1567.531|-1567.531|    29.16%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -4.783|   -4.783|-1567.523|-1567.523|    29.16%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -4.783|   -4.783|-1567.390|-1567.390|    29.16%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
|  -4.783|   -4.783|-1567.313|-1567.313|    29.16%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
|  -4.783|   -4.783|-1567.298|-1567.298|    29.17%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -4.783|   -4.783|-1567.282|-1567.282|    29.17%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -4.783|   -4.783|-1567.264|-1567.264|    29.17%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -4.783|   -4.783|-1567.127|-1567.127|    29.17%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_7_/D                |
|  -4.783|   -4.783|-1566.976|-1566.976|    29.17%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1566.858|-1566.858|    29.17%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -4.783|   -4.783|-1566.796|-1566.796|    29.17%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -4.783|   -4.783|-1566.751|-1566.751|    29.17%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -4.783|   -4.783|-1566.710|-1566.710|    29.17%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -4.783|   -4.783|-1566.687|-1566.687|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1566.665|-1566.665|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -4.783|   -4.783|-1566.570|-1566.570|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
|  -4.783|   -4.783|-1566.560|-1566.560|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -4.783|   -4.783|-1566.478|-1566.478|    29.18%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -4.783|   -4.783|-1566.441|-1566.441|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -4.783|   -4.783|-1566.345|-1566.345|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -4.783|   -4.783|-1566.298|-1566.298|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -4.783|   -4.783|-1566.295|-1566.295|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -4.783|   -4.783|-1566.293|-1566.293|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -4.783|   -4.783|-1560.991|-1560.991|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1555.250|-1555.250|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1551.564|-1551.564|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1547.656|-1547.656|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1531.440|-1531.440|    29.18%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1529.043|-1529.043|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1528.665|-1528.665|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1528.201|-1528.201|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -4.783|   -4.783|-1521.646|-1521.646|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_18_/D   |
|  -4.783|   -4.783|-1520.624|-1520.624|    29.18%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -4.783|   -4.783|-1505.782|-1505.782|    29.19%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -4.783|   -4.783|-1504.335|-1504.335|    29.19%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -4.783|   -4.783|-1499.826|-1499.826|    29.19%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -4.783|   -4.783|-1498.554|-1498.554|    29.19%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -4.783|   -4.783|-1489.372|-1489.372|    29.19%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -4.783|   -4.783|-1474.229|-1474.229|    29.20%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1469.125|-1469.125|    29.20%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1466.660|-1466.660|    29.20%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1464.309|-1464.309|    29.20%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1456.643|-1456.643|    29.21%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1452.487|-1452.487|    29.21%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1451.069|-1451.069|    29.21%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1449.546|-1449.546|    29.21%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1446.653|-1446.653|    29.22%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1445.754|-1445.754|    29.22%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1442.946|-1442.946|    29.23%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1440.042|-1440.042|    29.23%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1437.255|-1437.255|    29.24%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1434.490|-1434.490|    29.25%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1430.742|-1430.742|    29.26%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1429.188|-1429.188|    29.27%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
|  -4.783|   -4.783|-1424.913|-1424.913|    29.27%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
|  -4.783|   -4.783|-1421.527|-1421.527|    29.28%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
|  -4.783|   -4.783|-1418.698|-1418.698|    29.28%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1416.198|-1416.198|    29.30%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1413.999|-1413.999|    29.31%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1413.522|-1413.522|    29.31%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1412.452|-1412.452|    29.32%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1409.247|-1409.247|    29.32%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1406.371|-1406.371|    29.34%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1405.766|-1405.766|    29.34%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -4.783|   -4.783|-1401.419|-1401.419|    29.35%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1398.347|-1398.347|    29.37%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1397.399|-1397.399|    29.38%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -4.783|   -4.783|-1396.263|-1396.263|    29.39%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -4.783|   -4.783|-1395.243|-1395.243|    29.39%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1393.621|-1393.621|    29.40%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1390.747|-1390.747|    29.40%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1388.772|-1388.772|    29.41%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1388.171|-1388.171|    29.41%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1385.965|-1385.965|    29.42%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1385.693|-1385.693|    29.42%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1383.247|-1383.247|    29.43%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1381.806|-1381.806|    29.45%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1379.626|-1379.626|    29.46%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -4.783|   -4.783|-1378.410|-1378.410|    29.48%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1377.453|-1377.453|    29.48%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -4.783|   -4.783|-1377.442|-1377.442|    29.48%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -4.783|   -4.783|-1375.767|-1375.767|    29.50%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -4.783|   -4.783|-1373.095|-1373.095|    29.51%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -4.783|   -4.783|-1369.757|-1369.757|    29.53%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -4.783|   -4.783|-1366.925|-1366.925|    29.54%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1363.869|-1363.869|    29.56%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1363.742|-1363.742|    29.56%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -4.783|   -4.783|-1361.845|-1361.845|    29.58%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1360.453|-1360.453|    29.61%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1358.254|-1358.254|    29.62%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -4.783|   -4.783|-1356.431|-1356.431|    29.64%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -4.783|   -4.783|-1354.494|-1354.494|    29.68%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -4.783|   -4.783|-1352.103|-1352.103|    29.70%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1349.760|-1349.760|    29.71%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1347.364|-1347.364|    29.76%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1345.689|-1345.689|    29.78%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1344.352|-1344.352|    29.79%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1343.678|-1343.678|    29.80%|   0:00:01.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1343.513|-1343.513|    29.80%|   0:00:00.0| 1497.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -4.783|   -4.783|-1338.527|-1338.527|    29.84%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -4.783|   -4.783|-1338.481|-1338.481|    29.84%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1335.599|-1335.599|    29.88%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1333.886|-1333.886|    29.91%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -4.783|   -4.783|-1331.969|-1331.969|    29.94%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1331.856|-1331.856|    29.94%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1329.440|-1329.440|    29.96%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1329.096|-1329.096|    29.97%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1328.056|-1328.056|    29.98%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1328.015|-1328.015|    29.99%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1325.655|-1325.655|    30.01%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1323.481|-1323.481|    30.04%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1321.855|-1321.855|    30.06%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1321.834|-1321.834|    30.07%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1319.535|-1319.535|    30.09%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1316.669|-1316.669|    30.12%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1316.564|-1316.564|    30.12%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1315.188|-1315.188|    30.15%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1313.829|-1313.829|    30.17%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1312.850|-1312.850|    30.19%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1312.843|-1312.843|    30.19%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1312.031|-1312.031|    30.21%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1311.796|-1311.796|    30.22%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1311.418|-1311.418|    30.22%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -4.783|   -4.783|-1311.117|-1311.117|    30.23%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1311.073|-1311.073|    30.24%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1310.088|-1310.088|    30.26%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -4.783|   -4.783|-1308.642|-1308.642|    30.27%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -4.783|   -4.783|-1307.904|-1307.904|    30.28%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -4.783|   -4.783|-1307.475|-1307.475|    30.29%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1307.475|-1307.475|    30.29%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1306.232|-1306.232|    30.31%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1304.476|-1304.476|    30.33%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1304.438|-1304.438|    30.33%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1304.185|-1304.185|    30.34%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1303.319|-1303.319|    30.36%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1303.231|-1303.231|    30.36%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1303.109|-1303.109|    30.37%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -4.783|   -4.783|-1301.113|-1301.113|    30.40%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -4.783|   -4.783|-1301.063|-1301.063|    30.40%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -4.783|   -4.783|-1300.717|-1300.717|    30.42%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -4.783|   -4.783|-1300.700|-1300.700|    30.42%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -4.783|   -4.783|-1300.541|-1300.541|    30.42%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -4.783|   -4.783|-1300.390|-1300.390|    30.43%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -4.783|   -4.783|-1300.347|-1300.347|    30.43%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -4.783|   -4.783|-1299.510|-1299.510|    30.44%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
|  -4.783|   -4.783|-1299.329|-1299.329|    30.44%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
|  -4.783|   -4.783|-1299.247|-1299.247|    30.45%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
|  -4.783|   -4.783|-1299.058|-1299.058|    30.45%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
|  -4.783|   -4.783|-1296.445|-1296.445|    30.46%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
|  -4.783|   -4.783|-1296.208|-1296.208|    30.47%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
|  -4.783|   -4.783|-1295.690|-1295.690|    30.47%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
|  -4.783|   -4.783|-1294.511|-1294.511|    30.50%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1294.237|-1294.237|    30.50%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1294.229|-1294.229|    30.50%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1293.880|-1293.880|    30.52%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1293.748|-1293.748|    30.52%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1293.584|-1293.584|    30.53%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1291.327|-1291.327|    30.57%|   0:00:02.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1290.947|-1290.947|    30.57%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1290.146|-1290.146|    30.60%|   0:00:02.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1290.075|-1290.075|    30.60%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1288.277|-1288.277|    30.68%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1288.164|-1288.164|    30.69%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1287.431|-1287.431|    30.70%|   0:00:02.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1287.098|-1287.098|    30.73%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1287.057|-1287.057|    30.75%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -4.783|   -4.783|-1284.965|-1284.965|    30.76%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1284.678|-1284.678|    30.76%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1283.976|-1283.976|    30.81%|   0:00:01.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1283.944|-1283.944|    30.81%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1283.483|-1283.483|    30.82%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1283.386|-1283.386|    30.83%|   0:00:00.0| 1482.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_12_/D   |
|  -4.783|   -4.783|-1282.644|-1282.644|    30.84%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -4.783|   -4.783|-1282.470|-1282.470|    30.84%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -4.783|   -4.783|-1281.961|-1281.961|    30.86%|   0:00:00.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -4.783|   -4.783|-1281.864|-1281.864|    30.86%|   0:00:00.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -4.783|   -4.783|-1281.849|-1281.849|    30.86%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -4.783|   -4.783|-1281.835|-1281.835|    30.86%|   0:00:01.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -4.783|   -4.783|-1281.810|-1281.810|    30.86%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_11_/D   |
|  -4.783|   -4.783|-1279.165|-1279.165|    30.87%|   0:00:01.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1279.005|-1279.005|    30.87%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1277.281|-1277.281|    30.88%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1277.088|-1277.088|    30.88%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1276.737|-1276.737|    30.89%|   0:00:01.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1276.656|-1276.656|    30.89%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1276.620|-1276.620|    30.90%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -4.783|   -4.783|-1275.490|-1275.490|    30.91%|   0:00:01.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
|  -4.783|   -4.783|-1274.675|-1274.675|    30.94%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
|  -4.783|   -4.783|-1274.570|-1274.570|    30.94%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
|  -4.783|   -4.783|-1274.122|-1274.122|    30.94%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
|  -4.783|   -4.783|-1273.646|-1273.646|    30.96%|   0:00:01.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -4.783|   -4.783|-1273.644|-1273.644|    30.96%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -4.783|   -4.783|-1273.446|-1273.446|    31.00%|   0:00:01.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -4.783|   -4.783|-1273.393|-1273.393|    31.00%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -4.783|   -4.783|-1273.196|-1273.196|    31.01%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -4.783|   -4.783|-1273.090|-1273.090|    31.01%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -4.783|   -4.783|-1273.084|-1273.084|    31.01%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -4.783|   -4.783|-1272.718|-1272.718|    31.01%|   0:00:00.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -4.783|   -4.783|-1272.700|-1272.700|    31.01%|   0:00:01.0| 1484.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -4.783|   -4.783|-1272.472|-1272.472|    31.02%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
|  -4.783|   -4.783|-1272.098|-1272.098|    31.03%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D   |
|  -4.783|   -4.783|-1271.434|-1271.434|    31.04%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D   |
|  -4.783|   -4.783|-1271.433|-1271.433|    31.04%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D   |
|  -4.783|   -4.783|-1270.836|-1270.836|    31.04%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D   |
|  -4.783|   -4.783|-1270.821|-1270.821|    31.05%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D   |
|  -4.783|   -4.783|-1270.807|-1270.807|    31.05%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D   |
|  -4.783|   -4.783|-1270.392|-1270.392|    31.06%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -4.783|   -4.783|-1270.391|-1270.391|    31.06%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -4.783|   -4.783|-1270.209|-1270.209|    31.06%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -4.783|   -4.783|-1270.170|-1270.170|    31.06%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -4.783|   -4.783|-1269.924|-1269.924|    31.07%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -4.783|   -4.783|-1268.063|-1268.063|    31.09%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D   |
|  -4.783|   -4.783|-1267.890|-1267.890|    31.09%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D   |
|  -4.783|   -4.783|-1267.886|-1267.886|    31.09%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D   |
|  -4.783|   -4.783|-1267.257|-1267.257|    31.10%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -4.783|   -4.783|-1267.126|-1267.126|    31.10%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -4.783|   -4.783|-1266.907|-1266.907|    31.10%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -4.783|   -4.783|-1265.829|-1265.829|    31.11%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -4.783|   -4.783|-1265.650|-1265.650|    31.11%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -4.783|   -4.783|-1265.486|-1265.486|    31.12%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -4.783|   -4.783|-1265.430|-1265.430|    31.12%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -4.783|   -4.783|-1265.391|-1265.391|    31.12%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -4.783|   -4.783|-1265.053|-1265.053|    31.12%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -4.783|   -4.783|-1265.029|-1265.029|    31.13%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -4.783|   -4.783|-1265.003|-1265.003|    31.13%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -4.783|   -4.783|-1264.254|-1264.254|    31.13%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
|  -4.783|   -4.783|-1263.967|-1263.967|    31.13%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -4.783|   -4.783|-1263.879|-1263.879|    31.14%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -4.783|   -4.783|-1263.635|-1263.635|    31.14%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -4.783|   -4.783|-1263.605|-1263.605|    31.14%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -4.783|   -4.783|-1263.180|-1263.180|    31.14%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -4.783|   -4.783|-1263.110|-1263.110|    31.14%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -4.783|   -4.783|-1261.907|-1261.907|    31.15%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -4.783|   -4.783|-1261.572|-1261.572|    31.15%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -4.783|   -4.783|-1261.480|-1261.480|    31.15%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -4.783|   -4.783|-1261.339|-1261.339|    31.15%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -4.783|   -4.783|-1261.165|-1261.165|    31.16%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_7_/D    |
|  -4.783|   -4.783|-1260.995|-1260.995|    31.16%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -4.783|   -4.783|-1260.949|-1260.949|    31.17%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -4.783|   -4.783|-1260.880|-1260.880|    31.17%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
|  -4.783|   -4.783|-1260.780|-1260.780|    31.17%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -4.783|   -4.783|-1260.536|-1260.536|    31.18%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -4.783|   -4.783|-1260.226|-1260.226|    31.19%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -4.783|   -4.783|-1260.206|-1260.206|    31.19%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -4.783|   -4.783|-1260.200|-1260.200|    31.19%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -4.783|   -4.783|-1260.023|-1260.023|    31.20%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D    |
|  -4.783|   -4.783|-1259.476|-1259.476|    31.21%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D    |
|  -4.783|   -4.783|-1258.691|-1258.691|    31.21%|   0:00:01.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -4.783|   -4.783|-1258.559|-1258.559|    31.22%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -4.783|   -4.783|-1258.077|-1258.077|    31.24%|   0:00:00.0| 1485.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -4.783|   -4.783|-1258.073|-1258.073|    31.24%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -4.783|   -4.783|-1257.666|-1257.666|    31.25%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -4.783|   -4.783|-1257.197|-1257.197|    31.25%|   0:00:01.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -4.783|   -4.783|-1256.973|-1256.973|    31.26%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -4.783|   -4.783|-1256.949|-1256.949|    31.26%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -4.783|   -4.783|-1256.860|-1256.860|    31.27%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -4.783|   -4.783|-1256.826|-1256.826|    31.27%|   0:00:01.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -4.783|   -4.783|-1256.779|-1256.779|    31.28%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -4.783|   -4.783|-1256.342|-1256.342|    31.28%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -4.783|   -4.783|-1256.336|-1256.336|    31.28%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -4.783|   -4.783|-1256.219|-1256.219|    31.30%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -4.783|   -4.783|-1256.172|-1256.172|    31.30%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -4.783|   -4.783|-1254.935|-1254.935|    31.30%|   0:00:01.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -4.783|   -4.783|-1254.727|-1254.727|    31.30%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -4.783|   -4.783|-1254.550|-1254.550|    31.30%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -4.783|   -4.783|-1254.144|-1254.144|    31.30%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -4.783|   -4.783|-1253.732|-1253.732|    31.30%|   0:00:01.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -4.783|   -4.783|-1253.652|-1253.652|    31.30%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -4.783|   -4.783|-1253.573|-1253.573|    31.31%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -4.783|   -4.783|-1253.529|-1253.529|    31.31%|   0:00:01.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1253.483|-1253.483|    31.31%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1253.483|-1253.483|    31.31%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1253.136|-1253.136|    31.31%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -4.783|   -4.783|-1252.996|-1252.996|    31.31%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
|  -4.783|   -4.783|-1252.581|-1252.581|    31.31%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
|  -4.783|   -4.783|-1252.525|-1252.525|    31.31%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
|  -4.783|   -4.783|-1252.444|-1252.444|    31.31%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
|  -4.783|   -4.783|-1251.570|-1251.570|    31.32%|   0:00:01.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1251.566|-1251.566|    31.33%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1251.329|-1251.329|    31.33%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -4.783|   -4.783|-1251.069|-1251.069|    31.34%|   0:00:01.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1251.051|-1251.051|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1251.006|-1251.006|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1251.003|-1251.003|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1250.997|-1250.997|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1250.960|-1250.960|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1250.944|-1250.944|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -4.783|   -4.783|-1250.690|-1250.690|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -4.783|   -4.783|-1250.494|-1250.494|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
|  -4.783|   -4.783|-1250.403|-1250.403|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
|  -4.783|   -4.783|-1250.390|-1250.390|    31.34%|   0:00:01.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -4.783|   -4.783|-1250.230|-1250.230|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -4.783|   -4.783|-1250.187|-1250.187|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -4.783|   -4.783|-1250.157|-1250.157|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
|  -4.783|   -4.783|-1250.122|-1250.122|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
|  -4.783|   -4.783|-1249.984|-1249.984|    31.34%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
|  -4.783|   -4.783|-1249.959|-1249.959|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
|  -4.783|   -4.783|-1249.949|-1249.949|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -4.783|   -4.783|-1249.927|-1249.927|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -4.783|   -4.783|-1249.590|-1249.590|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -4.783|   -4.783|-1249.476|-1249.476|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
|  -4.783|   -4.783|-1249.273|-1249.273|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -4.783|   -4.783|-1249.228|-1249.228|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -4.783|   -4.783|-1249.441|-1249.441|    31.35%|   0:00:01.0| 1486.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D    |
|  -4.783|   -4.783|-1247.846|-1247.846|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_39_/D                                           |
|  -4.783|   -4.783|-1246.802|-1246.802|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[40]                            |
|  -4.783|   -4.783|-1246.783|-1246.783|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[41]                            |
|  -4.783|   -4.783|-1246.774|-1246.774|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[125]                           |
|  -4.783|   -4.783|-1246.769|-1246.769|    31.35%|   0:00:00.0| 1486.0M|        NA|       NA| NA                                                 |
|  -4.783|   -4.783|-1246.769|-1246.769|    31.35%|   0:00:00.0| 1486.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:56 real=0:01:56 mem=1486.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:56 real=0:01:56 mem=1486.0M) ***
** GigaOpt Optimizer WNS Slack -4.783 TNS Slack -1246.769 Density 31.35
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -4.783  TNS Slack -1246.769 Density 31.35
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    31.35%|        -|  -4.783|-1246.769|   0:00:00.0| 1486.0M|
|    31.29%|       70|  -4.783|-1247.231|   0:00:02.0| 1486.0M|
|    31.14%|      374|  -4.783|-1251.648|   0:00:04.0| 1486.0M|
|    31.14%|        0|  -4.783|-1251.648|   0:00:00.0| 1486.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -4.783  TNS Slack -1251.648 Density 31.14
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.7) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1486.02M, totSessionCpu=0:08:33).
** GigaOpt Optimizer WNS Slack -4.783 TNS Slack -1251.648 Density 31.14
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:03 real=0:02:03 mem=1486.0M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1350.5 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1798 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=19775  numIgnoredNets=6
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 19769 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19769 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.609756e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[NR-eagl] End Peak syMemory usage = 1372.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.38 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:08:34 mem=1372.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 17646 insts, mean move: 9.13 um, max move: 91.40 um
	Max move on inst (sfp_instance/FE_RC_185_0): (523.20, 44.20) --> (533.60, 125.20)
	Runtime: CPU: 0:00:54.5 REAL: 0:00:54.0 MEM: 1464.9MB
Move report: Detail placement moves 4360 insts, mean move: 2.02 um, max move: 23.00 um
	Max move on inst (mac_array_instance/FE_OFC428_q_temp_88_): (140.20, 193.60) --> (117.20, 193.60)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1464.9MB
Summary Report:
Instances move: 17625 (out of 17702 movable)
Mean displacement: 9.10 um
Max displacement: 91.40 um (Instance: sfp_instance/FE_RC_185_0) (523.2, 44.2) -> (533.6, 125.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
Runtime: CPU: 0:00:56.7 REAL: 0:00:56.0 MEM: 1464.9MB
*** Finished refinePlace (0:09:31 mem=1464.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1798 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=19775  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 19775 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19775 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.677400e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 62623
[NR-eagl] Layer2(M2)(V) length: 1.353763e+05um, number of vias: 85816
[NR-eagl] Layer3(M3)(H) length: 1.378161e+05um, number of vias: 4836
[NR-eagl] Layer4(M4)(V) length: 5.176253e+04um, number of vias: 1626
[NR-eagl] Layer5(M5)(H) length: 2.664239e+04um, number of vias: 797
[NR-eagl] Layer6(M6)(V) length: 2.146456e+04um, number of vias: 56
[NR-eagl] Layer7(M7)(H) length: 1.291100e+03um, number of vias: 56
[NR-eagl] Layer8(M8)(V) length: 2.002400e+03um, number of vias: 0
[NR-eagl] Total length: 3.763554e+05um, number of vias: 155810
End of congRepair (cpu=0:00:00.8, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1339.1M)
Extraction called for design 'core' of instances=17705 and nets=23307 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1339.137M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:07, real = 0:06:05, mem = 1336.0M, totSessionCpu=0:09:33 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1410.3 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1410.3M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    23   |   273   |    18   |     18  |     0   |     0   |     0   |     0   | -4.84 |          0|          0|          0|  31.14  |            |           |
|     3   |    62   |     3   |      3  |     0   |     0   |     0   |     0   | -4.81 |          6|          0|         25|  31.14  |   0:00:01.0|    1524.8M|
|     3   |    62   |     3   |      3  |     0   |     0   |     0   |     0   | -4.81 |          0|          0|          0|  31.14  |   0:00:00.0|    1524.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1524.8M) ***

*** Starting refinePlace (0:09:41 mem=1556.8M) ***
Total net bbox length = 4.556e+05 (2.334e+05 2.222e+05) (ext = 1.202e+05)
Move report: Detail placement moves 7 insts, mean move: 2.43 um, max move: 4.80 um
	Max move on inst (FE_OFC1230_n3): (439.60, 190.00) --> (438.40, 193.60)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1556.8MB
Summary Report:
Instances move: 7 (out of 17708 movable)
Mean displacement: 2.43 um
Max displacement: 4.80 um (Instance: FE_OFC1230_n3) (439.6, 190) -> (438.4, 193.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 4.556e+05 (2.334e+05 2.222e+05) (ext = 1.202e+05)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1556.8MB
*** Finished refinePlace (0:09:42 mem=1556.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1556.8M)


Density : 0.3114
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1556.8M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1355.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1355.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1365.1M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1365.1M

------------------------------------------------------------
     Summary (cpu=0.09min real=0.08min mem=1355.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.806  | -4.806  | -0.038  |
|           TNS (ns):| -1298.2 | -1296.7 | -1.552  |
|    Violating Paths:|  1329   |  1207   |   126   |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.016   |      1 (1)       |
|   max_tran     |      1 (18)      |   -0.154   |      1 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 31.143%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1365.1M
**optDesign ... cpu = 0:06:16, real = 0:06:15, mem = 1355.1M, totSessionCpu=0:09:42 **
*** Timing NOT met, worst failing slack is -4.806
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.806 TNS Slack -1298.207 Density 31.14
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.806|   -4.806|-1296.731|-1298.207|    31.14%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -4.760|   -4.760|-1295.950|-1297.426|    31.14%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -4.726|   -4.726|-1295.620|-1297.096|    31.14%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.707|   -4.707|-1295.230|-1296.706|    31.15%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.682|   -4.682|-1294.674|-1296.149|    31.15%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.655|   -4.655|-1294.159|-1295.635|    31.15%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.642|   -4.642|-1293.921|-1295.397|    31.15%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.636|   -4.636|-1293.840|-1295.316|    31.15%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.615|   -4.615|-1293.556|-1295.032|    31.15%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.595|   -4.595|-1293.073|-1294.548|    31.15%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -4.581|   -4.581|-1292.738|-1294.214|    31.15%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -4.571|   -4.571|-1292.408|-1293.883|    31.15%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.554|   -4.554|-1291.799|-1293.275|    31.15%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.547|   -4.547|-1291.782|-1293.258|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.531|   -4.531|-1291.067|-1292.542|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.526|   -4.526|-1290.849|-1292.324|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.524|   -4.524|-1290.271|-1291.747|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.518|   -4.518|-1290.161|-1291.637|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.518|   -4.518|-1290.147|-1291.623|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.506|   -4.506|-1289.903|-1291.379|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.498|   -4.498|-1289.248|-1290.724|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.496|   -4.496|-1289.204|-1290.680|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.487|   -4.487|-1288.923|-1290.399|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.481|   -4.481|-1288.906|-1290.382|    31.16%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.481|   -4.481|-1288.719|-1290.195|    31.16%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.473|   -4.473|-1288.564|-1290.040|    31.17%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.474|   -4.474|-1288.023|-1289.498|    31.17%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.462|   -4.462|-1287.735|-1289.211|    31.17%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.452|   -4.452|-1287.218|-1288.694|    31.17%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.442|   -4.442|-1286.346|-1287.821|    31.17%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.431|   -4.431|-1285.944|-1287.420|    31.17%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.430|   -4.430|-1285.523|-1286.999|    31.18%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.431|   -4.431|-1285.362|-1286.838|    31.18%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.419|   -4.419|-1284.890|-1286.365|    31.18%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.408|   -4.408|-1283.773|-1285.248|    31.18%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.397|   -4.397|-1282.950|-1284.426|    31.18%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.390|   -4.390|-1282.658|-1284.134|    31.18%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.383|   -4.383|-1282.152|-1283.628|    31.19%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.382|   -4.382|-1282.018|-1283.494|    31.19%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.377|   -4.377|-1281.908|-1283.384|    31.19%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.377|   -4.377|-1281.619|-1283.095|    31.19%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.377|   -4.377|-1281.547|-1283.022|    31.19%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.369|   -4.369|-1281.371|-1282.846|    31.19%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.360|   -4.360|-1280.196|-1281.672|    31.20%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.347|   -4.347|-1279.720|-1281.195|    31.20%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.347|   -4.347|-1279.094|-1280.570|    31.20%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.347|   -4.347|-1278.904|-1280.380|    31.20%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.339|   -4.339|-1278.688|-1280.164|    31.20%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.339|   -4.339|-1278.648|-1280.124|    31.20%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.332|   -4.332|-1278.187|-1279.663|    31.20%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.332|   -4.332|-1278.144|-1279.620|    31.20%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.324|   -4.324|-1277.864|-1279.340|    31.21%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.324|   -4.324|-1277.275|-1278.751|    31.21%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.324|   -4.324|-1277.140|-1278.615|    31.21%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.317|   -4.317|-1276.978|-1278.454|    31.22%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.317|   -4.317|-1276.818|-1278.293|    31.22%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.309|   -4.309|-1276.318|-1277.794|    31.22%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.308|   -4.308|-1276.129|-1277.605|    31.22%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.304|   -4.304|-1275.990|-1277.465|    31.23%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.304|   -4.304|-1275.908|-1277.383|    31.23%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.296|   -4.296|-1275.114|-1276.590|    31.24%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.285|   -4.285|-1274.613|-1276.089|    31.24%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.283|   -4.283|-1274.447|-1275.922|    31.23%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.281|   -4.281|-1274.051|-1275.527|    31.24%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.277|   -4.277|-1273.846|-1275.322|    31.24%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.269|   -4.269|-1273.482|-1274.958|    31.24%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.259|   -4.259|-1272.772|-1274.248|    31.24%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.258|   -4.258|-1272.254|-1273.729|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.252|   -4.252|-1272.059|-1273.535|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.245|   -4.245|-1271.210|-1272.686|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -4.242|   -4.242|-1271.041|-1272.517|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.239|   -4.239|-1270.609|-1272.085|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.239|   -4.239|-1270.251|-1271.727|    31.25%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.231|   -4.231|-1270.069|-1271.545|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.224|   -4.224|-1269.404|-1270.880|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -4.216|   -4.216|-1268.446|-1269.922|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.211|   -4.211|-1267.992|-1269.468|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.207|   -4.207|-1267.645|-1269.120|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.212|   -4.212|-1267.473|-1268.949|    31.25%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.207|   -4.207|-1267.321|-1268.797|    31.26%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.204|   -4.204|-1267.267|-1268.743|    31.26%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.209|   -4.209|-1266.855|-1268.331|    31.26%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.204|   -4.204|-1266.797|-1268.273|    31.26%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.195|   -4.195|-1266.451|-1267.927|    31.26%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.195|   -4.195|-1266.143|-1267.618|    31.26%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.189|   -4.189|-1265.905|-1267.380|    31.26%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.188|   -4.188|-1265.713|-1267.188|    31.26%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.187|   -4.187|-1265.703|-1267.178|    31.26%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.183|   -4.183|-1265.399|-1266.874|    31.27%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -4.183|   -4.183|-1264.870|-1266.346|    31.27%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -4.177|   -4.177|-1264.415|-1265.890|    31.27%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.175|   -4.175|-1264.282|-1265.757|    31.27%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.169|   -4.169|-1263.939|-1265.415|    31.27%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.166|   -4.166|-1263.749|-1265.225|    31.27%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.161|   -4.161|-1263.418|-1264.894|    31.28%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.155|   -4.155|-1263.157|-1264.632|    31.28%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.151|   -4.151|-1262.789|-1264.265|    31.28%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -4.145|   -4.145|-1262.405|-1263.880|    31.28%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.146|   -4.146|-1261.968|-1263.444|    31.28%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.144|   -4.144|-1261.920|-1263.396|    31.28%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.144|   -4.144|-1261.898|-1263.374|    31.29%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.144|   -4.144|-1261.751|-1263.227|    31.29%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.138|   -4.138|-1261.522|-1262.998|    31.29%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.132|   -4.132|-1260.884|-1262.359|    31.29%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.132|   -4.132|-1260.668|-1262.143|    31.29%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.123|   -4.123|-1260.340|-1261.816|    31.30%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.116|   -4.116|-1259.889|-1261.364|    31.30%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.115|   -4.115|-1259.758|-1261.234|    31.30%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.115|   -4.115|-1259.677|-1261.153|    31.30%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.110|   -4.110|-1259.637|-1261.113|    31.30%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.108|   -4.108|-1259.443|-1260.919|    31.30%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.107|   -4.107|-1258.948|-1260.424|    31.31%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.101|   -4.101|-1258.871|-1260.347|    31.31%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.101|   -4.101|-1258.728|-1260.203|    31.31%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.098|   -4.098|-1258.657|-1260.132|    31.31%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.089|   -4.089|-1258.378|-1259.854|    31.31%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.086|   -4.086|-1257.912|-1259.388|    31.31%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.086|   -4.086|-1257.869|-1259.344|    31.31%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.081|   -4.081|-1257.946|-1259.422|    31.31%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.079|   -4.079|-1257.514|-1258.990|    31.31%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -4.077|   -4.077|-1257.414|-1258.890|    31.31%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.077|   -4.077|-1257.350|-1258.826|    31.32%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.071|   -4.071|-1257.294|-1258.770|    31.32%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.070|   -4.070|-1257.291|-1258.767|    31.32%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.070|   -4.070|-1256.959|-1258.434|    31.32%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.070|   -4.070|-1256.837|-1258.312|    31.32%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.062|   -4.062|-1256.483|-1257.958|    31.32%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -4.061|   -4.061|-1256.271|-1257.747|    31.32%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -4.061|   -4.061|-1256.225|-1257.701|    31.32%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -4.053|   -4.053|-1255.937|-1257.413|    31.33%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.043|   -4.043|-1254.602|-1256.077|    31.33%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.028|   -4.028|-1253.729|-1255.205|    31.34%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.014|   -4.014|-1252.954|-1254.430|    31.34%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.005|   -4.005|-1251.490|-1252.966|    31.35%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -3.995|   -3.995|-1251.256|-1252.732|    31.35%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.984|   -3.984|-1250.005|-1251.480|    31.36%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.976|   -3.976|-1248.926|-1250.402|    31.36%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.968|   -3.968|-1248.641|-1250.117|    31.37%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.959|   -3.959|-1247.713|-1249.188|    31.37%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -3.949|   -3.949|-1246.696|-1248.172|    31.38%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.940|   -3.940|-1245.802|-1247.278|    31.38%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -3.930|   -3.930|-1245.344|-1246.819|    31.39%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.921|   -3.921|-1244.039|-1245.514|    31.39%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.914|   -3.914|-1243.426|-1244.902|    31.40%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.901|   -3.901|-1242.902|-1244.378|    31.40%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.893|   -3.893|-1242.075|-1243.551|    31.40%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.892|   -3.892|-1241.238|-1242.714|    31.40%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.892|   -3.892|-1240.994|-1242.470|    31.41%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.877|   -3.877|-1240.769|-1242.244|    31.41%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.877|   -3.877|-1239.752|-1241.228|    31.41%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.869|   -3.869|-1239.639|-1241.114|    31.42%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.865|   -3.865|-1239.324|-1240.799|    31.42%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.866|   -3.866|-1239.089|-1240.565|    31.42%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.866|   -3.866|-1238.546|-1240.022|    31.43%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.857|   -3.857|-1238.372|-1239.848|    31.43%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.853|   -3.853|-1238.261|-1239.737|    31.43%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -3.849|   -3.849|-1237.952|-1239.428|    31.43%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.840|   -3.840|-1237.326|-1238.802|    31.43%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.837|   -3.837|-1236.600|-1238.076|    31.44%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -3.833|   -3.833|-1236.325|-1237.800|    31.44%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.827|   -3.827|-1236.442|-1237.918|    31.44%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.821|   -3.821|-1236.025|-1237.501|    31.44%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.812|   -3.812|-1235.521|-1236.997|    31.45%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.804|   -3.804|-1234.327|-1235.803|    31.45%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.801|   -3.801|-1233.735|-1235.210|    31.45%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.792|   -3.792|-1233.247|-1234.723|    31.46%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.787|   -3.787|-1232.564|-1234.040|    31.46%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.784|   -3.784|-1232.375|-1233.850|    31.46%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.778|   -3.778|-1231.717|-1233.193|    31.46%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.773|   -3.773|-1231.125|-1232.601|    31.46%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.767|   -3.767|-1230.757|-1232.233|    31.46%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.760|   -3.760|-1229.495|-1230.970|    31.47%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.751|   -3.751|-1228.879|-1230.354|    31.47%|   0:00:01.0| 1490.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.747|   -3.747|-1228.478|-1229.953|    31.47%|   0:00:00.0| 1490.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.747|   -3.747|-1228.146|-1229.622|    31.47%|   0:00:00.0| 1490.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.740|   -3.740|-1228.057|-1229.533|    31.47%|   0:00:00.0| 1490.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.736|   -3.736|-1227.463|-1228.939|    31.47%|   0:00:01.0| 1490.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.735|   -3.735|-1227.216|-1228.692|    31.47%|   0:00:00.0| 1490.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.730|   -3.730|-1226.911|-1228.387|    31.48%|   0:00:01.0| 1490.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.724|   -3.724|-1226.283|-1227.759|    31.48%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.716|   -3.716|-1225.163|-1226.639|    31.48%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.711|   -3.711|-1224.841|-1226.317|    31.48%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.706|   -3.706|-1224.460|-1225.936|    31.48%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.704|   -3.704|-1224.209|-1225.685|    31.48%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.701|   -3.701|-1223.683|-1225.159|    31.48%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.693|   -3.693|-1223.300|-1224.776|    31.48%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -3.691|   -3.691|-1222.957|-1224.433|    31.49%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.689|   -3.689|-1222.707|-1224.183|    31.48%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -3.684|   -3.684|-1222.309|-1223.785|    31.49%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.683|   -3.683|-1222.015|-1223.491|    31.49%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.682|   -3.682|-1221.582|-1223.057|    31.49%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.681|   -3.681|-1220.818|-1222.294|    31.49%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.671|   -3.671|-1220.787|-1222.262|    31.49%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.665|   -3.665|-1220.220|-1221.696|    31.49%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.663|   -3.663|-1220.050|-1221.526|    31.49%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.660|   -3.660|-1219.406|-1220.882|    31.50%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.654|   -3.654|-1218.888|-1220.364|    31.50%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.646|   -3.646|-1218.656|-1220.131|    31.50%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.640|   -3.640|-1217.817|-1219.292|    31.50%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.653|   -3.653|-1217.195|-1218.671|    31.50%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.643|   -3.643|-1216.974|-1218.449|    31.50%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.643|   -3.643|-1216.971|-1218.447|    31.50%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.636|   -3.636|-1216.772|-1218.248|    31.51%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.643|   -3.643|-1216.559|-1218.035|    31.51%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.631|   -3.631|-1216.483|-1217.958|    31.51%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.629|   -3.629|-1216.293|-1217.768|    31.51%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.626|   -3.626|-1216.166|-1217.641|    31.51%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.623|   -3.623|-1216.074|-1217.550|    31.51%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.622|   -3.622|-1216.006|-1217.482|    31.51%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.621|   -3.621|-1215.604|-1217.080|    31.51%|   0:00:01.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.621|   -3.621|-1215.643|-1217.119|    31.51%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.619|   -3.619|-1215.398|-1216.874|    31.52%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.616|   -3.616|-1215.119|-1216.594|    31.52%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.611|   -3.611|-1214.851|-1216.327|    31.52%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.609|   -3.609|-1214.524|-1216.000|    31.52%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.607|   -3.607|-1213.938|-1215.414|    31.52%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.603|   -3.603|-1213.851|-1215.327|    31.52%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.600|   -3.600|-1213.374|-1214.850|    31.52%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.598|   -3.598|-1213.478|-1214.954|    31.52%|   0:00:00.0| 1488.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.593|   -3.593|-1213.119|-1214.594|    31.52%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.588|   -3.588|-1212.918|-1214.393|    31.52%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.587|   -3.587|-1212.803|-1214.279|    31.52%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.582|   -3.582|-1212.611|-1214.087|    31.52%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.581|   -3.581|-1212.663|-1214.139|    31.53%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.580|   -3.580|-1212.465|-1213.941|    31.53%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.580|   -3.580|-1212.323|-1213.798|    31.53%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.579|   -3.579|-1212.253|-1213.729|    31.53%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.580|   -3.580|-1212.061|-1213.537|    31.53%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.577|   -3.577|-1211.964|-1213.439|    31.53%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.577|   -3.577|-1211.904|-1213.380|    31.53%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.572|   -3.572|-1211.839|-1213.315|    31.53%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.569|   -3.569|-1211.195|-1212.671|    31.54%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.567|   -3.567|-1210.482|-1211.958|    31.54%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.564|   -3.564|-1210.280|-1211.755|    31.54%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.560|   -3.560|-1209.161|-1210.637|    31.54%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.551|   -3.551|-1209.071|-1210.547|    31.54%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.546|   -3.546|-1208.328|-1209.804|    31.54%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.545|   -3.545|-1207.437|-1208.913|    31.54%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.537|   -3.537|-1207.263|-1208.739|    31.54%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.534|   -3.534|-1206.978|-1208.453|    31.55%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.525|   -3.525|-1206.291|-1207.767|    31.55%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.524|   -3.524|-1205.368|-1206.844|    31.56%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.517|   -3.517|-1205.200|-1206.676|    31.56%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.513|   -3.513|-1204.071|-1205.546|    31.57%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.507|   -3.507|-1203.790|-1205.266|    31.57%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.503|   -3.503|-1203.022|-1204.498|    31.57%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.496|   -3.496|-1202.915|-1204.391|    31.58%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -3.494|   -3.494|-1202.550|-1204.025|    31.58%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.489|   -3.489|-1201.876|-1203.352|    31.59%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.485|   -3.485|-1201.704|-1203.180|    31.59%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.484|   -3.484|-1201.163|-1202.639|    31.59%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.477|   -3.477|-1200.209|-1201.685|    31.60%|   0:00:04.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.472|   -3.472|-1199.768|-1201.244|    31.60%|   0:00:00.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.468|   -3.468|-1199.330|-1200.806|    31.61%|   0:00:00.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.461|   -3.461|-1199.046|-1200.522|    31.61%|   0:00:01.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
|  -3.457|   -3.457|-1198.476|-1199.952|    31.61%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.454|   -3.454|-1197.863|-1199.338|    31.62%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.450|   -3.450|-1197.499|-1198.975|    31.63%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.443|   -3.443|-1196.596|-1198.072|    31.63%|   0:00:01.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -3.437|   -3.437|-1195.695|-1197.170|    31.64%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.434|   -3.434|-1195.274|-1196.750|    31.64%|   0:00:01.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -3.429|   -3.429|-1194.949|-1196.424|    31.64%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.425|   -3.425|-1194.733|-1196.209|    31.64%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.418|   -3.418|-1193.401|-1194.877|    31.65%|   0:00:02.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -3.414|   -3.414|-1192.816|-1194.292|    31.65%|   0:00:01.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.409|   -3.409|-1192.244|-1193.719|    31.65%|   0:00:01.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.407|   -3.407|-1191.353|-1192.828|    31.65%|   0:00:01.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.396|   -3.396|-1191.113|-1192.589|    31.65%|   0:00:00.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.389|   -3.389|-1189.207|-1190.682|    31.65%|   0:00:02.0| 1490.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.380|   -3.380|-1188.581|-1190.056|    31.65%|   0:00:00.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.373|   -3.373|-1187.272|-1188.748|    31.67%|   0:00:00.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.357|   -3.357|-1186.059|-1187.535|    31.66%|   0:00:01.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.350|   -3.350|-1184.473|-1185.949|    31.68%|   0:00:00.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.345|   -3.345|-1184.022|-1185.498|    31.68%|   0:00:01.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.339|   -3.339|-1183.537|-1185.012|    31.69%|   0:00:01.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.330|   -3.330|-1182.325|-1183.801|    31.69%|   0:00:00.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.323|   -3.323|-1181.225|-1182.700|    31.70%|   0:00:01.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.323|   -3.323|-1180.710|-1182.186|    31.70%|   0:00:00.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.315|   -3.315|-1180.448|-1181.924|    31.70%|   0:00:01.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.313|   -3.313|-1179.224|-1180.700|    31.70%|   0:00:02.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.306|   -3.306|-1179.057|-1180.533|    31.70%|   0:00:00.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.296|   -3.296|-1178.389|-1179.864|    31.71%|   0:00:00.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -3.295|   -3.295|-1176.807|-1178.283|    31.71%|   0:00:01.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.287|   -3.287|-1176.629|-1178.105|    31.71%|   0:00:00.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.280|   -3.280|-1176.035|-1177.511|    31.71%|   0:00:01.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.277|   -3.277|-1175.258|-1176.734|    31.71%|   0:00:00.0| 1491.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.270|   -3.270|-1174.312|-1175.788|    31.71%|   0:00:01.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.260|   -3.260|-1173.334|-1174.810|    31.71%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.252|   -3.252|-1172.355|-1173.831|    31.71%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.244|   -3.244|-1171.511|-1172.986|    31.71%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.238|   -3.238|-1170.515|-1171.991|    31.72%|   0:00:01.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.230|   -3.230|-1170.010|-1171.486|    31.71%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.222|   -3.222|-1168.327|-1169.803|    31.72%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.214|   -3.214|-1167.609|-1169.085|    31.72%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -3.207|   -3.207|-1167.001|-1168.477|    31.72%|   0:00:01.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -3.203|   -3.203|-1166.238|-1167.713|    31.72%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.196|   -3.196|-1165.901|-1167.377|    31.72%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.188|   -3.188|-1165.078|-1166.553|    31.72%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.187|   -3.187|-1164.140|-1165.616|    31.72%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.181|   -3.181|-1163.830|-1165.306|    31.72%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.179|   -3.179|-1163.087|-1164.562|    31.73%|   0:00:01.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.173|   -3.173|-1162.904|-1164.379|    31.73%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.172|   -3.172|-1162.316|-1163.791|    31.73%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.165|   -3.165|-1161.914|-1163.390|    31.73%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.157|   -3.157|-1161.445|-1162.921|    31.73%|   0:00:01.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -3.150|   -3.150|-1160.255|-1161.731|    31.73%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.145|   -3.145|-1160.043|-1161.519|    31.73%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.137|   -3.137|-1159.581|-1161.056|    31.72%|   0:00:02.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.135|   -3.135|-1157.988|-1159.464|    31.73%|   0:00:01.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.132|   -3.132|-1157.782|-1159.257|    31.73%|   0:00:00.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.128|   -3.128|-1157.470|-1158.946|    31.73%|   0:00:01.0| 1492.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.121|   -3.121|-1156.882|-1158.358|    31.74%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.118|   -3.118|-1156.192|-1157.667|    31.74%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.115|   -3.115|-1155.481|-1156.957|    31.74%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.107|   -3.107|-1154.946|-1156.422|    31.74%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.105|   -3.105|-1154.528|-1156.004|    31.74%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.101|   -3.101|-1154.034|-1155.510|    31.75%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.101|   -3.101|-1153.910|-1155.386|    31.75%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.096|   -3.096|-1153.802|-1155.278|    31.75%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.092|   -3.092|-1153.240|-1154.716|    31.75%|   0:00:00.0| 1494.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.088|   -3.088|-1152.688|-1154.163|    31.75%|   0:00:01.0| 1494.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.086|   -3.086|-1152.326|-1153.802|    31.76%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.085|   -3.085|-1152.169|-1153.645|    31.76%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.077|   -3.077|-1151.499|-1152.975|    31.77%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.075|   -3.075|-1150.959|-1152.435|    31.77%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.073|   -3.073|-1150.664|-1152.140|    31.77%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.072|   -3.072|-1150.632|-1152.108|    31.77%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.067|   -3.067|-1150.178|-1151.654|    31.77%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -3.063|   -3.063|-1149.675|-1151.151|    31.78%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.063|   -3.063|-1149.140|-1150.616|    31.78%|   0:00:02.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.063|   -3.063|-1149.163|-1150.639|    31.78%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.059|   -3.059|-1149.071|-1150.547|    31.78%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.058|   -3.058|-1148.705|-1150.181|    31.78%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.057|   -3.057|-1148.618|-1150.093|    31.78%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.050|   -3.050|-1148.349|-1149.825|    31.78%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.049|   -3.049|-1147.834|-1149.310|    31.79%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.046|   -3.046|-1147.609|-1149.085|    31.79%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.042|   -3.042|-1147.503|-1148.978|    31.79%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.040|   -3.040|-1147.355|-1148.830|    31.79%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.034|   -3.034|-1146.986|-1148.462|    31.79%|   0:00:00.0| 1497.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -3.031|   -3.031|-1146.521|-1147.996|    31.80%|   0:00:00.0| 1497.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.029|   -3.029|-1145.955|-1147.431|    31.80%|   0:00:01.0| 1497.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.026|   -3.026|-1145.551|-1147.027|    31.80%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -3.024|   -3.024|-1145.139|-1146.614|    31.80%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -3.019|   -3.019|-1144.811|-1146.286|    31.80%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.019|   -3.019|-1144.385|-1145.861|    31.81%|   0:00:01.0| 1497.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.014|   -3.014|-1144.011|-1145.487|    31.81%|   0:00:00.0| 1499.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -3.009|   -3.009|-1143.685|-1145.161|    31.81%|   0:00:01.0| 1499.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.008|   -3.008|-1143.113|-1144.589|    31.81%|   0:00:01.0| 1499.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.003|   -3.003|-1142.976|-1144.452|    31.81%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.001|   -3.001|-1142.778|-1144.254|    31.81%|   0:00:01.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -2.996|   -2.996|-1142.434|-1143.910|    31.82%|   0:00:01.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.996|   -2.996|-1142.177|-1143.652|    31.82%|   0:00:01.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.990|   -2.990|-1142.124|-1143.600|    31.82%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.988|   -2.988|-1141.262|-1142.738|    31.83%|   0:00:04.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -2.985|   -2.985|-1140.827|-1142.302|    31.83%|   0:00:03.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -2.983|   -2.983|-1139.394|-1140.869|    31.83%|   0:00:01.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -2.971|   -2.971|-1139.026|-1140.502|    31.83%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -2.961|   -2.961|-1137.485|-1138.961|    31.84%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.952|   -2.952|-1137.211|-1138.687|    31.84%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -2.947|   -2.947|-1136.291|-1137.767|    31.84%|   0:00:01.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -2.938|   -2.938|-1136.094|-1137.569|    31.84%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.930|   -2.930|-1135.447|-1136.922|    31.84%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.929|   -2.929|-1134.154|-1135.629|    31.84%|   0:00:01.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
|  -2.925|   -2.925|-1134.029|-1135.505|    31.84%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -2.923|   -2.923|-1133.967|-1135.443|    31.84%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -2.916|   -2.916|-1133.659|-1135.135|    31.84%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.909|   -2.909|-1133.070|-1134.546|    31.84%|   0:00:00.0| 1497.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.902|   -2.902|-1131.891|-1133.366|    31.85%|   0:00:01.0| 1498.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.897|   -2.897|-1131.568|-1133.044|    31.85%|   0:00:00.0| 1498.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.897|   -2.897|-1131.255|-1132.731|    31.86%|   0:00:01.0| 1498.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.894|   -2.894|-1131.188|-1132.663|    31.86%|   0:00:00.0| 1498.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.891|   -2.891|-1130.534|-1132.010|    31.86%|   0:00:00.0| 1498.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -2.885|   -2.885|-1130.479|-1131.955|    31.86%|   0:00:01.0| 1498.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -2.884|   -2.884|-1130.276|-1131.752|    31.86%|   0:00:00.0| 1498.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -2.876|   -2.876|-1130.012|-1131.488|    31.86%|   0:00:01.0| 1498.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
|  -2.874|   -2.874|-1129.251|-1130.727|    31.87%|   0:00:00.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
|  -2.868|   -2.868|-1128.866|-1130.341|    31.87%|   0:00:00.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -2.867|   -2.867|-1128.507|-1129.983|    31.87%|   0:00:01.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -2.863|   -2.863|-1128.423|-1129.899|    31.87%|   0:00:00.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.861|   -2.861|-1128.128|-1129.604|    31.87%|   0:00:00.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.855|   -2.855|-1127.884|-1129.360|    31.87%|   0:00:01.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.855|   -2.855|-1126.985|-1128.460|    31.87%|   0:00:02.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -2.853|   -2.853|-1126.677|-1128.153|    31.88%|   0:00:01.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -2.852|   -2.852|-1126.473|-1127.948|    31.88%|   0:00:00.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -2.846|   -2.846|-1126.160|-1127.636|    31.88%|   0:00:00.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.844|   -2.844|-1125.601|-1127.077|    31.88%|   0:00:00.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.841|   -2.841|-1124.909|-1126.385|    31.89%|   0:00:01.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.839|   -2.839|-1124.728|-1126.204|    31.89%|   0:00:00.0| 1499.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.834|   -2.834|-1124.631|-1126.107|    31.89%|   0:00:01.0| 1500.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.831|   -2.831|-1124.410|-1125.886|    31.89%|   0:00:00.0| 1500.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.830|   -2.830|-1123.771|-1125.247|    31.90%|   0:00:00.0| 1500.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.825|   -2.825|-1123.622|-1125.098|    31.90%|   0:00:01.0| 1500.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.831|   -2.831|-1123.522|-1124.998|    31.90%|   0:00:00.0| 1500.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.820|   -2.820|-1123.319|-1124.795|    31.90%|   0:00:00.0| 1500.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.819|   -2.819|-1123.193|-1124.668|    31.90%|   0:00:01.0| 1501.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.812|   -2.812|-1122.780|-1124.255|    31.91%|   0:00:00.0| 1501.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.806|   -2.806|-1121.979|-1123.455|    31.91%|   0:00:01.0| 1501.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.801|   -2.801|-1121.403|-1122.878|    31.91%|   0:00:01.0| 1501.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
|  -2.797|   -2.797|-1120.497|-1121.973|    31.92%|   0:00:02.0| 1501.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -2.790|   -2.790|-1119.461|-1120.937|    31.93%|   0:00:06.0| 1501.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.787|   -2.787|-1119.247|-1120.723|    31.93%|   0:00:07.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.784|   -2.784|-1118.977|-1120.452|    31.93%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -2.783|   -2.783|-1118.903|-1120.379|    31.93%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.783|   -2.783|-1118.878|-1120.354|    31.93%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.776|   -2.776|-1118.531|-1120.006|    31.93%|   0:00:01.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.774|   -2.774|-1117.818|-1119.294|    31.94%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -2.770|   -2.770|-1117.668|-1119.144|    31.94%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.768|   -2.768|-1117.344|-1118.820|    31.94%|   0:00:01.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.767|   -2.767|-1117.251|-1118.726|    31.94%|   0:00:01.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.766|   -2.766|-1117.182|-1118.658|    31.95%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.764|   -2.764|-1116.976|-1118.452|    31.94%|   0:00:01.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.763|   -2.763|-1116.638|-1118.114|    31.94%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.760|   -2.760|-1116.482|-1117.958|    31.95%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.760|   -2.760|-1116.310|-1117.786|    31.95%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.760|   -2.760|-1116.309|-1117.785|    31.95%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.752|   -2.752|-1115.903|-1117.379|    31.97%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.751|   -2.751|-1115.083|-1116.559|    31.97%|   0:00:03.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.751|   -2.751|-1114.954|-1116.430|    31.98%|   0:00:02.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.748|   -2.748|-1114.660|-1116.136|    31.98%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.743|   -2.743|-1114.545|-1116.020|    31.98%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.742|   -2.742|-1114.446|-1115.922|    31.99%|   0:00:04.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.740|   -2.740|-1114.182|-1115.658|    31.98%|   0:00:02.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.739|   -2.739|-1113.983|-1115.459|    31.99%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.737|   -2.737|-1113.724|-1115.199|    31.99%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -2.735|   -2.735|-1113.377|-1114.853|    31.99%|   0:00:03.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.735|   -2.735|-1113.347|-1114.823|    31.99%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.727|   -2.727|-1112.250|-1113.726|    32.01%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.725|   -2.725|-1112.132|-1113.607|    32.01%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -2.721|   -2.721|-1112.063|-1113.538|    32.01%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.719|   -2.719|-1111.809|-1113.285|    32.02%|   0:00:03.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.717|   -2.717|-1111.656|-1113.132|    32.02%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.717|   -2.717|-1110.973|-1112.448|    32.02%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.717|   -2.717|-1110.843|-1112.318|    32.02%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.714|   -2.714|-1110.581|-1112.056|    32.03%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.714|   -2.714|-1110.456|-1111.932|    32.03%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.713|   -2.713|-1110.432|-1111.908|    32.03%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.707|   -2.707|-1110.171|-1111.647|    32.04%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.706|   -2.706|-1109.510|-1110.985|    32.04%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.706|   -2.706|-1109.385|-1110.861|    32.04%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.699|   -2.699|-1108.846|-1110.322|    32.05%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.699|   -2.699|-1108.676|-1110.152|    32.05%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.699|   -2.699|-1108.663|-1110.138|    32.05%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.695|   -2.695|-1108.053|-1109.529|    32.07%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.691|   -2.691|-1107.975|-1109.451|    32.07%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.689|   -2.689|-1107.685|-1109.161|    32.07%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -2.687|   -2.687|-1107.479|-1108.955|    32.07%|   0:00:03.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.686|   -2.686|-1106.994|-1108.469|    32.08%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -2.685|   -2.685|-1106.919|-1108.394|    32.07%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -2.684|   -2.684|-1106.825|-1108.301|    32.07%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.680|   -2.680|-1106.705|-1108.181|    32.07%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -2.678|   -2.678|-1106.524|-1108.000|    32.08%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.677|   -2.677|-1106.341|-1107.817|    32.08%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.675|   -2.675|-1105.981|-1107.457|    32.08%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
|  -2.671|   -2.671|-1105.751|-1107.227|    32.08%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.672|   -2.672|-1105.703|-1107.178|    32.08%|   0:00:03.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.670|   -2.670|-1105.624|-1107.099|    32.08%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -2.667|   -2.667|-1105.402|-1106.878|    32.08%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.667|   -2.667|-1105.014|-1106.490|    32.08%|   0:00:04.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.662|   -2.662|-1104.730|-1106.206|    32.10%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -2.660|   -2.660|-1104.514|-1105.989|    32.10%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.659|   -2.659|-1104.344|-1105.820|    32.10%|   0:00:01.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
|  -2.658|   -2.658|-1104.303|-1105.778|    32.11%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.656|   -2.656|-1103.942|-1105.418|    32.11%|   0:00:02.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.655|   -2.655|-1103.802|-1105.278|    32.11%|   0:00:03.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -2.653|   -2.653|-1103.500|-1104.975|    32.11%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.653|   -2.653|-1103.363|-1104.839|    32.12%|   0:00:02.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.653|   -2.653|-1103.284|-1104.760|    32.12%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.653|   -2.653|-1102.926|-1104.402|    32.13%|   0:00:00.0| 1503.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.655|   -2.655|-1102.493|-1103.969|    32.17%|   0:00:01.0| 1504.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.652|   -2.652|-1102.332|-1103.807|    32.20%|   0:00:01.0| 1504.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.652|   -2.652|-1102.285|-1103.760|    32.20%|   0:00:00.0| 1504.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.653|   -2.653|-1102.315|-1103.791|    32.22%|   0:00:01.0| 1504.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:11 real=0:03:11 mem=1504.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.038|   -2.653|  -1.552|-1103.791|    32.22%|   0:00:00.0| 1504.4M|   WC_VIEW|  default| psum_mem_instance/D[65]                            |
|  -0.012|   -2.653|  -0.500|-1102.816|    32.22%|   0:00:00.0| 1504.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_9_/E                |
|   0.021|   -2.653|   0.000|-1102.315|    32.22%|   0:00:01.0| 1504.4M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
|   0.021|   -2.653|   0.000|-1102.315|    32.22%|   0:00:00.0| 1504.4M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1504.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:12 real=0:03:12 mem=1504.4M) ***
** GigaOpt Optimizer WNS Slack -2.653 TNS Slack -1102.315 Density 32.22
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.653  TNS Slack -1102.315 Density 32.22
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    32.22%|        -|  -2.653|-1102.315|   0:00:00.0| 1504.4M|
|    32.13%|      111|  -2.654|-1100.700|   0:00:02.0| 1504.4M|
|    31.96%|      407|  -2.651|-1099.664|   0:00:04.0| 1504.4M|
|    31.96%|        2|  -2.651|-1099.664|   0:00:00.0| 1504.4M|
|    31.96%|        0|  -2.651|-1099.664|   0:00:00.0| 1504.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.651  TNS Slack -1099.664 Density 31.96
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 23 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1504.45M, totSessionCpu=0:13:05).
*** Starting refinePlace (0:13:05 mem=1520.5M) ***
Total net bbox length = 4.608e+05 (2.362e+05 2.246e+05) (ext = 1.201e+05)
Move report: Timing Driven Placement moves 62 insts, mean move: 1.25 um, max move: 8.00 um
	Max move on inst (sfp_instance/FE_OFC56_n1): (450.60, 188.20) --> (455.00, 191.80)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1542.7MB
Move report: Detail placement moves 2018 insts, mean move: 1.09 um, max move: 5.60 um
	Max move on inst (sfp_instance/FE_RC_91_0): (519.00, 47.80) --> (515.20, 49.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1542.7MB
Summary Report:
Instances move: 2074 (out of 18451 movable)
Mean displacement: 1.09 um
Max displacement: 8.00 um (Instance: sfp_instance/FE_OFC56_n1) (450.6, 188.2) -> (455, 191.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
Total net bbox length = 4.628e+05 (2.375e+05 2.253e+05) (ext = 1.201e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1542.7MB
*** Finished refinePlace (0:13:07 mem=1542.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1542.7M)


Density : 0.3197
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1542.7M) ***
** GigaOpt Optimizer WNS Slack -2.651 TNS Slack -1099.679 Density 31.97
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.651|   -2.651|-1099.679|-1099.679|    31.97%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.628|   -2.628|-1098.723|-1098.723|    31.97%|   0:00:08.0| 1542.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.625|   -2.625|-1098.384|-1098.384|    31.97%|   0:00:05.0| 1542.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.618|   -2.618|-1098.064|-1098.064|    31.98%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -2.615|   -2.615|-1097.469|-1097.469|    31.99%|   0:00:05.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.614|   -2.614|-1097.191|-1097.191|    31.99%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.614|   -2.614|-1096.988|-1096.988|    31.99%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.614|   -2.614|-1096.987|-1096.987|    31.99%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.610|   -2.610|-1096.883|-1096.883|    31.99%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.609|   -2.609|-1096.737|-1096.737|    31.99%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.609|   -2.609|-1096.681|-1096.681|    32.00%|   0:00:02.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.609|   -2.609|-1096.603|-1096.603|    32.00%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.602|   -2.602|-1095.998|-1095.998|    32.02%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.602|   -2.602|-1095.658|-1095.658|    32.02%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.595|   -2.595|-1095.550|-1095.550|    32.02%|   0:00:06.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.596|   -2.596|-1095.029|-1095.029|    32.02%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.596|   -2.596|-1095.022|-1095.022|    32.03%|   0:00:03.0| 1531.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.590|   -2.590|-1094.911|-1094.911|    32.03%|   0:00:01.0| 1531.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.589|   -2.589|-1094.865|-1094.865|    32.03%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.589|   -2.589|-1094.555|-1094.555|    32.03%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.586|   -2.586|-1094.338|-1094.338|    32.04%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.585|   -2.585|-1094.295|-1094.295|    32.04%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.582|   -2.582|-1094.006|-1094.006|    32.05%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -2.582|   -2.582|-1093.910|-1093.910|    32.05%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -2.581|   -2.581|-1093.722|-1093.722|    32.06%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.581|   -2.581|-1093.614|-1093.614|    32.06%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.581|   -2.581|-1093.515|-1093.515|    32.06%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.578|   -2.578|-1093.469|-1093.469|    32.07%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.578|   -2.578|-1093.425|-1093.425|    32.07%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.578|   -2.578|-1093.350|-1093.350|    32.07%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.580|   -2.580|-1092.786|-1092.786|    32.11%|   0:00:02.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.581|   -2.581|-1092.629|-1092.629|    32.13%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.580|   -2.580|-1092.414|-1092.414|    32.14%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.580|   -2.580|-1092.324|-1092.324|    32.15%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.580|   -2.580|-1092.324|-1092.324|    32.15%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.4 real=0:00:41.0 mem=1529.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.4 real=0:00:41.0 mem=1529.2M) ***
** GigaOpt Optimizer WNS Slack -2.580 TNS Slack -1092.324 Density 32.15
*** Starting refinePlace (0:13:49 mem=1529.2M) ***
Total net bbox length = 4.631e+05 (2.376e+05 2.254e+05) (ext = 1.201e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1529.2MB
Move report: Detail placement moves 1287 insts, mean move: 0.63 um, max move: 4.40 um
	Max move on inst (sfp_instance/FE_OCPC1536_n1021): (336.60, 105.40) --> (334.00, 107.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1529.2MB
Summary Report:
Instances move: 1287 (out of 18542 movable)
Mean displacement: 0.63 um
Max displacement: 4.40 um (Instance: sfp_instance/FE_OCPC1536_n1021) (336.6, 105.4) -> (334, 107.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.636e+05 (2.380e+05 2.255e+05) (ext = 1.201e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1529.2MB
*** Finished refinePlace (0:13:49 mem=1529.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1529.2M)


Density : 0.3215
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1529.2M) ***
** GigaOpt Optimizer WNS Slack -2.580 TNS Slack -1092.520 Density 32.15
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.580|   -2.580|-1092.520|-1092.520|    32.15%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.567|   -2.567|-1091.949|-1091.949|    32.16%|   0:00:13.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -2.564|   -2.564|-1091.760|-1091.760|    32.16%|   0:00:02.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.564|   -2.564|-1091.720|-1091.720|    32.16%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.564|   -2.564|-1091.678|-1091.678|    32.16%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.562|   -2.562|-1091.341|-1091.341|    32.17%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.560|   -2.560|-1091.278|-1091.278|    32.17%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.562|   -2.562|-1090.921|-1090.921|    32.17%|   0:00:04.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.555|   -2.555|-1090.797|-1090.797|    32.18%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.554|   -2.554|-1090.416|-1090.416|    32.18%|   0:00:04.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.553|   -2.553|-1090.470|-1090.470|    32.18%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -2.553|   -2.553|-1090.282|-1090.282|    32.19%|   0:00:02.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.553|   -2.553|-1090.194|-1090.194|    32.19%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.553|   -2.553|-1090.067|-1090.067|    32.19%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.549|   -2.549|-1089.895|-1089.895|    32.19%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.549|   -2.549|-1089.830|-1089.830|    32.19%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.546|   -2.546|-1089.718|-1089.718|    32.20%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.544|   -2.544|-1089.344|-1089.344|    32.20%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.544|   -2.544|-1089.307|-1089.307|    32.20%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.539|   -2.539|-1088.796|-1088.796|    32.21%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.540|   -2.540|-1088.765|-1088.765|    32.22%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.536|   -2.536|-1088.492|-1088.492|    32.22%|   0:00:02.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.532|   -2.532|-1088.194|-1088.194|    32.23%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.532|   -2.532|-1087.923|-1087.923|    32.23%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.528|   -2.528|-1087.673|-1087.673|    32.23%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.528|   -2.528|-1087.465|-1087.465|    32.24%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.528|   -2.528|-1087.433|-1087.433|    32.24%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.524|   -2.524|-1087.063|-1087.063|    32.25%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.523|   -2.523|-1086.983|-1086.983|    32.25%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.523|   -2.523|-1086.953|-1086.953|    32.25%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.523|   -2.523|-1086.876|-1086.876|    32.26%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.523|   -2.523|-1086.750|-1086.750|    32.26%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.521|   -2.521|-1086.743|-1086.743|    32.26%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.521|   -2.521|-1086.694|-1086.694|    32.26%|   0:00:00.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.518|   -2.518|-1086.513|-1086.513|    32.27%|   0:00:01.0| 1529.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.519|   -2.519|-1086.145|-1086.145|    32.27%|   0:00:34.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.519|   -2.519|-1086.043|-1086.043|    32.27%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.511|   -2.511|-1085.578|-1085.578|    32.28%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.510|   -2.510|-1085.238|-1085.238|    32.28%|   0:00:02.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.508|   -2.508|-1084.831|-1084.831|    32.29%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -2.508|   -2.508|-1084.816|-1084.816|    32.29%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -2.506|   -2.506|-1084.589|-1084.589|    32.29%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.502|   -2.502|-1084.176|-1084.176|    32.29%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.502|   -2.502|-1083.923|-1083.923|    32.29%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.502|   -2.502|-1083.885|-1083.885|    32.29%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.495|   -2.495|-1083.547|-1083.547|    32.30%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.494|   -2.494|-1083.224|-1083.224|    32.31%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.494|   -2.494|-1083.180|-1083.180|    32.31%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.491|   -2.491|-1082.845|-1082.845|    32.31%|   0:00:02.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -2.490|   -2.490|-1082.667|-1082.667|    32.31%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -2.490|   -2.490|-1082.618|-1082.618|    32.31%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -2.486|   -2.486|-1082.505|-1082.505|    32.32%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.487|   -2.487|-1082.419|-1082.419|    32.32%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.485|   -2.485|-1082.251|-1082.251|    32.33%|   0:00:03.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.485|   -2.485|-1082.249|-1082.249|    32.33%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.484|   -2.484|-1082.006|-1082.006|    32.33%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -2.482|   -2.482|-1081.650|-1081.650|    32.34%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.482|   -2.482|-1081.646|-1081.646|    32.34%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.480|   -2.480|-1081.569|-1081.569|    32.34%|   0:00:02.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.479|   -2.479|-1081.151|-1081.151|    32.34%|   0:00:02.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -2.479|   -2.479|-1081.065|-1081.065|    32.34%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -2.475|   -2.475|-1080.854|-1080.854|    32.35%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.474|   -2.474|-1080.754|-1080.754|    32.35%|   0:00:02.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.474|   -2.474|-1080.686|-1080.686|    32.35%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.472|   -2.472|-1080.485|-1080.485|    32.36%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.473|   -2.473|-1080.422|-1080.422|    32.36%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.473|   -2.473|-1080.345|-1080.345|    32.36%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.468|   -2.468|-1080.140|-1080.140|    32.37%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.468|   -2.468|-1080.063|-1080.063|    32.37%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.466|   -2.466|-1079.688|-1079.688|    32.38%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.466|   -2.466|-1079.568|-1079.568|    32.38%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.462|   -2.462|-1079.464|-1079.464|    32.38%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.462|   -2.462|-1079.370|-1079.370|    32.39%|   0:00:03.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.462|   -2.462|-1079.366|-1079.366|    32.38%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.461|   -2.461|-1079.073|-1079.073|    32.40%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.461|   -2.461|-1079.070|-1079.070|    32.40%|   0:00:02.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.461|   -2.461|-1078.932|-1078.932|    32.40%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.461|   -2.461|-1078.664|-1078.664|    32.40%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -2.458|   -2.458|-1078.450|-1078.450|    32.41%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.458|   -2.458|-1078.435|-1078.435|    32.41%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.456|   -2.456|-1078.332|-1078.332|    32.42%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.456|   -2.456|-1078.084|-1078.084|    32.42%|   0:00:02.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.456|   -2.456|-1078.036|-1078.036|    32.42%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.452|   -2.452|-1077.760|-1077.760|    32.43%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.452|   -2.452|-1077.716|-1077.716|    32.43%|   0:00:02.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.452|   -2.452|-1077.568|-1077.568|    32.43%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.449|   -2.449|-1077.495|-1077.495|    32.43%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.448|   -2.448|-1077.347|-1077.347|    32.43%|   0:00:10.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.448|   -2.448|-1077.302|-1077.302|    32.43%|   0:00:02.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.447|   -2.447|-1077.128|-1077.128|    32.45%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -2.447|   -2.447|-1076.970|-1076.970|    32.45%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.447|   -2.447|-1076.957|-1076.957|    32.45%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.447|   -2.447|-1076.943|-1076.943|    32.44%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.444|   -2.444|-1076.843|-1076.843|    32.45%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.444|   -2.444|-1076.644|-1076.644|    32.45%|   0:00:04.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.444|   -2.444|-1076.639|-1076.639|    32.45%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.444|   -2.444|-1076.618|-1076.618|    32.45%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.444|   -2.444|-1076.612|-1076.612|    32.45%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.444|   -2.444|-1076.074|-1076.074|    32.48%|   0:00:03.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.444|   -2.444|-1075.845|-1075.845|    32.51%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.444|   -2.444|-1075.777|-1075.777|    32.51%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.444|   -2.444|-1075.656|-1075.656|    32.52%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.444|   -2.444|-1075.663|-1075.663|    32.53%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:16 real=0:02:16 mem=1530.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:16 real=0:02:17 mem=1530.9M) ***
** GigaOpt Optimizer WNS Slack -2.444 TNS Slack -1075.663 Density 32.53
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.444  TNS Slack -1075.663 Density 32.53
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    32.53%|        -|  -2.444|-1075.663|   0:00:00.0| 1530.9M|
|    32.49%|       44|  -2.444|-1075.584|   0:00:02.0| 1530.9M|
|    32.41%|      279|  -2.440|-1075.804|   0:00:03.0| 1530.9M|
|    32.41%|        1|  -2.440|-1075.804|   0:00:00.0| 1530.9M|
|    32.41%|        0|  -2.440|-1075.804|   0:00:00.0| 1530.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.440  TNS Slack -1075.804 Density 32.41
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:05.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:05, mem=1530.90M, totSessionCpu=0:16:11).
*** Starting refinePlace (0:16:12 mem=1530.9M) ***
Total net bbox length = 4.643e+05 (2.385e+05 2.258e+05) (ext = 1.200e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1530.9MB
Move report: Detail placement moves 1718 insts, mean move: 0.87 um, max move: 5.60 um
	Max move on inst (sfp_instance/U1470): (356.00, 10.00) --> (359.80, 11.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1530.9MB
Summary Report:
Instances move: 1718 (out of 18622 movable)
Mean displacement: 0.87 um
Max displacement: 5.60 um (Instance: sfp_instance/U1470) (356, 10) -> (359.8, 11.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: AOI21D2
Total net bbox length = 4.654e+05 (2.392e+05 2.262e+05) (ext = 1.200e+05)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1530.9MB
*** Finished refinePlace (0:16:12 mem=1530.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1530.9M)


Density : 0.3243
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1530.9M) ***
** GigaOpt Optimizer WNS Slack -2.440 TNS Slack -1075.824 Density 32.43
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.440|   -2.440|-1075.824|-1075.824|    32.43%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.432|   -2.432|-1075.289|-1075.289|    32.44%|   0:00:24.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.432|   -2.432|-1075.220|-1075.220|    32.44%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.434|   -2.434|-1074.947|-1074.947|    32.47%|   0:00:06.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.435|   -2.435|-1074.321|-1074.321|    32.48%|   0:00:02.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.435|   -2.435|-1074.206|-1074.206|    32.49%|   0:00:01.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.435|   -2.435|-1074.118|-1074.118|    32.49%|   0:00:00.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.435|   -2.435|-1074.118|-1074.118|    32.49%|   0:00:00.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.1 real=0:00:34.0 mem=1532.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.1 real=0:00:34.0 mem=1532.9M) ***
** GigaOpt Optimizer WNS Slack -2.435 TNS Slack -1074.118 Density 32.49
*** Starting refinePlace (0:16:47 mem=1532.9M) ***
Total net bbox length = 4.657e+05 (2.393e+05 2.263e+05) (ext = 1.200e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1532.9MB
Move report: Detail placement moves 802 insts, mean move: 0.50 um, max move: 3.20 um
	Max move on inst (sfp_instance/FE_OCPC1727_n1025): (343.00, 109.00) --> (341.60, 110.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1532.9MB
Summary Report:
Instances move: 802 (out of 18640 movable)
Mean displacement: 0.50 um
Max displacement: 3.20 um (Instance: sfp_instance/FE_OCPC1727_n1025) (343, 109) -> (341.6, 110.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.659e+05 (2.395e+05 2.264e+05) (ext = 1.200e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1532.9MB
*** Finished refinePlace (0:16:47 mem=1532.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1532.9M)


Density : 0.3249
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1532.9M) ***
** GigaOpt Optimizer WNS Slack -2.435 TNS Slack -1074.118 Density 32.49
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.435|   -2.435|-1074.118|-1074.118|    32.49%|   0:00:01.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.430|   -2.430|-1073.983|-1073.983|    32.50%|   0:00:19.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.429|   -2.429|-1073.962|-1073.962|    32.50%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.429|   -2.429|-1073.954|-1073.954|    32.50%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.426|   -2.426|-1073.906|-1073.906|    32.50%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.425|   -2.425|-1073.877|-1073.877|    32.51%|   0:00:01.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.425|   -2.425|-1073.714|-1073.714|    32.50%|   0:00:02.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.424|   -2.424|-1073.717|-1073.717|    32.51%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.421|   -2.421|-1073.505|-1073.505|    32.51%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -2.420|   -2.420|-1073.460|-1073.460|    32.51%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.419|   -2.419|-1073.482|-1073.482|    32.52%|   0:00:01.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.418|   -2.418|-1073.463|-1073.463|    32.51%|   0:00:01.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.419|   -2.419|-1073.094|-1073.094|    32.54%|   0:00:12.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.417|   -2.417|-1072.644|-1072.644|    32.56%|   0:00:06.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.417|   -2.417|-1072.137|-1072.137|    32.59%|   0:00:02.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.417|   -2.417|-1072.041|-1072.041|    32.60%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, psum_mem_instance/CLK
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.217|   -2.217|-1062.021|-1062.769|    32.60%|   0:00:01.0| 1532.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.217|   -2.217|-1062.007|-1062.755|    32.61%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.217|   -2.217|-1062.007|-1062.755|    32.61%|   0:00:00.0| 1530.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:46.4 real=0:00:47.0 mem=1530.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.179|   -2.217|  -2.317|-1062.755|    32.61%|   0:00:00.0| 1530.9M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
|  -0.159|   -2.217|  -1.374|-1062.706|    32.61%|   0:00:00.0| 1530.9M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
Dumping Information for Job 3 **WARN: (IMPOPT-664):	Net inst[10] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
Dumping Information for Job 4 **WARN: (IMPOPT-664):	Net inst[8] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.159|   -2.217|  -1.374|-1062.706|    32.61%|   0:00:00.0| 1530.9M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1530.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:46.6 real=0:00:47.0 mem=1530.9M) ***
** GigaOpt Optimizer WNS Slack -2.217 TNS Slack -1062.706 Density 32.61
*** Starting refinePlace (0:17:34 mem=1530.9M) ***
Total net bbox length = 4.662e+05 (2.397e+05 2.265e+05) (ext = 1.200e+05)
Move report: Timing Driven Placement moves 486 insts, mean move: 3.89 um, max move: 21.40 um
	Max move on inst (sfp_instance/U483): (331.40, 58.60) --> (334.80, 40.60)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1555.9MB
Move report: Detail placement moves 1087 insts, mean move: 0.64 um, max move: 5.80 um
	Max move on inst (sfp_instance/FE_RC_2956_0): (350.20, 11.80) --> (354.20, 10.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1555.9MB
Summary Report:
Instances move: 1458 (out of 18701 movable)
Mean displacement: 1.75 um
Max displacement: 21.40 um (Instance: sfp_instance/U483) (331.4, 58.6) -> (334.8, 40.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI31D1
Total net bbox length = 4.662e+05 (2.399e+05 2.263e+05) (ext = 1.200e+05)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1555.9MB
*** Finished refinePlace (0:17:37 mem=1555.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1555.9M)


Density : 0.3261
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1555.9M) ***
** GigaOpt Optimizer WNS Slack -2.217 TNS Slack -1062.672 Density 32.61
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.217|   -2.217|-1061.964|-1062.672|    32.61%|   0:00:00.0| 1555.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.210|   -2.210|-1061.599|-1062.306|    32.61%|   0:00:22.0| 1533.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.211|   -2.211|-1061.341|-1062.049|    32.63%|   0:00:07.0| 1535.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.209|   -2.209|-1060.747|-1061.455|    32.64%|   0:00:01.0| 1535.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.209|   -2.209|-1060.551|-1061.259|    32.64%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.209|   -2.209|-1060.522|-1061.229|    32.64%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.209|   -2.209|-1060.522|-1061.229|    32.64%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.5 real=0:00:31.0 mem=1533.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.209|  -1.374|-1061.229|    32.64%|   0:00:00.0| 1533.7M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
Dumping Information for Job 4 **WARN: (IMPOPT-664):	Net inst[10] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
Dumping Information for Job 5 **WARN: (IMPOPT-664):	Net inst[8] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.159|   -2.209|  -1.371|-1061.225|    32.64%|   0:00:00.0| 1533.7M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1533.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.6 real=0:00:32.0 mem=1533.7M) ***
** GigaOpt Optimizer WNS Slack -2.209 TNS Slack -1061.225 Density 32.64
*** Starting refinePlace (0:18:09 mem=1533.7M) ***
Total net bbox length = 4.663e+05 (2.400e+05 2.263e+05) (ext = 1.200e+05)
Move report: Timing Driven Placement moves 664 insts, mean move: 4.29 um, max move: 24.80 um
	Max move on inst (sfp_instance/FE_RC_2116_0): (342.00, 98.20) --> (337.00, 118.00)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1558.7MB
Move report: Detail placement moves 2604 insts, mean move: 3.34 um, max move: 26.40 um
	Max move on inst (sfp_instance/FE_RC_2916_0): (343.40, 56.80) --> (322.40, 51.40)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 1558.7MB
Summary Report:
Instances move: 2813 (out of 18716 movable)
Mean displacement: 3.80 um
Max displacement: 33.00 um (Instance: sfp_instance/FE_RC_2095_0) (341.8, 49.6) -> (323.2, 64)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.655e+05 (2.387e+05 2.268e+05) (ext = 1.198e+05)
Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 1558.7MB
*** Finished refinePlace (0:18:13 mem=1558.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1558.7M)


Density : 0.3264
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:04.0 mem=1558.7M) ***
** GigaOpt Optimizer WNS Slack -2.393 TNS Slack -1068.142 Density 32.64
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.393|   -2.393|-1067.429|-1068.142|    32.64%|   0:00:00.0| 1558.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.346|   -2.346|-1066.491|-1067.204|    32.64%|   0:00:00.0| 1558.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.325|   -2.325|-1066.072|-1066.785|    32.64%|   0:00:00.0| 1558.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.291|   -2.291|-1065.394|-1066.107|    32.64%|   0:00:00.0| 1558.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.277|   -2.277|-1065.094|-1065.807|    32.64%|   0:00:01.0| 1542.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.268|   -2.268|-1064.900|-1065.613|    32.64%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.261|   -2.261|-1064.694|-1065.407|    32.64%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.253|   -2.253|-1064.530|-1065.243|    32.64%|   0:00:00.0| 1542.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.247|   -2.247|-1064.086|-1064.798|    32.64%|   0:00:07.0| 1542.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.247|   -2.247|-1063.914|-1064.626|    32.64%|   0:00:01.0| 1538.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.246|   -2.246|-1063.894|-1064.606|    32.64%|   0:00:00.0| 1538.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.242|   -2.242|-1063.826|-1064.538|    32.65%|   0:00:00.0| 1538.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.240|   -2.240|-1063.610|-1064.323|    32.65%|   0:00:00.0| 1538.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.240|   -2.240|-1063.610|-1064.322|    32.65%|   0:00:01.0| 1538.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.7 real=0:00:10.0 mem=1538.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.240|  -1.380|-1064.322|    32.65%|   0:00:00.0| 1538.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.159|   -2.240|  -1.380|-1064.322|    32.65%|   0:00:00.0| 1538.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1538.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.8 real=0:00:10.0 mem=1538.3M) ***
*** Starting refinePlace (0:18:23 mem=1538.3M) ***
Total net bbox length = 4.656e+05 (2.387e+05 2.268e+05) (ext = 1.198e+05)
Move report: Detail placement moves 15 insts, mean move: 3.73 um, max move: 12.40 um
	Max move on inst (sfp_instance/FE_OCPC1330_n1006): (337.40, 98.20) --> (325.00, 98.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1538.3MB
Summary Report:
Instances move: 15 (out of 18713 movable)
Mean displacement: 3.73 um
Max displacement: 12.40 um (Instance: sfp_instance/FE_OCPC1330_n1006) (337.4, 98.2) -> (325, 98.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 4.656e+05 (2.388e+05 2.269e+05) (ext = 1.198e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1538.3MB
*** Finished refinePlace (0:18:24 mem=1538.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1538.3M)


Density : 0.3265
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1538.3M) ***
** GigaOpt Optimizer WNS Slack -2.240 TNS Slack -1064.339 Density 32.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:08:37 real=0:08:36 mem=1538.3M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -2.240
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.240 TNS Slack -1064.339 Density 32.65
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.240|   -2.240|-1063.626|-1064.339|    32.65%|   0:00:00.0| 1519.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.230|   -2.230|-1062.815|-1063.528|    32.64%|   0:00:10.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
|  -2.227|   -2.227|-1062.532|-1063.245|    32.65%|   0:00:05.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
|  -2.223|   -2.223|-1062.153|-1062.866|    32.65%|   0:00:03.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.220|   -2.220|-1062.017|-1062.730|    32.65%|   0:00:01.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.216|   -2.216|-1061.846|-1062.559|    32.65%|   0:00:03.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.214|   -2.214|-1061.747|-1062.460|    32.65%|   0:00:02.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.214|   -2.214|-1061.504|-1062.217|    32.65%|   0:00:00.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.214|   -2.214|-1061.473|-1062.186|    32.65%|   0:00:01.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.210|   -2.210|-1061.086|-1061.799|    32.66%|   0:00:00.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.207|   -2.207|-1060.939|-1061.652|    32.66%|   0:00:03.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.206|   -2.206|-1060.919|-1061.632|    32.66%|   0:00:02.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.207|   -2.207|-1060.811|-1061.523|    32.67%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.204|   -2.204|-1060.756|-1061.469|    32.67%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.204|   -2.204|-1060.727|-1061.440|    32.67%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.204|   -2.204|-1060.695|-1061.408|    32.67%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.204|   -2.204|-1060.654|-1061.367|    32.67%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.201|   -2.201|-1060.414|-1061.127|    32.67%|   0:00:01.0| 1523.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.201|   -2.201|-1060.261|-1060.974|    32.67%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.201|   -2.201|-1060.227|-1060.940|    32.67%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.201|   -2.201|-1060.201|-1060.914|    32.67%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.201|   -2.201|-1060.039|-1060.752|    32.67%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -2.201|   -2.201|-1059.903|-1060.616|    32.68%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -2.201|   -2.201|-1059.899|-1060.612|    32.68%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -2.201|   -2.201|-1059.893|-1060.606|    32.68%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -2.201|   -2.201|-1059.768|-1060.481|    32.68%|   0:00:02.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -2.201|   -2.201|-1059.763|-1060.476|    32.68%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -2.201|   -2.201|-1059.752|-1060.465|    32.69%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -2.201|   -2.201|-1059.751|-1060.464|    32.69%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -2.201|   -2.201|-1059.340|-1060.053|    32.69%|   0:00:03.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -2.201|   -2.201|-1059.276|-1059.989|    32.69%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
|  -2.201|   -2.201|-1058.989|-1059.702|    32.69%|   0:00:03.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -2.201|   -2.201|-1058.922|-1059.635|    32.69%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -2.201|   -2.201|-1058.833|-1059.546|    32.69%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -2.202|   -2.202|-1058.661|-1059.374|    32.69%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.202|   -2.202|-1058.634|-1059.347|    32.69%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.202|   -2.202|-1058.628|-1059.341|    32.70%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.202|   -2.202|-1058.624|-1059.336|    32.70%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.202|   -2.202|-1058.617|-1059.330|    32.70%|   0:00:03.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -2.202|   -2.202|-1058.593|-1059.306|    32.70%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -2.202|   -2.202|-1058.582|-1059.295|    32.70%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -2.202|   -2.202|-1058.554|-1059.267|    32.70%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -2.202|   -2.202|-1058.544|-1059.257|    32.70%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -2.202|   -2.202|-1058.532|-1059.245|    32.70%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -2.202|   -2.202|-1058.526|-1059.239|    32.70%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -2.202|   -2.202|-1058.383|-1059.096|    32.70%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -2.202|   -2.202|-1058.335|-1059.048|    32.70%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -2.202|   -2.202|-1058.239|-1058.952|    32.71%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -2.202|   -2.202|-1058.135|-1058.848|    32.71%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -2.202|   -2.202|-1057.953|-1058.666|    32.71%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -2.202|   -2.202|-1057.899|-1058.612|    32.71%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -2.202|   -2.202|-1057.869|-1058.582|    32.71%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -2.202|   -2.202|-1057.825|-1058.538|    32.71%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.202|   -2.202|-1057.801|-1058.514|    32.71%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -2.202|   -2.202|-1057.716|-1058.429|    32.71%|   0:00:02.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -2.202|   -2.202|-1057.693|-1058.406|    32.71%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -2.202|   -2.202|-1057.691|-1058.404|    32.71%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -2.202|   -2.202|-1057.688|-1058.401|    32.71%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -2.202|   -2.202|-1057.634|-1058.346|    32.72%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
|  -2.202|   -2.202|-1057.610|-1058.323|    32.72%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
|  -2.202|   -2.202|-1057.582|-1058.294|    32.72%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
|  -2.202|   -2.202|-1057.569|-1058.282|    32.72%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
|  -2.202|   -2.202|-1057.541|-1058.254|    32.72%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_2_/D                |
|  -2.202|   -2.202|-1057.508|-1058.221|    32.72%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
|  -2.202|   -2.202|-1057.505|-1058.218|    32.72%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_0_/D                |
|  -2.202|   -2.202|-1057.484|-1058.197|    32.72%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -2.202|   -2.202|-1057.480|-1058.193|    32.72%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -2.202|   -2.202|-1057.476|-1058.189|    32.72%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
|  -2.204|   -2.204|-1057.500|-1058.213|    32.72%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -2.204|   -2.204|-1056.876|-1057.589|    32.72%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -2.204|   -2.204|-1052.727|-1053.440|    32.73%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -2.204|   -2.204|-1051.858|-1052.571|    32.73%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_11_/D   |
|  -2.204|   -2.204|-1050.661|-1051.374|    32.73%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_11_/D   |
|  -2.204|   -2.204|-1049.279|-1049.992|    32.74%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -2.204|   -2.204|-1047.936|-1048.649|    32.75%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -2.204|   -2.204|-1046.468|-1047.181|    32.75%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -2.204|   -2.204|-1046.299|-1047.012|    32.76%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -2.204|   -2.204|-1045.527|-1046.240|    32.76%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -2.204|   -2.204|-1044.900|-1045.613|    32.77%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -2.204|   -2.204|-1042.847|-1043.560|    32.78%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -2.204|   -2.204|-1040.199|-1040.912|    32.79%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -2.204|   -2.204|-1037.896|-1038.609|    32.81%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.204|   -2.204|-1035.346|-1036.058|    32.82%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -2.204|   -2.204|-1034.058|-1034.771|    32.83%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1032.011|-1032.724|    32.84%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -2.204|   -2.204|-1029.956|-1030.669|    32.84%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
|  -2.204|   -2.204|-1029.933|-1030.646|    32.84%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -2.204|   -2.204|-1028.965|-1029.677|    32.85%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1027.768|-1028.481|    32.86%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -2.204|   -2.204|-1026.713|-1027.426|    32.88%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.204|   -2.204|-1025.251|-1025.964|    32.88%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1024.862|-1025.574|    32.89%|   0:00:01.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -2.204|   -2.204|-1023.995|-1024.708|    32.90%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -2.204|   -2.204|-1022.961|-1023.674|    32.91%|   0:00:02.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -2.204|   -2.204|-1022.237|-1022.950|    32.91%|   0:00:00.0| 1521.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204|-1020.823|-1021.536|    32.92%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -2.204|   -2.204|-1020.116|-1020.829|    32.93%|   0:00:02.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1019.664|-1020.376|    32.93%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -2.204|   -2.204|-1019.141|-1019.854|    32.94%|   0:00:02.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_16_/D   |
|  -2.204|   -2.204|-1018.338|-1019.051|    32.95%|   0:00:00.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
|  -2.204|   -2.204|-1018.118|-1018.831|    32.96%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.204|   -2.204|-1017.870|-1018.583|    32.96%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1017.680|-1018.393|    32.97%|   0:00:00.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_16_/D   |
|  -2.204|   -2.204|-1017.567|-1018.280|    32.97%|   0:00:02.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1017.400|-1018.113|    32.97%|   0:00:00.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204|-1016.814|-1017.527|    32.97%|   0:00:02.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -2.204|   -2.204|-1016.418|-1017.131|    32.98%|   0:00:00.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1015.655|-1016.368|    32.98%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1015.045|-1015.758|    32.99%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1014.298|-1015.011|    32.99%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1012.041|-1012.753|    32.98%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1010.492|-1011.205|    32.96%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1008.713|-1009.425|    32.96%|   0:00:00.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204|-1007.456|-1008.169|    32.95%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204|-1006.464|-1007.177|    32.95%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204|-1003.653|-1004.366|    32.95%|   0:00:01.0| 1531.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1002.153|-1002.866|    32.95%|   0:00:00.0| 1531.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204|-1001.905|-1002.618|    32.95%|   0:00:00.0| 1531.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -999.877|-1000.589|    32.96%|   0:00:01.0| 1531.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -998.438| -999.151|    32.96%|   0:00:01.0| 1531.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_16_/D   |
|  -2.204|   -2.204| -997.252| -997.965|    32.97%|   0:00:01.0| 1531.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -997.056| -997.769|    32.97%|   0:00:01.0| 1531.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -996.824| -997.536|    32.97%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -996.294| -997.007|    32.98%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -995.024| -995.737|    32.98%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -994.415| -995.128|    32.98%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -2.204|   -2.204| -993.917| -994.629|    32.98%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -993.488| -994.201|    32.99%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204| -992.442| -993.154|    33.00%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -991.810| -992.523|    33.00%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -991.411| -992.124|    33.01%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -990.340| -991.053|    33.01%|   0:00:02.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -990.072| -990.785|    33.02%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -989.547| -990.260|    33.02%|   0:00:02.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -989.381| -990.094|    33.03%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -988.657| -989.370|    33.03%|   0:00:02.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -988.251| -988.964|    33.04%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -987.933| -988.646|    33.04%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -987.566| -988.279|    33.04%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -985.907| -986.620|    33.11%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -985.349| -986.061|    33.12%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -984.933| -985.646|    33.13%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -983.599| -984.312|    33.18%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -983.501| -984.214|    33.19%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -983.029| -983.742|    33.19%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -2.204|   -2.204| -982.437| -983.150|    33.20%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -981.627| -982.340|    33.21%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -981.214| -981.927|    33.21%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -2.204|   -2.204| -980.482| -981.195|    33.22%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -979.451| -980.164|    33.23%|   0:00:04.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -979.140| -979.852|    33.23%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -978.029| -978.741|    33.24%|   0:00:03.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -976.791| -977.504|    33.32%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -975.655| -976.368|    33.33%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -974.162| -974.875|    33.36%|   0:00:05.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -973.809| -974.522|    33.36%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -971.702| -972.415|    33.44%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -969.991| -970.703|    33.46%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -969.854| -970.567|    33.46%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -969.497| -970.210|    33.48%|   0:00:03.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -969.419| -970.131|    33.48%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -968.680| -969.393|    33.54%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -968.204| -968.917|    33.56%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -967.976| -968.689|    33.56%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -967.504| -968.216|    33.62%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -967.159| -967.872|    33.62%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -966.759| -967.472|    33.62%|   0:00:03.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -966.652| -967.365|    33.63%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -966.353| -967.066|    33.63%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -965.801| -966.514|    33.66%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -965.666| -966.379|    33.67%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -965.523| -966.236|    33.67%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -965.459| -966.172|    33.68%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -964.938| -965.651|    33.71%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -2.204|   -2.204| -964.301| -965.014|    33.71%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -963.913| -964.625|    33.72%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -963.537| -964.250|    33.72%|   0:00:03.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -963.366| -964.078|    33.77%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.204|   -2.204| -963.027| -963.740|    33.77%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -962.407| -963.120|    33.77%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -962.277| -962.990|    33.78%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -961.764| -962.477|    33.79%|   0:00:03.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -961.492| -962.205|    33.79%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -961.435| -962.148|    33.79%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -961.375| -962.088|    33.79%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.204|   -2.204| -960.797| -961.510|    33.86%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204| -959.602| -960.314|    33.88%|   0:00:03.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204| -959.562| -960.275|    33.88%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204| -958.980| -959.693|    33.94%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -958.961| -959.674|    33.94%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -958.805| -959.518|    33.95%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -958.791| -959.503|    33.96%|   0:00:00.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -958.786| -959.499|    33.97%|   0:00:01.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.204|   -2.204| -957.719| -958.431|    33.97%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -2.204|   -2.204| -957.051| -957.764|    33.98%|   0:00:02.0| 1533.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -956.844| -957.557|    33.98%|   0:00:02.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204| -956.612| -957.325|    34.03%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204| -956.611| -957.324|    34.03%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204| -956.552| -957.265|    34.04%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204| -956.486| -957.199|    34.04%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.204|   -2.204| -953.641| -954.354|    34.06%|   0:00:04.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_13_/D   |
|  -2.204|   -2.204| -953.367| -954.080|    34.06%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.204|   -2.204| -952.831| -953.544|    34.08%|   0:00:04.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -2.204|   -2.204| -952.687| -953.399|    34.08%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -951.781| -952.494|    34.09%|   0:00:04.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -951.760| -952.473|    34.09%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -951.287| -952.000|    34.16%|   0:00:02.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -951.157| -951.870|    34.16%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -951.059| -951.772|    34.16%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -950.853| -951.566|    34.18%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -949.323| -950.036|    34.20%|   0:00:03.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -2.204|   -2.204| -949.156| -949.868|    34.20%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -948.725| -949.438|    34.22%|   0:00:03.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -948.057| -948.770|    34.23%|   0:00:02.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -2.204|   -2.204| -947.994| -948.707|    34.23%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -947.652| -948.365|    34.24%|   0:00:03.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -947.593| -948.306|    34.24%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
|  -2.204|   -2.204| -947.029| -947.741|    34.25%|   0:00:04.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -947.003| -947.716|    34.26%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -946.692| -947.405|    34.32%|   0:00:02.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -946.431| -947.144|    34.33%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -946.087| -946.799|    34.35%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -946.047| -946.760|    34.35%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -945.876| -946.589|    34.36%|   0:00:02.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -2.204|   -2.204| -945.790| -946.503|    34.36%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -945.499| -946.212|    34.36%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -945.459| -946.172|    34.36%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -945.211| -945.924|    34.41%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -945.200| -945.913|    34.41%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -945.115| -945.828|    34.42%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -945.027| -945.740|    34.43%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -943.437| -944.150|    34.43%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -2.204|   -2.204| -943.140| -943.853|    34.44%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.204|   -2.204| -942.961| -943.674|    34.45%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.204|   -2.204| -942.652| -943.365|    34.45%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -942.339| -943.052|    34.46%|   0:00:03.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -942.017| -942.730|    34.46%|   0:00:05.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.204|   -2.204| -941.997| -942.710|    34.46%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.204|   -2.204| -941.925| -942.638|    34.46%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.204|   -2.204| -941.873| -942.586|    34.46%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.204|   -2.204| -941.544| -942.257|    34.53%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.204|   -2.204| -941.163| -941.876|    34.54%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -2.204|   -2.204| -940.786| -941.499|    34.54%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -2.204|   -2.204| -940.416| -941.128|    34.57%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -2.204|   -2.204| -940.408| -941.121|    34.57%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -2.204|   -2.204| -940.400| -941.112|    34.58%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -2.204|   -2.204| -940.086| -940.799|    34.58%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
|  -2.204|   -2.204| -939.847| -940.560|    34.59%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
|  -2.204|   -2.204| -939.797| -940.510|    34.59%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.204|   -2.204| -939.615| -940.328|    34.60%|   0:00:02.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -2.204|   -2.204| -939.511| -940.224|    34.60%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.204|   -2.204| -939.507| -940.219|    34.64%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.204|   -2.204| -939.352| -940.065|    34.64%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.204|   -2.204| -939.199| -939.912|    34.64%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -2.204|   -2.204| -939.165| -939.878|    34.65%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
|  -2.204|   -2.204| -939.000| -939.713|    34.64%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -2.204|   -2.204| -937.671| -938.384|    34.65%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -2.204|   -2.204| -937.601| -938.314|    34.67%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -2.204|   -2.204| -937.448| -938.161|    34.66%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -2.204|   -2.204| -937.396| -938.109|    34.66%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -2.204|   -2.204| -937.237| -937.950|    34.69%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -2.204|   -2.204| -937.103| -937.816|    34.69%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -2.204|   -2.204| -936.577| -937.290|    34.69%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
|  -2.204|   -2.204| -936.547| -937.260|    34.69%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
|  -2.204|   -2.204| -936.385| -937.098|    34.70%|   0:00:01.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -2.204|   -2.204| -935.569| -936.282|    34.70%|   0:00:00.0| 1534.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D   |
|  -2.204|   -2.204| -935.549| -936.262|    34.70%|   0:00:02.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -2.204|   -2.204| -935.297| -936.010|    34.72%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -2.204|   -2.204| -935.286| -935.999|    34.72%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -2.204|   -2.204| -935.270| -935.983|    34.72%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -2.204|   -2.204| -934.618| -935.331|    34.73%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
|  -2.204|   -2.204| -934.473| -935.186|    34.73%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.204|   -2.204| -933.849| -934.562|    34.73%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
|  -2.204|   -2.204| -933.786| -934.499|    34.73%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
|  -2.204|   -2.204| -933.108| -933.821|    34.74%|   0:00:02.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -932.964| -933.677|    34.74%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -2.204|   -2.204| -932.750| -933.463|    34.75%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -2.204|   -2.204| -932.253| -932.966|    34.76%|   0:00:02.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -2.204|   -2.204| -932.011| -932.724|    34.76%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_10_/D   |
|  -2.204|   -2.204| -931.959| -932.672|    34.76%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
|  -2.204|   -2.204| -931.682| -932.395|    34.77%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -2.204|   -2.204| -931.505| -932.218|    34.77%|   0:00:02.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_10_/D   |
|  -2.204|   -2.204| -931.144| -931.857|    34.77%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_10_/D   |
|  -2.204|   -2.204| -931.108| -931.821|    34.79%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_10_/D   |
|  -2.204|   -2.204| -930.545| -931.258|    34.79%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -930.352| -931.065|    34.79%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -930.331| -931.043|    34.79%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_10_/D   |
|  -2.204|   -2.204| -930.141| -930.854|    34.81%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -929.733| -930.446|    34.81%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -929.712| -930.425|    34.81%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -929.213| -929.926|    34.82%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -929.189| -929.902|    34.82%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -929.163| -929.875|    34.82%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -929.089| -929.802|    34.83%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -2.204|   -2.204| -928.879| -929.592|    34.83%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -928.812| -929.525|    34.83%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -928.663| -929.376|    34.84%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -928.608| -929.321|    34.84%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -928.448| -929.161|    34.84%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -2.204|   -2.204| -927.832| -928.545|    34.84%|   0:00:02.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -927.751| -928.464|    34.84%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -927.085| -927.798|    34.84%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -927.002| -927.715|    34.85%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -926.932| -927.644|    34.85%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -926.887| -927.600|    34.86%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -926.600| -927.313|    34.86%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -926.496| -927.209|    34.87%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -2.204|   -2.204| -925.854| -926.567|    34.87%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -925.808| -926.521|    34.88%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.204|   -2.204| -925.568| -926.281|    34.88%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -2.204|   -2.204| -925.009| -925.722|    34.88%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -2.204|   -2.204| -924.977| -925.690|    34.89%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -2.204|   -2.204| -924.370| -925.083|    34.90%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -2.204|   -2.204| -924.298| -925.010|    34.90%|   0:00:03.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -923.693| -924.406|    34.91%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -923.023| -923.736|    34.91%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -923.006| -923.719|    34.91%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -922.933| -923.646|    34.92%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -922.917| -923.630|    34.92%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -922.910| -923.623|    34.92%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -922.631| -923.344|    34.94%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/D    |
|  -2.204|   -2.204| -922.110| -922.823|    34.94%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -2.204|   -2.204| -922.001| -922.714|    34.94%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -921.938| -922.651|    34.94%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -921.795| -922.508|    34.95%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -921.304| -922.016|    34.95%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -2.204|   -2.204| -920.872| -921.585|    34.96%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -2.204|   -2.204| -920.738| -921.451|    34.96%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -918.615| -919.328|    34.96%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -2.204|   -2.204| -918.479| -919.192|    34.97%|   0:00:03.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -918.445| -919.158|    34.97%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -2.204|   -2.204| -918.339| -919.052|    34.96%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -918.289| -919.002|    34.97%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -918.232| -918.945|    34.98%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -918.219| -918.932|    34.99%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -2.204|   -2.204| -916.955| -917.668|    34.99%|   0:00:01.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -2.204|   -2.204| -915.819| -916.532|    35.00%|   0:00:02.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -915.696| -916.409|    35.01%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -915.513| -916.226|    35.01%|   0:00:00.0| 1553.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -914.507| -915.220|    35.01%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -2.204|   -2.204| -914.403| -915.116|    35.03%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -913.883| -914.596|    35.03%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -913.806| -914.519|    35.04%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -913.728| -914.441|    35.04%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -913.718| -914.431|    35.04%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -913.644| -914.357|    35.05%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -913.491| -914.204|    35.06%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -913.393| -914.106|    35.06%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.204|   -2.204| -911.863| -912.576|    35.07%|   0:00:02.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -2.204|   -2.204| -911.608| -912.321|    35.07%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -911.421| -912.134|    35.08%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -911.251| -911.964|    35.09%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -911.243| -911.956|    35.09%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -911.139| -911.852|    35.10%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -911.034| -911.746|    35.11%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -910.783| -911.496|    35.12%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -910.610| -911.323|    35.13%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -2.204|   -2.204| -910.422| -911.135|    35.13%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -2.204|   -2.204| -910.404| -911.117|    35.13%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -2.204|   -2.204| -910.380| -911.093|    35.14%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -2.204|   -2.204| -910.369| -911.082|    35.13%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -2.204|   -2.204| -910.353| -911.065|    35.13%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -910.284| -910.997|    35.14%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
|  -2.204|   -2.204| -910.179| -910.892|    35.14%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
|  -2.204|   -2.204| -910.098| -910.811|    35.14%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -910.077| -910.790|    35.16%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -907.667| -908.380|    35.17%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -907.608| -908.320|    35.17%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -2.204|   -2.204| -907.596| -908.309|    35.17%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -2.204|   -2.204| -907.516| -908.229|    35.19%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -907.460| -908.173|    35.19%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -907.340| -908.053|    35.21%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -907.247| -907.960|    35.21%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -907.181| -907.894|    35.23%|   0:00:02.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -2.204|   -2.204| -906.268| -906.981|    35.24%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -2.204|   -2.204| -906.214| -906.927|    35.24%|   0:00:02.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -2.204|   -2.204| -906.090| -906.803|    35.24%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -906.079| -906.792|    35.24%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -906.065| -906.778|    35.25%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -905.618| -906.331|    35.25%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -2.204|   -2.204| -905.557| -906.270|    35.25%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D    |
|  -2.204|   -2.204| -905.159| -905.872|    35.25%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D    |
|  -2.204|   -2.204| -904.809| -905.522|    35.24%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -904.594| -905.306|    35.25%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -904.458| -905.171|    35.25%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -904.283| -904.996|    35.24%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -904.136| -904.849|    35.23%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -903.927| -904.640|    35.23%|   0:00:02.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -903.901| -904.614|    35.23%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -903.482| -904.194|    35.25%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -903.432| -904.145|    35.25%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -903.343| -904.056|    35.24%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -903.316| -904.029|    35.24%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -2.204|   -2.204| -903.133| -903.846|    35.25%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -903.130| -903.843|    35.25%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -903.074| -903.787|    35.25%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -902.874| -903.587|    35.25%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -901.614| -902.326|    35.25%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -901.610| -902.323|    35.25%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
|  -2.204|   -2.204| -901.541| -902.254|    35.25%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -901.406| -902.119|    35.26%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -901.394| -902.107|    35.26%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -901.392| -902.105|    35.26%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -901.330| -902.043|    35.28%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -900.847| -901.560|    35.28%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -900.821| -901.534|    35.28%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -900.816| -901.529|    35.28%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -900.716| -901.428|    35.29%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -900.518| -901.231|    35.29%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -900.318| -901.031|    35.30%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -900.316| -901.029|    35.30%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -900.115| -900.828|    35.31%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -896.404| -897.117|    35.31%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -2.204|   -2.204| -895.942| -896.655|    35.31%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -2.204|   -2.204| -895.575| -896.287|    35.32%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -2.204|   -2.204| -895.488| -896.201|    35.32%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -2.204|   -2.204| -895.378| -896.091|    35.32%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -894.603| -895.316|    35.32%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -894.499| -895.212|    35.32%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
|  -2.204|   -2.204| -892.938| -893.651|    35.32%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -2.204|   -2.204| -892.850| -893.563|    35.32%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -2.204|   -2.204| -892.493| -893.206|    35.33%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -2.204|   -2.204| -891.633| -892.346|    35.33%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -2.204|   -2.204| -891.523| -892.236|    35.33%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -2.204|   -2.204| -891.375| -892.088|    35.33%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -2.204|   -2.204| -890.852| -891.565|    35.34%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
|  -2.204|   -2.204| -888.580| -889.293|    35.34%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -886.860| -887.573|    35.34%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -886.802| -887.515|    35.34%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
|  -2.204|   -2.204| -886.786| -887.498|    35.35%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D    |
|  -2.204|   -2.204| -886.612| -887.325|    35.35%|   0:00:02.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -885.760| -886.473|    35.35%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -885.366| -886.079|    35.37%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -2.204|   -2.204| -885.276| -885.989|    35.37%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -885.252| -885.965|    35.37%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -882.569| -883.282|    35.37%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -882.561| -883.274|    35.37%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -882.485| -883.198|    35.37%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -881.422| -882.135|    35.37%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -2.204|   -2.204| -881.382| -882.095|    35.37%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -881.371| -882.084|    35.37%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -2.204|   -2.204| -881.363| -882.076|    35.37%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -880.999| -881.711|    35.37%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -880.844| -881.557|    35.37%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.204|   -2.204| -879.363| -880.076|    35.38%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -878.450| -879.162|    35.38%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -877.744| -878.457|    35.39%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -877.721| -878.434|    35.39%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -877.701| -878.414|    35.39%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -2.204|   -2.204| -874.419| -875.132|    35.39%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -874.130| -874.843|    35.40%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -874.124| -874.836|    35.40%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -874.086| -874.798|    35.40%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
|  -2.204|   -2.204| -873.949| -874.662|    35.40%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D    |
|  -2.204|   -2.204| -873.840| -874.553|    35.40%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.204|   -2.204| -873.782| -874.495|    35.40%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.204|   -2.204| -873.776| -874.489|    35.40%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.204|   -2.204| -873.709| -874.422|    35.40%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -873.557| -874.270|    35.40%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -2.204|   -2.204| -873.431| -874.144|    35.40%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D    |
|  -2.204|   -2.204| -873.249| -873.962|    35.40%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.204|   -2.204| -873.159| -873.871|    35.41%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.204|   -2.204| -872.944| -873.657|    35.41%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
|  -2.204|   -2.204| -872.666| -873.379|    35.41%|   0:00:00.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -872.476| -873.189|    35.41%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -872.461| -873.174|    35.41%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -872.452| -873.165|    35.42%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -2.204|   -2.204| -872.451| -873.163|    35.42%|   0:00:02.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -872.448| -873.161|    35.42%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -871.512| -872.225|    35.42%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -871.498| -872.211|    35.42%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -871.386| -872.099|    35.42%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -871.246| -871.959|    35.43%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -2.204|   -2.204| -871.215| -871.928|    35.43%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -871.187| -871.900|    35.44%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -2.204|   -2.204| -871.157| -871.870|    35.44%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -2.204|   -2.204| -871.148| -871.861|    35.44%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -2.204|   -2.204| -871.114| -871.826|    35.44%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -2.204|   -2.204| -871.066| -871.779|    35.44%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
|  -2.204|   -2.204| -869.899| -870.612|    35.44%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -869.895| -870.607|    35.44%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -869.803| -870.516|    35.44%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -869.737| -870.450|    35.45%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -867.105| -867.818|    35.45%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -866.167| -866.880|    35.45%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -866.138| -866.851|    35.45%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -866.055| -866.768|    35.45%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -2.204|   -2.204| -865.550| -866.263|    35.45%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -865.395| -866.108|    35.45%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
|  -2.204|   -2.204| -865.290| -866.003|    35.46%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -864.767| -865.480|    35.46%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -864.589| -865.301|    35.46%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -864.576| -865.289|    35.46%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -864.567| -865.280|    35.46%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -2.204|   -2.204| -864.116| -864.829|    35.46%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -2.204|   -2.204| -861.355| -862.068|    35.47%|   0:00:01.0| 1554.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -861.230| -861.943|    35.47%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -2.204|   -2.204| -861.186| -861.899|    35.47%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -2.204|   -2.204| -860.297| -861.010|    35.47%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -860.202| -860.915|    35.47%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -2.204|   -2.204| -859.774| -860.487|    35.47%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -859.273| -859.986|    35.48%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -859.270| -859.983|    35.48%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -859.243| -859.956|    35.48%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -859.173| -859.886|    35.48%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -859.166| -859.879|    35.48%|   0:00:01.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -859.095| -859.808|    35.48%|   0:00:00.0| 1535.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -859.064| -859.777|    35.48%|   0:00:00.0| 1539.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -859.030| -859.743|    35.49%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -858.385| -859.098|    35.49%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -858.035| -858.748|    35.49%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -857.810| -858.523|    35.49%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -857.513| -858.226|    35.49%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -857.392| -858.105|    35.49%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -857.266| -857.979|    35.50%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -856.809| -857.521|    35.50%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -2.204|   -2.204| -856.719| -857.432|    35.50%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -856.131| -856.844|    35.50%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -2.204|   -2.204| -855.938| -856.651|    35.50%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D    |
|  -2.204|   -2.204| -855.627| -856.340|    35.50%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D    |
|  -2.204|   -2.204| -855.405| -856.118|    35.50%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -855.237| -855.950|    35.50%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -855.057| -855.770|    35.50%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -854.889| -855.602|    35.50%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -854.691| -855.404|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -2.204|   -2.204| -854.639| -855.352|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -2.204|   -2.204| -854.623| -855.336|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -854.613| -855.326|    35.51%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -854.453| -855.166|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -854.444| -855.157|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -2.204|   -2.204| -854.230| -854.943|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -853.966| -854.679|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -853.811| -854.524|    35.51%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -853.687| -854.400|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -853.102| -853.815|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -852.568| -853.281|    35.51%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -852.417| -853.130|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -852.233| -852.946|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -852.080| -852.793|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -851.975| -852.688|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -851.966| -852.679|    35.51%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -2.204|   -2.204| -851.832| -852.544|    35.51%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -851.821| -852.534|    35.52%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -851.790| -852.503|    35.52%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -851.778| -852.490|    35.52%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -851.768| -852.480|    35.52%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -2.204|   -2.204| -851.729| -852.442|    35.52%|   0:00:01.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -851.544| -852.257|    35.52%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -851.501| -852.214|    35.52%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
|  -2.204|   -2.204| -850.786| -851.499|    35.52%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[98]                            |
|  -2.204|   -2.204| -850.352| -851.065|    35.52%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D    |
|  -2.204|   -2.204| -849.754| -850.466|    35.53%|   0:00:01.0| 1541.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[109]                           |
|  -2.204|   -2.204| -848.999| -849.712|    35.53%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D    |
|  -2.204|   -2.204| -848.540| -849.253|    35.54%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -848.401| -849.114|    35.54%|   0:00:01.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D    |
|  -2.204|   -2.204| -848.252| -848.965|    35.54%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[98]                            |
|  -2.204|   -2.204| -848.177| -848.890|    35.54%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[98]                            |
|  -2.204|   -2.204| -848.080| -848.793|    35.54%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -847.667| -848.380|    35.54%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -847.605| -848.318|    35.54%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -847.520| -848.233|    35.54%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -847.181| -847.894|    35.54%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -846.900| -847.612|    35.55%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -846.837| -847.550|    35.55%|   0:00:01.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D    |
|  -2.204|   -2.204| -846.121| -846.834|    35.55%|   0:00:00.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -846.017| -846.730|    35.55%|   0:00:00.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -845.954| -846.667|    35.55%|   0:00:00.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -845.656| -846.369|    35.55%|   0:00:00.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -845.601| -846.314|    35.55%|   0:00:01.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -845.502| -846.215|    35.56%|   0:00:00.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -845.488| -846.201|    35.56%|   0:00:00.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.204|   -2.204| -843.821| -844.534|    35.56%|   0:00:01.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -843.786| -844.499|    35.56%|   0:00:01.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -843.741| -844.454|    35.56%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -843.693| -844.406|    35.56%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.204|   -2.204| -843.590| -844.303|    35.56%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.204|   -2.204| -843.548| -844.261|    35.56%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.204|   -2.204| -843.537| -844.250|    35.56%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.204|   -2.204| -843.526| -844.239|    35.56%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.204|   -2.204| -843.372| -844.085|    35.57%|   0:00:01.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -843.350| -844.063|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -843.267| -843.979|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -843.026| -843.739|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_1_/D    |
|  -2.204|   -2.204| -842.893| -843.606|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -842.837| -843.550|    35.57%|   0:00:01.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -842.809| -843.522|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -842.769| -843.482|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
|  -2.204|   -2.204| -842.750| -843.463|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
|  -2.204|   -2.204| -842.727| -843.440|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
|  -2.204|   -2.204| -842.716| -843.428|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
|  -2.204|   -2.204| -842.685| -843.398|    35.57%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_1_/D    |
|  -2.204|   -2.204| -842.673| -843.386|    35.58%|   0:00:01.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_1_/D    |
|  -2.204|   -2.204| -842.667| -843.380|    35.58%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -2.204|   -2.204| -842.664| -843.377|    35.58%|   0:00:01.0| 1542.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[97]                            |
|  -2.204|   -2.204| -842.661| -843.374|    35.58%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
|  -2.204|   -2.204| -842.661| -843.374|    35.59%|   0:00:01.0| 1542.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[24]                            |
|  -2.204|   -2.204| -842.661| -843.374|    35.59%|   0:00:00.0| 1542.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:50 real=0:06:49 mem=1542.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.204|  -0.740| -843.374|    35.59%|   0:00:00.0| 1542.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
Dumping Information for Job 5 **WARN: (IMPOPT-664):	Net inst[10] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
Dumping Information for Job 2 **WARN: (IMPOPT-664):	Net inst[8] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
|  -0.159|   -2.204|  -0.697| -843.330|    35.59%|   0:00:00.0| 1542.0M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
|  -0.159|   -2.204|  -0.669| -843.311|    35.59%|   0:00:01.0| 1542.0M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.159|   -2.204|  -0.669| -843.311|    35.59%|   0:00:00.0| 1542.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1542.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:50 real=0:06:50 mem=1542.0M) ***
** GigaOpt Optimizer WNS Slack -2.204 TNS Slack -843.311 Density 35.59
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.204  TNS Slack -843.311 Density 35.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    35.59%|        -|  -2.204|-843.311|   0:00:00.0| 1542.0M|
|    35.32%|      201|  -2.204|-844.124|   0:00:02.0| 1542.0M|
|    35.01%|      698|  -2.194|-848.000|   0:00:06.0| 1542.0M|
|    35.00%|        8|  -2.194|-847.997|   0:00:00.0| 1542.0M|
|    35.00%|        0|  -2.194|-847.997|   0:00:00.0| 1542.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.194  TNS Slack -847.997 Density 35.00
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 556 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.7) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:08, mem=1542.02M, totSessionCpu=0:25:27).
*** Starting refinePlace (0:25:27 mem=1558.0M) ***
Total net bbox length = 4.725e+05 (2.440e+05 2.285e+05) (ext = 1.198e+05)
Move report: Timing Driven Placement moves 3028 insts, mean move: 3.59 um, max move: 19.20 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4697_0): (46.20, 170.20) --> (37.80, 159.40)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1584.4MB
Move report: Detail placement moves 8625 insts, mean move: 1.72 um, max move: 25.20 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/U67): (211.60, 222.40) --> (235.00, 220.60)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1584.4MB
Summary Report:
Instances move: 9963 (out of 19817 movable)
Mean displacement: 2.26 um
Max displacement: 26.80 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4722_0) (223, 218.8) -> (244.4, 213.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.731e+05 (2.417e+05 2.315e+05) (ext = 1.199e+05)
Runtime: CPU: 0:00:04.7 REAL: 0:00:05.0 MEM: 1584.4MB
*** Finished refinePlace (0:25:32 mem=1584.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1584.4M)


Density : 0.3500
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:05.3 real=0:00:05.0 mem=1584.4M) ***
** GigaOpt Optimizer WNS Slack -2.245 TNS Slack -852.481 Density 35.00
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.245|   -2.245|-851.807| -852.481|    35.00%|   0:00:00.0| 1584.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -2.205|   -2.205|-850.989| -851.663|    35.00%|   0:00:05.0| 1568.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.204|   -2.204|-850.884| -851.558|    35.01%|   0:00:02.0| 1563.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.204|   -2.204|-850.884| -851.558|    35.01%|   0:00:00.0| 1563.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:07.0 mem=1563.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.204|  -0.674| -851.558|    35.01%|   0:00:00.0| 1563.5M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.159|   -2.204|  -0.674| -851.558|    35.01%|   0:00:00.0| 1563.5M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1563.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.6 real=0:00:07.0 mem=1563.5M) ***
** GigaOpt Optimizer WNS Slack -2.204 TNS Slack -851.558 Density 35.01
*** Starting refinePlace (0:25:40 mem=1563.5M) ***
Total net bbox length = 4.731e+05 (2.417e+05 2.314e+05) (ext = 1.199e+05)
Move report: Detail placement moves 11 insts, mean move: 2.80 um, max move: 7.20 um
	Max move on inst (sfp_instance/FE_OCPC1744_n2016): (524.40, 114.40) --> (531.60, 114.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1563.5MB
Summary Report:
Instances move: 11 (out of 19816 movable)
Mean displacement: 2.80 um
Max displacement: 7.20 um (Instance: sfp_instance/FE_OCPC1744_n2016) (524.4, 114.4) -> (531.6, 114.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.731e+05 (2.417e+05 2.314e+05) (ext = 1.199e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1563.5MB
*** Finished refinePlace (0:25:40 mem=1563.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1563.5M)


Density : 0.3501
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1563.5M) ***
** GigaOpt Optimizer WNS Slack -2.204 TNS Slack -851.587 Density 35.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 556 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:13 real=0:07:12 mem=1563.5M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.204  TNS Slack -851.587 Density 35.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    35.01%|        -|  -2.204|-851.587|   0:00:00.0| 1558.7M|
|    35.01%|        0|  -2.204|-851.588|   0:00:01.0| 1558.7M|
|    35.01%|       11|  -2.204|-851.587|   0:00:00.0| 1558.7M|
|    35.01%|        0|  -2.204|-851.587|   0:00:00.0| 1558.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.204  TNS Slack -851.587 Density 35.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 556 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** Starting refinePlace (0:25:42 mem=1558.7M) ***
Total net bbox length = 4.731e+05 (2.417e+05 2.314e+05) (ext = 1.199e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1558.7MB
Summary Report:
Instances move: 0 (out of 19816 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.731e+05 (2.417e+05 2.314e+05) (ext = 1.199e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1558.7MB
*** Finished refinePlace (0:25:42 mem=1558.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1558.7M)


Density : 0.3501
Max route overflow : 0.0002


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1558.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1409.90M, totSessionCpu=0:25:43).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1798 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21842  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21842 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 556 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.970000e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 21286 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.561120e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 68399
[NR-eagl] Layer2(M2)(V) length: 1.261470e+05um, number of vias: 90594
[NR-eagl] Layer3(M3)(H) length: 1.351731e+05um, number of vias: 8651
[NR-eagl] Layer4(M4)(V) length: 5.424096e+04um, number of vias: 4891
[NR-eagl] Layer5(M5)(H) length: 2.649479e+04um, number of vias: 4019
[NR-eagl] Layer6(M6)(V) length: 2.082947e+04um, number of vias: 3321
[NR-eagl] Layer7(M7)(H) length: 1.329540e+04um, number of vias: 3637
[NR-eagl] Layer8(M8)(V) length: 1.958784e+04um, number of vias: 0
[NR-eagl] Total length: 3.957685e+05um, number of vias: 183512
[NR-eagl] End Peak syMemory usage = 1394.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.01 seconds
Extraction called for design 'core' of instances=19819 and nets=25374 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1391.129M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1481.89 CPU=0:00:02.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1481.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11   |   122   |     8   |      8  |     0   |     0   |     0   |     0   | -2.42 |          0|          0|          0|  35.01  |            |           |
|     4   |    86   |     4   |      4  |     0   |     0   |     0   |     0   | -2.40 |          0|          0|          7|  35.01  |   0:00:00.0|    1558.2M|
|     4   |    86   |     4   |      4  |     0   |     0   |     0   |     0   | -2.40 |          0|          0|          0|  35.01  |   0:00:00.0|    1558.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 169 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1558.2M) ***

*** Starting refinePlace (0:25:52 mem=1590.2M) ***
Total net bbox length = 4.732e+05 (2.417e+05 2.314e+05) (ext = 1.199e+05)
Move report: Detail placement moves 16 insts, mean move: 1.49 um, max move: 3.80 um
	Max move on inst (sfp_instance/FE_RC_2295_0): (341.60, 28.00) --> (345.40, 28.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1590.2MB
Summary Report:
Instances move: 16 (out of 19816 movable)
Mean displacement: 1.49 um
Max displacement: 3.80 um (Instance: sfp_instance/FE_RC_2295_0) (341.6, 28) -> (345.4, 28)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 4.732e+05 (2.418e+05 2.314e+05) (ext = 1.199e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1590.2MB
*** Finished refinePlace (0:25:52 mem=1590.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1590.2M)


Density : 0.3501
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1590.2M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -2.204 -> -2.403 (bump = 0.199)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.404 TNS Slack -911.283 Density 35.01
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.404|   -2.404|-910.609| -911.283|    35.01%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -2.384|   -2.384|-909.940| -910.615|    35.01%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.381|   -2.381|-909.893| -910.567|    35.01%|   0:00:01.0| 1573.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.378|   -2.378|-909.831| -910.505|    35.01%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.374|   -2.374|-909.745| -910.419|    35.01%|   0:00:05.0| 1561.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.374|   -2.374|-909.641| -910.315|    35.01%|   0:00:01.0| 1561.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.368|   -2.368|-909.615| -910.290|    35.01%|   0:00:00.0| 1561.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.366|   -2.366|-909.573| -910.248|    35.01%|   0:00:01.0| 1561.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.364|   -2.364|-909.478| -910.153|    35.01%|   0:00:00.0| 1561.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.363|   -2.363|-909.444| -910.119|    35.01%|   0:00:00.0| 1561.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.363|   -2.363|-909.347| -910.022|    35.01%|   0:00:00.0| 1561.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.363|   -2.363|-909.347| -910.022|    35.01%|   0:00:00.0| 1561.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:08.0 mem=1561.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.363|  -0.674| -910.022|    35.01%|   0:00:00.0| 1561.2M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.159|   -2.363|  -0.674| -910.022|    35.01%|   0:00:00.0| 1561.2M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1561.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:08.0 mem=1561.2M) ***
** GigaOpt Optimizer WNS Slack -2.363 TNS Slack -910.022 Density 35.01
*** Starting refinePlace (0:26:04 mem=1561.2M) ***
Total net bbox length = 4.732e+05 (2.418e+05 2.314e+05) (ext = 1.199e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1561.2MB
Summary Report:
Instances move: 0 (out of 19815 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.732e+05 (2.418e+05 2.314e+05) (ext = 1.199e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1561.2MB
*** Finished refinePlace (0:26:04 mem=1561.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1561.2M)


Density : 0.3501
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1561.2M) ***
** GigaOpt Optimizer WNS Slack -2.363 TNS Slack -910.022 Density 35.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 170 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.4 real=0:00:09.0 mem=1561.2M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -2.204 -> -2.363 (bump = 0.159)
Begin: GigaOpt nonLegal postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.363 TNS Slack -910.022 Density 35.01
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.363|   -2.363|-909.347| -910.022|    35.01%|   0:00:00.0| 1561.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.349|   -2.349|-908.868| -909.542|    35.02%|   0:00:05.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -2.346|   -2.346|-908.784| -909.458|    35.02%|   0:00:00.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -2.342|   -2.342|-908.547| -909.221|    35.02%|   0:00:01.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.342|   -2.342|-908.489| -909.163|    35.02%|   0:00:00.0| 1562.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.336|   -2.336|-907.906| -908.581|    35.04%|   0:00:02.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.336|   -2.336|-907.932| -908.607|    35.04%|   0:00:02.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -2.335|   -2.335|-907.751| -908.425|    35.04%|   0:00:01.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.335|   -2.335|-907.672| -908.347|    35.04%|   0:00:00.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.335|   -2.335|-907.605| -908.279|    35.05%|   0:00:00.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.335|   -2.335|-907.626| -908.300|    35.05%|   0:00:00.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.8 real=0:00:11.0 mem=1564.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.335|  -0.674| -908.300|    35.05%|   0:00:00.0| 1564.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
Dumping Information for Job 3 **WARN: (IMPOPT-664):	Net inst[0] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
Dumping Information for Job 4 **WARN: (IMPOPT-664):	Net inst[10] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
Dumping Information for Job 5 **WARN: (IMPOPT-664):	Net inst[8] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
|  -0.159|   -2.335|  -0.674| -908.300|    35.05%|   0:00:00.0| 1564.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1564.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.9 real=0:00:11.0 mem=1564.3M) ***
** GigaOpt Optimizer WNS Slack -2.335 TNS Slack -908.300 Density 35.05
*** Starting refinePlace (0:26:19 mem=1564.3M) ***
Total net bbox length = 4.733e+05 (2.419e+05 2.314e+05) (ext = 1.199e+05)
Move report: Detail placement moves 534 insts, mean move: 0.76 um, max move: 4.20 um
	Max move on inst (sfp_instance/FE_RC_5636_0): (521.40, 110.80) --> (519.00, 109.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1564.3MB
Summary Report:
Instances move: 534 (out of 19821 movable)
Mean displacement: 0.76 um
Max displacement: 4.20 um (Instance: sfp_instance/FE_RC_5636_0) (521.4, 110.8) -> (519, 109)
	Length: 26 sites, height: 1 rows, site name: core, cell type: INR2XD4
Total net bbox length = 4.736e+05 (2.421e+05 2.315e+05) (ext = 1.199e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1564.3MB
*** Finished refinePlace (0:26:19 mem=1564.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1564.3M)


Density : 0.3505
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1564.3M) ***
** GigaOpt Optimizer WNS Slack -2.335 TNS Slack -908.300 Density 35.05
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.335|   -2.335|-907.626| -908.300|    35.05%|   0:00:00.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.331|   -2.331|-907.392| -908.066|    35.06%|   0:00:06.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.331|   -2.331|-907.392| -908.066|    35.06%|   0:00:00.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:06.0 mem=1564.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.331|  -0.674| -908.066|    35.06%|   0:00:00.0| 1564.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
Dumping Information for Job 3 **WARN: (IMPOPT-664):	Net inst[0] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
Dumping Information for Job 4 **WARN: (IMPOPT-664):	Net inst[10] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
Dumping Information for Job 5 **WARN: (IMPOPT-664):	Net inst[8] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
 
|  -0.159|   -2.331|  -0.674| -908.066|    35.06%|   0:00:00.0| 1564.3M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1564.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:06.0 mem=1564.3M) ***
** GigaOpt Optimizer WNS Slack -2.331 TNS Slack -908.066 Density 35.06
*** Starting refinePlace (0:26:26 mem=1564.3M) ***
Total net bbox length = 4.736e+05 (2.421e+05 2.315e+05) (ext = 1.199e+05)
Move report: Detail placement moves 373 insts, mean move: 2.95 um, max move: 15.00 um
	Max move on inst (sfp_instance/FE_RC_2576_0): (525.80, 101.80) --> (533.60, 109.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1564.3MB
Summary Report:
Instances move: 373 (out of 19828 movable)
Mean displacement: 2.95 um
Max displacement: 15.00 um (Instance: sfp_instance/FE_RC_2576_0) (525.8, 101.8) -> (533.6, 109)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.746e+05 (2.428e+05 2.318e+05) (ext = 1.198e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1564.3MB
*** Finished refinePlace (0:26:26 mem=1564.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1564.3M)


Density : 0.3506
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1564.3M) ***
** GigaOpt Optimizer WNS Slack -2.331 TNS Slack -908.067 Density 35.06
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 170 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:18.8 real=0:00:19.0 mem=1564.3M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -851.487 -> -907.967
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.331 TNS Slack -908.067 Density 35.06
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.331|   -2.331|-907.393| -908.067|    35.06%|   0:00:00.0| 1564.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.328|   -2.328|-906.830| -907.505|    35.06%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -2.328|   -2.328|-906.823| -907.497|    35.06%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -2.328|   -2.328|-906.488| -907.162|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -2.328|   -2.328|-906.381| -907.055|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -2.328|   -2.328|-906.381| -907.055|    35.06%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -2.329|   -2.329|-906.192| -906.867|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.329|   -2.329|-906.160| -906.834|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.329|   -2.329|-906.157| -906.831|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.329|   -2.329|-906.129| -906.804|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -2.330|   -2.330|-906.105| -906.780|    35.06%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
|  -2.330|   -2.330|-905.768| -906.442|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.330|   -2.330|-905.568| -906.243|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.330|   -2.330|-905.548| -906.222|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.330|   -2.330|-905.542| -906.216|    35.06%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.330|   -2.330|-905.378| -906.052|    35.07%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.330|   -2.330|-905.285| -905.959|    35.07%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.330|   -2.330|-905.277| -905.952|    35.07%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.330|   -2.330|-905.264| -905.939|    35.07%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -2.330|   -2.330|-905.237| -905.911|    35.07%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.330|   -2.330|-905.231| -905.906|    35.07%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -2.330|   -2.330|-905.225| -905.899|    35.07%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -2.330|   -2.330|-905.216| -905.891|    35.07%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -2.330|   -2.330|-905.158| -905.832|    35.07%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -2.330|   -2.330|-905.145| -905.820|    35.07%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
|  -2.330|   -2.330|-904.774| -905.449|    35.07%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.330|   -2.330|-903.733| -904.407|    35.07%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.330|   -2.330|-903.347| -904.021|    35.08%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.330|   -2.330|-903.199| -903.874|    35.08%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.330|   -2.330|-902.787| -903.462|    35.08%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.330|   -2.330|-902.234| -902.909|    35.08%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.330|   -2.330|-902.150| -902.825|    35.08%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.330|   -2.330|-901.706| -902.381|    35.09%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.330|   -2.330|-900.157| -900.831|    35.09%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.330|   -2.330|-900.008| -900.682|    35.09%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.330|   -2.330|-899.959| -900.633|    35.09%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.330|   -2.330|-899.945| -900.619|    35.09%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.330|   -2.330|-898.370| -899.045|    35.09%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.330|   -2.330|-897.576| -898.250|    35.10%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.330|   -2.330|-896.369| -897.044|    35.10%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_14_/D   |
|  -2.330|   -2.330|-896.349| -897.024|    35.10%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_14_/D   |
|  -2.330|   -2.330|-894.948| -895.622|    35.11%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -2.330|   -2.330|-894.630| -895.305|    35.11%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -2.330|   -2.330|-894.495| -895.170|    35.11%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
|  -2.330|   -2.330|-893.944| -894.618|    35.11%|   0:00:02.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
|  -2.330|   -2.330|-893.936| -894.610|    35.12%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
|  -2.330|   -2.330|-893.551| -894.225|    35.12%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
|  -2.330|   -2.330|-893.272| -893.947|    35.12%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
|  -2.330|   -2.330|-893.269| -893.943|    35.12%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
|  -2.330|   -2.330|-892.310| -892.984|    35.13%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.330|   -2.330|-892.215| -892.890|    35.13%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.330|   -2.330|-892.088| -892.762|    35.13%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -2.330|   -2.330|-891.790| -892.464|    35.14%|   0:00:02.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -2.330|   -2.330|-891.422| -892.097|    35.15%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -2.330|   -2.330|-891.354| -892.029|    35.15%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -2.330|   -2.330|-891.334| -892.009|    35.15%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -2.330|   -2.330|-891.212| -891.886|    35.16%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -2.330|   -2.330|-891.094| -891.768|    35.16%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D   |
|  -2.330|   -2.330|-890.458| -891.132|    35.16%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -2.330|   -2.330|-890.382| -891.056|    35.16%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -2.330|   -2.330|-889.019| -889.694|    35.17%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -2.330|   -2.330|-888.609| -889.283|    35.17%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -2.330|   -2.330|-887.818| -888.492|    35.17%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
|  -2.330|   -2.330|-887.815| -888.489|    35.17%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
|  -2.330|   -2.330|-887.767| -888.441|    35.17%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
|  -2.330|   -2.330|-887.637| -888.311|    35.17%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
|  -2.330|   -2.330|-887.257| -887.931|    35.17%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -2.330|   -2.330|-887.204| -887.879|    35.17%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -2.330|   -2.330|-887.180| -887.855|    35.17%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -2.330|   -2.330|-887.093| -887.768|    35.17%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -2.330|   -2.330|-887.039| -887.714|    35.17%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -2.330|   -2.330|-887.038| -887.712|    35.17%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -2.330|   -2.330|-886.868| -887.543|    35.18%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_9_/D    |
|  -2.330|   -2.330|-886.794| -887.469|    35.18%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_9_/D    |
|  -2.330|   -2.330|-886.713| -887.388|    35.18%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -2.330|   -2.330|-886.617| -887.292|    35.18%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -2.330|   -2.330|-886.317| -886.992|    35.18%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D    |
|  -2.330|   -2.330|-886.163| -886.837|    35.19%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D    |
|  -2.330|   -2.330|-885.974| -886.649|    35.19%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
|  -2.330|   -2.330|-885.948| -886.622|    35.19%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
|  -2.330|   -2.330|-885.868| -886.543|    35.19%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
|  -2.330|   -2.330|-885.866| -886.541|    35.19%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -2.330|   -2.330|-885.819| -886.494|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -2.330|   -2.330|-885.686| -886.360|    35.20%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
|  -2.330|   -2.330|-885.683| -886.358|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
|  -2.330|   -2.330|-885.678| -886.353|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -2.330|   -2.330|-885.672| -886.347|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -2.330|   -2.330|-885.668| -886.342|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -2.330|   -2.330|-885.663| -886.337|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -2.330|   -2.330|-885.621| -886.296|    35.20%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -2.330|   -2.330|-885.476| -886.151|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -2.330|   -2.330|-885.441| -886.116|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -2.330|   -2.330|-885.296| -885.970|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -2.330|   -2.330|-885.272| -885.946|    35.20%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -2.330|   -2.330|-885.081| -885.755|    35.21%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -2.330|   -2.330|-885.060| -885.734|    35.21%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
|  -2.330|   -2.330|-884.945| -885.620|    35.21%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -2.330|   -2.330|-884.893| -885.567|    35.21%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -2.330|   -2.330|-884.867| -885.542|    35.21%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -2.330|   -2.330|-884.772| -885.447|    35.21%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
|  -2.330|   -2.330|-884.755| -885.429|    35.21%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -2.330|   -2.330|-884.657| -885.332|    35.21%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -2.330|   -2.330|-884.593| -885.268|    35.21%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
|  -2.330|   -2.330|-884.798| -885.472|    35.22%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -2.330|   -2.330|-884.789| -885.463|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -2.330|   -2.330|-884.780| -885.455|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -2.330|   -2.330|-884.774| -885.448|    35.22%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -2.330|   -2.330|-884.297| -884.972|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
|  -2.330|   -2.330|-884.165| -884.840|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -2.330|   -2.330|-884.084| -884.759|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.330|   -2.330|-884.023| -884.698|    35.22%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.330|   -2.330|-883.955| -884.629|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.330|   -2.330|-883.885| -884.559|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -2.330|   -2.330|-883.867| -884.541|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -2.330|   -2.330|-883.850| -884.524|    35.22%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.330|   -2.330|-883.811| -884.486|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.330|   -2.330|-883.796| -884.471|    35.22%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.330|   -2.330|-883.577| -884.252|    35.23%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.330|   -2.330|-883.542| -884.217|    35.23%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.330|   -2.330|-883.501| -884.176|    35.23%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -2.330|   -2.330|-883.505| -884.179|    35.23%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -2.330|   -2.330|-883.410| -884.085|    35.23%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.330|   -2.330|-883.381| -884.055|    35.23%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.330|   -2.330|-883.299| -883.973|    35.24%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_1_/D    |
|  -2.330|   -2.330|-883.273| -883.947|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
|  -2.330|   -2.330|-883.268| -883.942|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
|  -2.330|   -2.330|-883.206| -883.880|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -2.330|   -2.330|-883.201| -883.876|    35.24%|   0:00:01.0| 1564.0M|        NA|       NA| NA                                                 |
|  -2.330|   -2.330|-883.201| -883.876|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:40.5 real=0:00:41.0 mem=1564.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.330|  -0.674| -883.876|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.159|   -2.330|  -0.672| -883.873|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1564.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:40.7 real=0:00:41.0 mem=1564.0M) ***
** GigaOpt Optimizer WNS Slack -2.330 TNS Slack -883.873 Density 35.24
*** Starting refinePlace (0:27:11 mem=1564.0M) ***
Total net bbox length = 4.752e+05 (2.431e+05 2.321e+05) (ext = 1.198e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1564.0MB
Summary Report:
Instances move: 0 (out of 19880 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.752e+05 (2.431e+05 2.321e+05) (ext = 1.198e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1564.0MB
*** Finished refinePlace (0:27:11 mem=1564.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1564.0M)


Density : 0.3524
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1564.0M) ***
** GigaOpt Optimizer WNS Slack -2.330 TNS Slack -884.009 Density 35.24
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 180 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:41.6 real=0:00:41.0 mem=1564.0M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -2.204 -> -2.330 (bump = 0.126)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.330 TNS Slack -884.009 Density 35.24
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.330|   -2.330|-883.337| -884.009|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.323|   -2.323|-883.486| -884.157|    35.24%|   0:00:06.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.7 real=0:00:06.0 mem=1564.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.323|  -0.672| -884.157|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.159|   -2.323|  -0.672| -884.157|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1564.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.8 real=0:00:06.0 mem=1564.0M) ***
** GigaOpt Optimizer WNS Slack -2.323 TNS Slack -884.157 Density 35.24
*** Starting refinePlace (0:27:21 mem=1564.0M) ***
Total net bbox length = 4.753e+05 (2.431e+05 2.321e+05) (ext = 1.198e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1564.0MB
Summary Report:
Instances move: 0 (out of 19883 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.753e+05 (2.431e+05 2.321e+05) (ext = 1.198e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1564.0MB
*** Finished refinePlace (0:27:22 mem=1564.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1564.0M)


Density : 0.3524
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1564.0M) ***
** GigaOpt Optimizer WNS Slack -2.323 TNS Slack -884.157 Density 35.24
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 181 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.8 real=0:00:08.0 mem=1564.0M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.990%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1529.7M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.323 TNS Slack -884.157 Density 35.24
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.323|   -2.323|-883.486| -884.157|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -2.323|   -2.323|-883.486| -884.157|    35.24%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -2.323|   -2.323|-883.486| -884.157|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
|  -2.323|   -2.323|-883.486| -884.157|    35.24%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -2.323|   -2.323|-883.486| -884.157|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
|  -2.323|   -2.323|-883.486| -884.157|    35.24%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
|  -2.323|   -2.323|-883.435| -884.107|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -2.323|   -2.323|-883.341| -884.013|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -2.323|   -2.323|-883.341| -884.013|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -2.323|   -2.323|-883.341| -884.013|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1564.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.159|   -2.323|  -0.672| -884.013|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.159|   -2.323|  -0.672| -884.013|    35.24%|   0:00:00.0| 1564.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1564.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=1564.0M) ***
** GigaOpt Optimizer WNS Slack -2.323 TNS Slack -884.013 Density 35.24
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 181 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1564.0M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:24:02, real = 0:23:58, mem = 1415.2M, totSessionCpu=0:27:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=1415.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1415.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1423.2M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1423.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.323  | -2.323  | -0.159  |
|           TNS (ns):|-884.015 |-883.343 | -0.672  |
|    Violating Paths:|  1101   |  1096   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.027   |      2 (2)       |
|   max_tran     |      2 (44)      |   -0.241   |      2 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.242%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1423.2M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.49MB/1131.49MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.49MB/1131.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.49MB/1131.49MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT)
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 10%
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 20%
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 30%
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 40%
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 50%
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 60%
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 70%
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 80%
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 90%

Finished Levelizing
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT)

Starting Activity Propagation
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT)
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 10%
2025-Mar-14 04:09:59 (2025-Mar-14 11:09:59 GMT): 20%
2025-Mar-14 04:10:00 (2025-Mar-14 11:10:00 GMT): 30%

Finished Activity Propagation
2025-Mar-14 04:10:00 (2025-Mar-14 11:10:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1132.04MB/1132.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 04:10:00 (2025-Mar-14 11:10:00 GMT)
 ... Calculating switching power
2025-Mar-14 04:10:00 (2025-Mar-14 11:10:00 GMT): 10%
2025-Mar-14 04:10:00 (2025-Mar-14 11:10:00 GMT): 20%
2025-Mar-14 04:10:00 (2025-Mar-14 11:10:00 GMT): 30%
2025-Mar-14 04:10:00 (2025-Mar-14 11:10:00 GMT): 40%
2025-Mar-14 04:10:00 (2025-Mar-14 11:10:00 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 04:10:01 (2025-Mar-14 11:10:01 GMT): 60%
2025-Mar-14 04:10:01 (2025-Mar-14 11:10:01 GMT): 70%
2025-Mar-14 04:10:02 (2025-Mar-14 11:10:02 GMT): 80%
2025-Mar-14 04:10:02 (2025-Mar-14 11:10:02 GMT): 90%

Finished Calculating power
2025-Mar-14 04:10:02 (2025-Mar-14 11:10:02 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1132.13MB/1132.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1132.13MB/1132.13MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1132.13MB/1132.13MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 04:10:02 (2025-Mar-14 11:10:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.97940728 	   62.2465%
Total Switching Power:      30.04447902 	   36.6847%
Total Leakage Power:         0.87538566 	    1.0689%
Total Power:                81.89927219
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.35       1.698      0.1479        22.2        27.1
Macro                                  0      0.8478           0      0.8478       1.035
IO                                     0           0           0           0           0
Combinational                      30.63        27.5      0.7275       58.86       71.86
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              50.98       30.04      0.8754        81.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.98       30.04      0.8754        81.9         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.5637
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U485 (FA1D4): 	 0.0002647
* 		Total Cap: 	1.44111e-10 F
* 		Total instances in design: 19886
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1132.13MB/1132.13MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -2.323  TNS Slack -884.013 Density 35.24
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    35.24%|        -|  -2.323|-884.013|   0:00:00.0| 1572.1M|
|    35.24%|        0|  -2.323|-884.013|   0:00:04.0| 1572.1M|
|    35.24%|       32|  -2.323|-883.103|   0:00:10.0| 1572.1M|
|    35.22%|       47|  -2.323|-883.025|   0:00:05.0| 1572.1M|
|    35.18%|     1100|  -2.323|-882.210|   0:00:07.0| 1572.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.324  TNS Slack -882.210 Density 35.18
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 181 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:26.7) (real = 0:00:27.0) **
Executing incremental physical updates
*** Starting refinePlace (0:28:00 mem=1537.7M) ***
Total net bbox length = 4.746e+05 (2.428e+05 2.319e+05) (ext = 1.198e+05)
Move report: Detail placement moves 417 insts, mean move: 1.62 um, max move: 18.00 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U411): (228.00, 213.40) --> (242.40, 217.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1537.7MB
Summary Report:
Instances move: 417 (out of 19829 movable)
Mean displacement: 1.62 um
Max displacement: 18.00 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U411) (228, 213.4) -> (242.4, 217)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 4.753e+05 (2.433e+05 2.321e+05) (ext = 1.198e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1537.7MB
*** Finished refinePlace (0:28:01 mem=1537.7M) ***
Checking setup slack degradation ...
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.324|   -2.324|-882.210| -882.210|    35.18%|   0:00:00.0| 1572.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1572.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1572.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 181 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1173.88MB/1173.88MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1173.88MB/1173.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1173.88MB/1173.88MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT)
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 10%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 20%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 30%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 40%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 50%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 60%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 70%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 80%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 90%

Finished Levelizing
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT)

Starting Activity Propagation
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT)
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 10%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 20%
2025-Mar-14 04:10:35 (2025-Mar-14 11:10:35 GMT): 30%

Finished Activity Propagation
2025-Mar-14 04:10:36 (2025-Mar-14 11:10:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1173.88MB/1173.88MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 04:10:36 (2025-Mar-14 11:10:36 GMT)
 ... Calculating switching power
2025-Mar-14 04:10:36 (2025-Mar-14 11:10:36 GMT): 10%
2025-Mar-14 04:10:36 (2025-Mar-14 11:10:36 GMT): 20%
2025-Mar-14 04:10:36 (2025-Mar-14 11:10:36 GMT): 30%
2025-Mar-14 04:10:36 (2025-Mar-14 11:10:36 GMT): 40%
2025-Mar-14 04:10:36 (2025-Mar-14 11:10:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 04:10:36 (2025-Mar-14 11:10:36 GMT): 60%
2025-Mar-14 04:10:37 (2025-Mar-14 11:10:37 GMT): 70%
2025-Mar-14 04:10:38 (2025-Mar-14 11:10:38 GMT): 80%
2025-Mar-14 04:10:38 (2025-Mar-14 11:10:38 GMT): 90%

Finished Calculating power
2025-Mar-14 04:10:38 (2025-Mar-14 11:10:38 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1173.88MB/1173.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1173.88MB/1173.88MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1173.88MB/1173.88MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 04:10:38 (2025-Mar-14 11:10:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.84275729 	   62.2709%
Total Switching Power:      29.93525814 	   36.6640%
Total Leakage Power:         0.86964529 	    1.0651%
Total Power:                81.64766099
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.35        1.69      0.1479       22.19       27.18
Macro                                  0      0.8484           0      0.8484       1.039
IO                                     0           0           0           0           0
Combinational                      30.49        27.4      0.7217       58.61       71.78
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              50.84       29.94      0.8696       81.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.84       29.94      0.8696       81.65         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.5643
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U485 (FA1D4): 	 0.0002647
* 		Total Cap: 	1.43545e-10 F
* 		Total instances in design: 19832
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1173.88MB/1173.88MB)

*** Finished Leakage Power Optimization (cpu=0:00:35, real=0:00:35, mem=1417.52M, totSessionCpu=0:28:09).
Extraction called for design 'core' of instances=19832 and nets=25387 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1399.043M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1475.79 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1475.8M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1142.08MB/1142.08MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1142.23MB/1142.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1142.23MB/1142.23MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-14 04:10:43 (2025-Mar-14 11:10:43 GMT)
2025-Mar-14 04:10:43 (2025-Mar-14 11:10:43 GMT): 10%
2025-Mar-14 04:10:43 (2025-Mar-14 11:10:43 GMT): 20%
2025-Mar-14 04:10:43 (2025-Mar-14 11:10:43 GMT): 30%

Finished Activity Propagation
2025-Mar-14 04:10:44 (2025-Mar-14 11:10:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1142.77MB/1142.77MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 04:10:44 (2025-Mar-14 11:10:44 GMT)
 ... Calculating switching power
2025-Mar-14 04:10:44 (2025-Mar-14 11:10:44 GMT): 10%
2025-Mar-14 04:10:44 (2025-Mar-14 11:10:44 GMT): 20%
2025-Mar-14 04:10:44 (2025-Mar-14 11:10:44 GMT): 30%
2025-Mar-14 04:10:44 (2025-Mar-14 11:10:44 GMT): 40%
2025-Mar-14 04:10:44 (2025-Mar-14 11:10:44 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 04:10:44 (2025-Mar-14 11:10:44 GMT): 60%
2025-Mar-14 04:10:45 (2025-Mar-14 11:10:45 GMT): 70%
2025-Mar-14 04:10:46 (2025-Mar-14 11:10:46 GMT): 80%
2025-Mar-14 04:10:46 (2025-Mar-14 11:10:46 GMT): 90%

Finished Calculating power
2025-Mar-14 04:10:47 (2025-Mar-14 11:10:47 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1142.77MB/1142.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1142.77MB/1142.77MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1142.77MB/1142.77MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 04:10:47 (2025-Mar-14 11:10:47 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.84277596 	   62.2709%
Total Switching Power:      29.93525814 	   36.6639%
Total Leakage Power:         0.86964529 	    1.0651%
Total Power:                81.64767965
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.35        1.69      0.1479       22.19       27.18
Macro                                  0      0.8484           0      0.8484       1.039
IO                                     0           0           0           0           0
Combinational                      30.49        27.4      0.7217       58.61       71.78
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              50.84       29.94      0.8696       81.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.84       29.94      0.8696       81.65         100
Total leakage power = 0.869645 mW
Cell usage statistics:  
Library tcbn65gpluswc , 19829 cells ( 100.000000%) , 0.869645 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1142.96MB/1142.96MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:24:51, real = 0:24:47, mem = 1418.6M, totSessionCpu=0:28:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=1418.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1418.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1428.6M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1420.6M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1420.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.322  | -2.322  | -0.159  |
|           TNS (ns):|-881.945 |-881.323 | -0.623  |
|    Violating Paths:|  1101   |  1096   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.027   |      2 (2)       |
|   max_tran     |      2 (44)      |   -0.241   |      2 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.181%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1420.6M
**optDesign ... cpu = 0:24:52, real = 0:24:48, mem = 1418.6M, totSessionCpu=0:28:18 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.26302' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:27:55, real = 0:27:52, mem = 1348.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-3014      14438  The RC network is incomplete for net %s....
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-664          12  Net %s cannot be routed. The reason coul...
WARNING   IMPOPT-665         244  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-7098         56  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 14764 warning(s), 0 error(s)

<CMD> addFiller -cell DCAP -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 133305 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 133305 filler insts added - prefix FILLER (CPU: 0:00:01.2).
For 133305 new insts, 133305 new pwr-pin connections were made to global net 'VDD'.
133305 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 153137 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.26302 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 268 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1372.8M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1381.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.4  MEM: 237.8M)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 2163 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1604.9M, init mem=1604.9M)
*info: Placed = 153137         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:96.79%(226177/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1604.9M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 268837.027um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2163
    Delay constrained sinks:     2163
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1798 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21855  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21855 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 181 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.685520e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 21674 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.712410e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 68427
[NR-eagl] Layer2(M2)(V) length: 1.301917e+05um, number of vias: 91664
[NR-eagl] Layer3(M3)(H) length: 1.406068e+05um, number of vias: 7404
[NR-eagl] Layer4(M4)(V) length: 5.816333e+04um, number of vias: 3301
[NR-eagl] Layer5(M5)(H) length: 2.727359e+04um, number of vias: 2348
[NR-eagl] Layer6(M6)(V) length: 2.077131e+04um, number of vias: 1645
[NR-eagl] Layer7(M7)(H) length: 8.474999e+03um, number of vias: 1872
[NR-eagl] Layer8(M8)(V) length: 1.235840e+04um, number of vias: 0
[NR-eagl] Total length: 3.978402e+05um, number of vias: 176661
[NR-eagl] End Peak syMemory usage = 1392.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.14 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 268837.027um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2163
    Delay constrained sinks:     2163
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:31:05 mem=1462.2M) ***
Total net bbox length = 4.800e+05 (2.458e+05 2.342e+05) (ext = 1.198e+05)
Density distribution unevenness ratio = 1.369%
Move report: Detail placement moves 6486 insts, mean move: 0.95 um, max move: 15.00 um
	Max move on inst (sfp_instance/FE_RC_5667_0): (340.20, 26.20) --> (336.00, 37.00)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1491.2MB
Summary Report:
Instances move: 1268 (out of 19869 movable)
Mean displacement: 0.95 um
Max displacement: 15.00 um (Instance: sfp_instance/FE_RC_5667_0) (340.2, 26.2) -> (336, 37)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.806e+05 (2.462e+05 2.345e+05) (ext = 1.198e+05)
Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1491.2MB
*** Finished refinePlace (0:31:09 mem=1491.2M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [1,1.62)                1
      [1.62,2.24)             0
      [2.24,2.86)             0
      [2.86,3.48)             0
      [3.48,4.1)              5
      [4.1,4.72)              0
      [4.72,5.34)             0
      [5.34,5.96)             0
      [5.96,6.58)             0
      [6.58,7.2)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (153.308,194.683)    (153.308,187.482)    ccl clock buffer, uid:Ac777 (a lib_cell CKBD16) at (150.800,186.400), in power domain auto-default
           3.6         (295.308,329.317)    (295.308,332.918)    ccl clock buffer, uid:Ac737 (a lib_cell CKBD16) at (292.800,332.200), in power domain auto-default
           3.6         (295.308,329.317)    (295.308,325.717)    ccl clock buffer, uid:Ac775 (a lib_cell CKBD16) at (292.800,325.000), in power domain auto-default
           3.6         (227.708,194.683)    (227.708,191.083)    ccl clock buffer, uid:Ac774 (a lib_cell CKBD16) at (225.200,190.000), in power domain auto-default
           3.6         (449.507,194.683)    (449.507,191.083)    ccl clock buffer, uid:Ac773 (a lib_cell CKBD16) at (447.000,190.000), in power domain auto-default
           3.6         (153.308,194.683)    (153.308,191.083)    ccl clock buffer, uid:Ac772 (a lib_cell CKBD16) at (150.800,190.000), in power domain auto-default
           1           (334.707,329.317)    (335.707,329.317)    ccl clock buffer, uid:Ac743 (a lib_cell CKBD16) at (333.200,328.600), in power domain auto-default
           0           (449.507,191.083)    (449.507,191.083)    ccl clock buffer, uid:Ac773 (a lib_cell CKBD16) at (447.000,190.000), in power domain auto-default
           0           (153.308,187.482)    (153.308,187.482)    ccl clock buffer, uid:Ac777 (a lib_cell CKBD16) at (150.800,186.400), in power domain auto-default
           0           (13.092,11.082)      (13.092,11.082)      ccl clock buffer, uid:Ac74a (a lib_cell CKBD16) at (10.000,10.000), in power domain auto-default
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
      gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
      wire capacitance : top=0.000pF, trunk=0.277pF, leaf=1.868pF, total=2.145pF
      wire lengths   : top=0.000um, trunk=1798.653um, leaf=10409.458um, total=12208.110um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.181, max=0.273, avg=0.229, sd=0.015], skew [0.093 vs 0.057*, 93.4% {0.204, 0.232, 0.261}] (wid=0.035 ws=0.033) (gid=0.246 gs=0.070)
    Clock network insertion delays are now [0.181ns, 0.273ns] average 0.229ns std.dev 0.015ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=153177 and nets=28740 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1458.824M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=40, i=0, cg=0, l=0, total=40
  Rebuilding timing graph   cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.281pF, leaf=1.903pF, total=2.183pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1798.653um, leaf=10409.458um, total=12208.110um
  Rebuilding timing graph   sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
    skew_group clk/CON: insertion delay [min=0.181, max=0.274, avg=0.230, sd=0.015], skew [0.092 vs 0.057*, 93% {0.205, 0.233, 0.262}] (wid=0.036 ws=0.034) (gid=0.246 gs=0.069)
  Clock network insertion delays are now [0.181ns, 0.274ns] average 0.230ns std.dev 0.015ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
      gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=1.903pF, total=2.183pF
      wire lengths   : top=0.000um, trunk=1798.653um, leaf=10409.458um, total=12208.110um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.181, max=0.274, avg=0.230, sd=0.015], skew [0.092 vs 0.057*, 93% {0.205, 0.233, 0.262}] (wid=0.036 ws=0.034) (gid=0.246 gs=0.069)
    Clock network insertion delays are now [0.181ns, 0.274ns] average 0.230ns std.dev 0.015ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
      gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=1.903pF, total=2.183pF
      wire lengths   : top=0.000um, trunk=1798.653um, leaf=10409.458um, total=12208.110um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.181, max=0.274, avg=0.230, sd=0.015], skew [0.092 vs 0.057*, 93% {0.205, 0.233, 0.262}] (wid=0.036 ws=0.034) (gid=0.246 gs=0.069)
    Clock network insertion delays are now [0.181ns, 0.274ns] average 0.230ns std.dev 0.015ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
      gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=1.903pF, total=2.183pF
      wire lengths   : top=0.000um, trunk=1798.653um, leaf=10409.458um, total=12208.110um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.181, max=0.274, avg=0.230, sd=0.015], skew [0.092 vs 0.057*, 93% {0.205, 0.233, 0.262}] (wid=0.036 ws=0.034) (gid=0.246 gs=0.069)
    Clock network insertion delays are now [0.181ns, 0.274ns] average 0.230ns std.dev 0.015ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
      gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=1.903pF, total=2.183pF
      wire lengths   : top=0.000um, trunk=1798.653um, leaf=10409.458um, total=12208.110um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.181, max=0.274, avg=0.230, sd=0.015], skew [0.092 vs 0.057*, 93% {0.205, 0.233, 0.262}] (wid=0.036 ws=0.034) (gid=0.246 gs=0.069)
    Clock network insertion delays are now [0.181ns, 0.274ns] average 0.230ns std.dev 0.015ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
      gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=1.903pF, total=2.183pF
      wire lengths   : top=0.000um, trunk=1798.653um, leaf=10409.458um, total=12208.110um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.181, max=0.274, avg=0.230, sd=0.015], skew [0.092 vs 0.057*, 93% {0.205, 0.233, 0.262}] (wid=0.036 ws=0.034) (gid=0.246 gs=0.069)
    Clock network insertion delays are now [0.181ns, 0.274ns] average 0.230ns std.dev 0.015ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
      gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=1.903pF, total=2.183pF
      wire lengths   : top=0.000um, trunk=1798.653um, leaf=10409.458um, total=12208.110um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.181, max=0.274, avg=0.230, sd=0.015], skew [0.092 vs 0.057*, 93% {0.205, 0.233, 0.262}] (wid=0.036 ws=0.034) (gid=0.246 gs=0.069)
    Clock network insertion delays are now [0.181ns, 0.274ns] average 0.230ns std.dev 0.015ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
      gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
      wire capacitance : top=0.000pF, trunk=0.281pF, leaf=1.903pF, total=2.183pF
      wire lengths   : top=0.000um, trunk=1798.653um, leaf=10409.458um, total=12208.110um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.181, max=0.274, avg=0.230, sd=0.015], skew [0.092 vs 0.057*, 93% {0.205, 0.233, 0.262}] (wid=0.036 ws=0.034) (gid=0.246 gs=0.069)
    Clock network insertion delays are now [0.181ns, 0.274ns] average 0.230ns std.dev 0.015ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 544 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=403.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=403.200um^2
      gate capacitance : top=0.000pF, trunk=0.220pF, leaf=2.092pF, total=2.312pF
      wire capacitance : top=0.000pF, trunk=0.256pF, leaf=1.878pF, total=2.133pF
      wire lengths   : top=0.000um, trunk=1631.802um, leaf=10213.938um, total=11845.739um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.069),top(nil), margined worst slew is leaf(0.103),trunk(0.069),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.254, avg=0.228, sd=0.014], skew [0.070 vs 0.057*, 94.4% {0.202, 0.230, 0.254}] (wid=0.029 ws=0.026) (gid=0.243 gs=0.064)
    Clock network insertion delays are now [0.184ns, 0.254ns] average 0.228ns std.dev 0.014ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
      gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
      wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.254, avg=0.240, sd=0.005], skew [0.029 vs 0.057, 100% {0.226, 0.240, 0.254}] (wid=0.028 ws=0.025) (gid=0.243 gs=0.035)
    Clock network insertion delays are now [0.226ns, 0.254ns] average 0.240ns std.dev 0.005ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
      gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
      wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.254, avg=0.240, sd=0.005], skew [0.029 vs 0.057, 100% {0.226, 0.240, 0.254}] (wid=0.028 ws=0.025) (gid=0.243 gs=0.035)
    Clock network insertion delays are now [0.226ns, 0.254ns] average 0.240ns std.dev 0.005ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=40, i=0, cg=0, l=0, total=40
          cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
          gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
          wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
          wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
          sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
      gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
      wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
    Clock network insertion delays are now [0.226ns, 0.254ns] average 0.240ns std.dev 0.005ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=40, i=0, cg=0, l=0, total=40
    cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
    gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
    wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
    wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
    sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
    skew_group clk/CON: insertion delay [min=0.226, max=0.254, avg=0.240, sd=0.005], skew [0.029 vs 0.057, 100% {0.226, 0.240, 0.254}] (wid=0.028 ws=0.025) (gid=0.243 gs=0.035)
  Clock network insertion delays are now [0.226ns, 0.254ns] average 0.240ns std.dev 0.005ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
      gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
      wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.254, avg=0.240, sd=0.005], skew [0.029 vs 0.057, 100% {0.226, 0.240, 0.254}] (wid=0.028 ws=0.025) (gid=0.243 gs=0.035)
    Clock network insertion delays are now [0.226ns, 0.254ns] average 0.240ns std.dev 0.005ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=40, i=0, cg=0, l=0, total=40
          cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
          gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
          wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
          wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
          sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
      gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
      wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.254, avg=0.240, sd=0.005], skew [0.029 vs 0.057, 100% {0.226, 0.240, 0.254}] (wid=0.028 ws=0.025) (gid=0.243 gs=0.035)
    Clock network insertion delays are now [0.226ns, 0.254ns] average 0.240ns std.dev 0.005ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
      gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
      wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.254, avg=0.240, sd=0.005], skew [0.029 vs 0.057, 100% {0.226, 0.240, 0.254}] (wid=0.028 ws=0.025) (gid=0.243 gs=0.035)
    Clock network insertion delays are now [0.226ns, 0.254ns] average 0.240ns std.dev 0.005ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
      gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.131pF
      wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.254, avg=0.240, sd=0.005], skew [0.029 vs 0.057, 100% {0.226, 0.240, 0.254}] (wid=0.028 ws=0.025) (gid=0.243 gs=0.035)
    Clock network insertion delays are now [0.226ns, 0.254ns] average 0.240ns std.dev 0.005ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=153177 and nets=28740 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1458.828M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=40, i=0, cg=0, l=0, total=40
  Rebuilding timing graph   cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.132pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
  Rebuilding timing graph   sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
    skew_group clk/CON: insertion delay [min=0.226, max=0.255, avg=0.240, sd=0.005], skew [0.029 vs 0.057, 100% {0.226, 0.240, 0.255}] (wid=0.028 ws=0.025) (gid=0.243 gs=0.035)
  Clock network insertion delays are now [0.226ns, 0.255ns] average 0.240ns std.dev 0.005ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=319.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=319.320um^2
      gate capacitance : top=0.000pF, trunk=0.175pF, leaf=2.092pF, total=2.268pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.132pF
      wire lengths   : top=0.000um, trunk=1628.664um, leaf=10204.340um, total=11833.004um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.255, avg=0.240, sd=0.005], skew [0.029 vs 0.057, 100% {0.226, 0.240, 0.255}] (wid=0.028 ws=0.025) (gid=0.243 gs=0.035)
    Clock network insertion delays are now [0.226ns, 0.255ns] average 0.240ns std.dev 0.005ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=2.268pF fall=2.261pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.265pF fall=2.259pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
      gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.132pF
      wire lengths   : top=0.000um, trunk=1629.810um, leaf=10205.098um, total=11834.908um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.238, max=0.262, avg=0.252, sd=0.005], skew [0.023 vs 0.057, 100% {0.238, 0.252, 0.262}] (wid=0.028 ws=0.025) (gid=0.256 gs=0.035)
    Clock network insertion delays are now [0.238ns, 0.262ns] average 0.252ns std.dev 0.005ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2547.86 -> 2615}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
      gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.132pF
      wire lengths   : top=0.000um, trunk=1629.810um, leaf=10205.098um, total=11834.908um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.238, max=0.262, avg=0.252, sd=0.005], skew [0.023 vs 0.057, 100% {0.238, 0.252, 0.262}] (wid=0.028 ws=0.025) (gid=0.256 gs=0.035)
    Clock network insertion delays are now [0.238ns, 0.262ns] average 0.252ns std.dev 0.005ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
      gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
      wire capacitance : top=0.000pF, trunk=0.255pF, leaf=1.876pF, total=2.132pF
      wire lengths   : top=0.000um, trunk=1629.810um, leaf=10205.098um, total=11834.908um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.238, max=0.262, avg=0.252, sd=0.005], skew [0.023 vs 0.057, 100% {0.238, 0.252, 0.262}] (wid=0.028 ws=0.025) (gid=0.256 gs=0.035)
    Clock network insertion delays are now [0.238ns, 0.262ns] average 0.252ns std.dev 0.005ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2547.86 -> 2615}
  Improving insertion delay done.
  Total capacitance is (rise=4.397pF fall=4.391pF), of which (rise=2.132pF fall=2.132pF) is wire, and (rise=2.265pF fall=2.259pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:31:17 mem=1524.1M) ***
Total net bbox length = 4.805e+05 (2.461e+05 2.344e+05) (ext = 1.200e+05)
Density distribution unevenness ratio = 1.672%
Move report: Detail placement moves 1024 insts, mean move: 1.80 um, max move: 9.20 um
	Max move on inst (FILLER_38562): (207.40, 179.20) --> (209.40, 172.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1524.1MB
Summary Report:
Instances move: 34 (out of 17669 movable)
Mean displacement: 2.78 um
Max displacement: 7.40 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U298) (212, 190) -> (212.2, 197.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 4.806e+05 (2.462e+05 2.345e+05) (ext = 1.200e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1524.1MB
*** Finished refinePlace (0:31:19 mem=1524.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:31:19 mem=1524.1M) ***
Total net bbox length = 4.806e+05 (2.462e+05 2.345e+05) (ext = 1.200e+05)
Density distribution unevenness ratio = 1.351%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1524.1MB
Summary Report:
Instances move: 0 (out of 19869 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.806e+05 (2.462e+05 2.345e+05) (ext = 1.200e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1524.1MB
*** Finished refinePlace (0:31:20 mem=1524.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 21863 (unrouted=9, trialRouted=21854, noStatus=0, routed=0, fixed=0)
(Not counting 6836 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=153177 and nets=28740 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1525.602M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 41 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 41 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 14 04:26:30 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 28738 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1225.60 (MB), peak = 1373.37 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 04:26:53 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 04:26:54 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.11%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.57%
#
#  41 nets (0.14%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1229.81 (MB), peak = 1373.37 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1271.51 (MB), peak = 1373.37 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.89 (MB), peak = 1373.37 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6845 (skipped).
#Total number of selected nets for routing = 41.
#Total number of unselected nets (but routable) for routing = 21854 (skipped).
#Total number of nets in the design = 28740.
#
#21854 skipped nets do not have any wires.
#41 routable nets have only global wires.
#41 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 41               0  
#------------------------------------------------
#        Total                 41               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 41                163           21691  
#-------------------------------------------------------------------
#        Total                 41                163           21691  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 11768 um.
#Total half perimeter of net bounding box = 5345 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 9 um.
#Total wire length on LAYER M3 = 7345 um.
#Total wire length on LAYER M4 = 4414 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 5590
#Up-Via Summary (total 5590):
#           
#-----------------------
#  Metal 1         2240
#  Metal 2         1992
#  Metal 3         1358
#-----------------------
#                  5590 
#
#Total number of involved priority nets 40
#Maximum src to sink distance for priority net 284.4
#Average of max src_to_sink distance for priority net 112.0
#Average of ave src_to_sink distance for priority net 66.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1272.71 (MB), peak = 1373.37 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.25 (MB), peak = 1373.37 (MB)
#Start Track Assignment.
#Done with 1545 horizontal wires in 2 hboxes and 1042 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 13018 um.
#Total half perimeter of net bounding box = 5345 um.
#Total wire length on LAYER M1 = 1227 um.
#Total wire length on LAYER M2 = 10 um.
#Total wire length on LAYER M3 = 7294 um.
#Total wire length on LAYER M4 = 4487 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 5590
#Up-Via Summary (total 5590):
#           
#-----------------------
#  Metal 1         2240
#  Metal 2         1992
#  Metal 3         1358
#-----------------------
#                  5590 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1249.43 (MB), peak = 1373.37 (MB)
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 49.47 (MB)
#Total memory = 1249.46 (MB)
#Peak memory = 1373.37 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.4% of the total area was rechecked for DRC, and 25.6% required routing.
#    number of violations = 0
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1263.53 (MB), peak = 1373.37 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.21 (MB), peak = 1373.37 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 12071 um.
#Total half perimeter of net bounding box = 5345 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 476 um.
#Total wire length on LAYER M3 = 6720 um.
#Total wire length on LAYER M4 = 4870 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6445
#Total number of multi-cut vias = 39 (  0.6%)
#Total number of single cut vias = 6406 ( 99.4%)
#Up-Via Summary (total 6445):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2195 ( 98.3%)        39 (  1.7%)       2234
#  Metal 2        2142 (100.0%)         0 (  0.0%)       2142
#  Metal 3        2069 (100.0%)         0 (  0.0%)       2069
#-----------------------------------------------------------
#                 6406 ( 99.4%)        39 (  0.6%)       6445 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = -9.23 (MB)
#Total memory = 1240.24 (MB)
#Peak memory = 1373.37 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = -9.23 (MB)
#Total memory = 1240.24 (MB)
#Peak memory = 1373.37 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:48
#Increased memory = 55.43 (MB)
#Total memory = 1211.56 (MB)
#Peak memory = 1373.37 (MB)
#Number of warnings = 70
#Total number of warnings = 70
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 04:27:17 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 41 nets...

**ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          27
       100.000     150.000           7
       150.000     200.000           2
       200.000     250.000           3
       250.000     300.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           3
        0.000     10.000          15
       10.000     20.000          10
       20.000     30.000           5
       30.000     40.000           2
       40.000     50.000           2
       50.000     60.000           1
       60.000     70.000           2
       70.000     80.000           0
       80.000     90.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net clk (3 terminals)
    Guided length:  max path =   179.150um, total =   179.150um
    Routed length:  max path =     0.000um, total =     0.000um
    Deviation:      max path =   -100.000%,  total =   -100.000%

    Net CTS_99 (84 terminals)
    Guided length:  max path =    61.755um, total =   350.720um
    Routed length:  max path =   112.600um, total =   393.780um
    Deviation:      max path =    82.333%,  total =    12.278%

    Net mac_array_instance/CTS_24 (86 terminals)
    Guided length:  max path =    71.562um, total =   359.007um
    Routed length:  max path =   120.800um, total =   405.460um
    Deviation:      max path =    68.803%,  total =    12.939%

    Net CTS_81 (35 terminals)
    Guided length:  max path =    68.315um, total =   233.240um
    Routed length:  max path =   109.600um, total =   255.240um
    Deviation:      max path =    60.433%,  total =     9.432%

    Net CTS_98 (101 terminals)
    Guided length:  max path =    91.263um, total =   411.202um
    Routed length:  max path =   143.200um, total =   460.420um
    Deviation:      max path =    56.910%,  total =    11.969%

    Net mac_array_instance/col_idx_1__mac_col_inst/CTS_13 (67 terminals)
    Guided length:  max path =    66.153um, total =   257.470um
    Routed length:  max path =    94.600um, total =   299.500um
    Deviation:      max path =    43.003%,  total =    16.324%

    Net CTS_96 (97 terminals)
    Guided length:  max path =   108.597um, total =   386.040um
    Routed length:  max path =   154.200um, total =   441.740um
    Deviation:      max path =    41.992%,  total =    14.429%

    Net CTS_90 (90 terminals)
    Guided length:  max path =    85.418um, total =   356.158um
    Routed length:  max path =   114.400um, total =   395.620um
    Deviation:      max path =    33.930%,  total =    11.080%

    Net CTS_80 (101 terminals)
    Guided length:  max path =    91.308um, total =   439.058um
    Routed length:  max path =   121.200um, total =   493.080um
    Deviation:      max path =    32.738%,  total =    12.304%

    Net mac_array_instance/col_idx_3__mac_col_inst/CTS_4 (78 terminals)
    Guided length:  max path =   129.070um, total =   366.353um
    Routed length:  max path =   163.000um, total =   415.280um
    Deviation:      max path =    26.288%,  total =    13.355%

Set FIXED routing status on 41 net(s)
Set FIXED placed status on 40 instance(s)
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=41)
  Non-clock: 21863 (unrouted=21863, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 6836 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1798 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 41  numPreroutedWires = 6718
[NR-eagl] Read numTotalNets=21895  numIgnoredNets=41
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 21854 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 162 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.643760e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 21692 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 3.635280e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.04% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 4.600000e+00um, number of vias: 68501
[NR-eagl] Layer2(M2)(V) length: 1.256621e+05um, number of vias: 90047
[NR-eagl] Layer3(M3)(H) length: 1.379460e+05um, number of vias: 9746
[NR-eagl] Layer4(M4)(V) length: 6.231389e+04um, number of vias: 3696
[NR-eagl] Layer5(M5)(H) length: 3.239938e+04um, number of vias: 2368
[NR-eagl] Layer6(M6)(V) length: 2.266757e+04um, number of vias: 1593
[NR-eagl] Layer7(M7)(H) length: 8.544300e+03um, number of vias: 1811
[NR-eagl] Layer8(M8)(V) length: 1.185156e+04um, number of vias: 0
[NR-eagl] Total length: 4.013894e+05um, number of vias: 177762
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=153177 and nets=28740 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1475.246M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.062        0.063      1.018       0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        110.229      111.206      1.009     116.175      117.085      1.000      1.008         0.992
    S->S Wire Res.       Ohm       127.707      128.770      1.008     129.714      131.273      1.000      1.012         0.988
    S->S Wire Res./um    Ohm         3.240        3.231      0.997       5.912        5.915      1.000      1.001         0.999
    Total Wire Len.      um        205.413      214.183      1.043     219.725      233.678      1.000      1.063         0.940
    Trans. Time          ns          0.044        0.045      1.029       0.038        0.040      1.000      1.032         0.969
    Wire Cap.            fF         31.010       32.164      1.037      35.075       36.755      1.000      1.048         0.954
    Wire Cap./um         fF          0.097        0.097      0.999       0.085        0.085      1.000      0.995         1.004
    Wire Delay           ns          0.004        0.004      1.013       0.005        0.005      0.999      0.985         1.014
    Wire Skew            ns          0.005        0.004      0.993       0.006        0.006      1.000      0.990         1.010
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.083        0.084      1.007      0.006         0.007      1.000      1.033         0.968
    S->S Wire Len.       um         69.607       72.435      1.041     49.047        50.747      0.998      1.033         0.965
    S->S Wire Res.       Ohm        86.714       89.043      1.027     54.492        56.800      0.997      1.039         0.956
    S->S Wire Res./um    Ohm         1.453        1.421      0.978      0.459         0.436      0.988      0.939         1.039
    Total Wire Len.      um        253.392      256.850      1.014     55.098        55.589      0.999      1.008         0.991
    Trans. Time          ns          0.070        0.070      1.003      0.008         0.007      0.999      0.979         1.020
    Wire Cap.            fF         40.613       40.766      1.004      8.387         8.498      0.999      1.012         0.986
    Wire Cap./um         fF          0.161        0.159      0.990      0.005         0.004      0.994      0.878         1.125
    Wire Delay           ns          0.003        0.003      1.051      0.002         0.002      0.995      1.065         0.929
    Wire Skew            ns          0.005        0.005      1.039      0.002         0.002      0.999      1.098         0.908
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.092        0.090      0.987      0.009         0.009      0.982      0.929         1.038
    S->S Wire Len.       um         47.906       58.721      1.226     23.715        30.390      0.887      1.137         0.692
    S->S Wire Res.       Ohm        74.409       84.165      1.131     32.941        40.376      0.878      1.076         0.716
    S->S Wire Res./um    Ohm         1.639        1.498      0.913      0.326         0.231      0.868      0.614         1.225
    Total Wire Len.      um        291.574      297.189      1.019     78.971        79.276      0.996      0.999         0.992
    Trans. Time          ns          0.095        0.095      1.000      0.006         0.007      0.973      1.024         0.924
    Wire Cap.            fF         53.614       52.265      0.975     16.076        14.790      0.993      0.913         1.079
    Wire Cap./um         fF          0.183        0.175      0.958      0.016         0.009      0.964      0.560         1.657
    Wire Delay           ns          0.005        0.006      1.351      0.002         0.004      0.787      1.204         0.514
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac772/I       -15.385
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac774/I       -14.815
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac775/I         2.830
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac773/I        -0.820
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M3                           363.242um    368.825um        1.599         0.282         0.451
    M4                           252.998um    273.725um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%     100.000%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------
    Route Sink Pin                                           Difference (%)
    -----------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac740/I                          -36.364
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac72d/I                          -33.333
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Ac72e/I        30.000
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac747/I                          -28.571
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac73f/I                           14.286
    -----------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      8.400um        1.599         0.282         0.451
    M3                           565.967um    580.200um        1.599         0.282         0.451
    M4                           447.602um    438.800um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.182%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------------------
    Route Sink Pin                                                   Difference (%)
    -------------------------------------------------------------------------------
    mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP       -583.333
    mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP       -485.714
    mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP       -457.692
    mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP         -428.571
    mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP         -417.857
    -------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       4.600um       1.787         0.272         0.487
    M2                              0.000um     468.000um       1.599         0.282         0.451
    M3                           5227.913um    5771.200um       1.599         0.282         0.451
    M4                           4977.185um    4157.800um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       95.456%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       4          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    2150         98%       ER       40          89%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      20          1%        -        2           4%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      14          1%        -        3           7%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    2099        100%       ER       43         100%        ER         -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    2020        100%       ER       49         100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
      gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
      wire capacitance : top=0.000pF, trunk=0.260pF, leaf=1.829pF, total=2.089pF
      wire lengths   : top=0.000um, trunk=1669.950um, leaf=10401.600um, total=12071.550um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
      skew_group clk/CON: insertion delay [min=0.237, max=0.264, avg=0.254, sd=0.005], skew [0.027 vs 0.057, 100% {0.237, 0.254, 0.264}] (wid=0.029 ws=0.027) (gid=0.257 gs=0.033)
    Clock network insertion delays are now [0.237ns, 0.264ns] average 0.254ns std.dev 0.005ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[62]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[61]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[57]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[53]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[45]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27):	Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
End delay calculation. (MEM=1621.71 CPU=0:00:02.7 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 1621.7M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=40, i=0, cg=0, l=0, total=40
      Rebuilding timing graph   cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.260pF, leaf=1.829pF, total=2.089pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1669.950um, leaf=10401.600um, total=12071.550um
      Rebuilding timing graph   sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=40, i=0, cg=0, l=0, total=40
        cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
        gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
        wire capacitance : top=0.000pF, trunk=0.260pF, leaf=1.829pF, total=2.089pF
        wire lengths   : top=0.000um, trunk=1669.950um, leaf=10401.600um, total=12071.550um
        sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=40, i=0, cg=0, l=0, total=40
          cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
          gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
          wire capacitance : top=0.000pF, trunk=0.260pF, leaf=1.829pF, total=2.089pF
          wire lengths   : top=0.000um, trunk=1669.950um, leaf=10401.600um, total=12071.550um
          sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
          skew_group clk/CON: insertion delay [min=0.237, max=0.264, avg=0.254, sd=0.005], skew [0.027 vs 0.057, 100% {0.237, 0.254, 0.264}] (wid=0.029 ws=0.027) (gid=0.257 gs=0.033)
        Clock network insertion delays are now [0.237ns, 0.264ns] average 0.254ns std.dev 0.005ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=153177 and nets=28740 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1486.191M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=40, i=0, cg=0, l=0, total=40
      Rebuilding timing graph   cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.260pF, leaf=1.829pF, total=2.089pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1669.950um, leaf=10401.600um, total=12071.550um
      Rebuilding timing graph   sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=41)
  Non-clock: 21863 (unrouted=9, trialRouted=21854, noStatus=0, routed=0, fixed=0)
(Not counting 6836 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=40, i=0, cg=0, l=0, total=40
      cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
      gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
      wire capacitance : top=0.000pF, trunk=0.260pF, leaf=1.829pF, total=2.089pF
      wire lengths   : top=0.000um, trunk=1669.950um, leaf=10401.600um, total=12071.550um
      sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
      skew_group clk/CON: insertion delay [min=0.237, max=0.264, avg=0.254, sd=0.005], skew [0.027 vs 0.057, 100% {0.237, 0.254, 0.264}] (wid=0.029 ws=0.027) (gid=0.257 gs=0.033)
    Clock network insertion delays are now [0.237ns, 0.264ns] average 0.254ns std.dev 0.005ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         40      315.000
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             40      315.000
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1669.950
  Leaf      10401.600
  Total     12071.550
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.173    0.260    0.433
  Leaf     2.092    1.829    3.922
  Total    2.265    2.089    4.354
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2163     2.092     0.001       0.001      0.001    0.015
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.081               0.104
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.237     0.264     0.027       0.057         0.027           0.015           0.254        0.005     100% {0.237, 0.254, 0.264}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.237ns, 0.264ns] average 0.254ns std.dev 0.005ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=40, i=0, cg=0, l=0, total=40
  cell areas     : b=315.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=315.000um^2
  gate capacitance : top=0.000pF, trunk=0.173pF, leaf=2.092pF, total=2.265pF
  wire capacitance : top=0.000pF, trunk=0.260pF, leaf=1.829pF, total=2.089pF
  wire lengths   : top=0.000um, trunk=1669.950um, leaf=10401.600um, total=12071.550um
  sink capacitance : count=2163, total=2.092pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.104),trunk(0.081),top(nil), margined worst slew is leaf(0.104),trunk(0.081),top(nil)
  skew_group clk/CON: insertion delay [min=0.237, max=0.264, avg=0.254, sd=0.005], skew [0.027 vs 0.057, 100% {0.237, 0.254, 0.264}] (wid=0.029 ws=0.027) (gid=0.257 gs=0.033)
Clock network insertion delays are now [0.237ns, 0.264ns] average 0.254ns std.dev 0.005ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**WARN: (IMPOPT-576):	244 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	mem_in[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[60] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[57] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[56] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[53] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[52] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[50] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[49] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[48] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[46] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[45] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[44] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1479.7M, totSessionCpu=0:32:22 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1479.7M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1672.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1672.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[62]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[61]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[57]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[53]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[45]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27):	Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
End delay calculation. (MEM=1687.36 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1687.4M) ***
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:32:26 mem=1687.4M)
** Profile ** Overall slacks :  cpu=0:00:03.4, mem=1687.4M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1687.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.384  |
|           TNS (ns):|-886.508 |
|    Violating Paths:|  1098   |
|          All Paths:|  3220   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.032   |      2 (2)       |
|   max_tran     |      2 (44)      |   -0.291   |      2 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.316%
       (96.928% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1687.4M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1559.8M, totSessionCpu=0:32:27 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 19872

Instance distribution across the VT partitions:

 LVT : inst = 9266 (46.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 9266 (46.6%)

 HVT : inst = 10603 (53.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10603 (53.4%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1559.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1559.8M) ***
*** Starting optimizing excluded clock nets MEM= 1559.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1559.8M) ***
Include MVT Delays for Hold Opt
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5   |    91   |     4   |      4  |     0   |     0   |     0   |     0   | -2.38 |          0|          0|          0|  96.93  |            |           |
|     5   |    91   |     4   |      4  |     0   |     0   |     0   |     0   | -2.38 |          0|          0|          0|  96.93  |   0:00:00.0|    1701.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 41 constrained nets 
Layer 7 has 162 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1701.4M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1561.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1561.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1571.8M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1571.8M

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=1561.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.384  |
|           TNS (ns):|-886.508 |
|    Violating Paths:|  1098   |
|          All Paths:|  3220   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.032   |      2 (2)       |
|   max_tran     |      2 (44)      |   -0.291   |      2 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.316%
       (96.928% with Fillers)
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1571.8M
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1561.8M, totSessionCpu=0:32:33 **
*** Timing NOT met, worst failing slack is -2.384
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*info: 41 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.384 TNS Slack -886.507 Density 96.93
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.384|   -2.384|-886.429| -886.507|    96.93%|   0:00:00.0| 1707.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -2.382|   -2.382|-886.151| -886.229|    96.93%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.382|   -2.382|-886.205| -886.283|    96.93%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.382|   -2.382|-886.205| -886.283|    96.93%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
|  -2.382|   -2.382|-886.016| -886.095|    96.93%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
|  -2.382|   -2.382|-886.019| -886.097|    96.93%|   0:00:02.0| 1714.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -2.382|   -2.382|-885.983| -886.061|    96.93%|   0:00:00.0| 1715.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -2.382|   -2.382|-885.920| -885.999|    96.93%|   0:00:01.0| 1715.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_10_/D   |
|  -2.382|   -2.382|-885.920| -885.999|    96.93%|   0:00:01.0| 1715.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -2.382|   -2.382|-885.920| -885.999|    96.93%|   0:00:01.0| 1715.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_6_/D    |
|  -2.382|   -2.382|-885.920| -885.999|    96.93%|   0:00:01.0| 1715.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
|  -2.382|   -2.382|-885.920| -885.999|    96.93%|   0:00:01.0| 1715.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
|  -2.382|   -2.382|-885.761| -885.839|    96.93%|   0:00:00.0| 1715.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_2_/D    |
|  -2.382|   -2.382|-885.761| -885.839|    96.93%|   0:00:01.0| 1715.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_1_/D    |
|  -2.382|   -2.382|-885.761| -885.839|    96.93%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.2 real=0:00:12.0 mem=1738.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.3 real=0:00:12.0 mem=1738.6M) ***
** GigaOpt Optimizer WNS Slack -2.382 TNS Slack -885.839 Density 96.93
*** Starting refinePlace (0:32:52 mem=1754.6M) ***
Total net bbox length = 4.806e+05 (2.462e+05 2.345e+05) (ext = 1.200e+05)
Density distribution unevenness ratio = 1.496%
Density distribution unevenness ratio = 1.423%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1786.2MB
Summary Report:
Instances move: 0 (out of 19828 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.806e+05 (2.462e+05 2.345e+05) (ext = 1.200e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1786.2MB
*** Finished refinePlace (0:32:53 mem=1786.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1786.2M)


Density : 0.9693
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=1786.2M) ***
** GigaOpt Optimizer WNS Slack -2.382 TNS Slack -885.839 Density 96.93
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 41 constrained nets 
Layer 7 has 162 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:16.2 real=0:00:16.0 mem=1786.2M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*info: 41 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.382 TNS Slack -885.839 Density 96.93
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.382|   -2.382|-885.761| -885.839|    96.93%|   0:00:00.0| 1719.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -2.371|   -2.371|-884.295| -884.311|    96.92%|   0:00:09.0| 1719.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -2.370|   -2.370|-884.282| -884.298|    96.92%|   0:00:03.0| 1719.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.354|   -2.354|-883.976| -883.992|    96.92%|   0:00:05.0| 1720.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -2.353|   -2.353|-883.971| -883.988|    96.92%|   0:00:01.0| 1721.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.052 } { 0 } { 2670 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 21 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.143|   -2.143|-827.840| -827.856|    96.93%|   0:00:08.0| 1745.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -2.143|   -2.143|-827.563| -827.580|    96.92%|   0:00:01.0| 1747.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 49 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.674|   -1.674|-784.978| -784.994|    96.92%|   0:00:05.0| 1753.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -1.674|   -1.674|-784.978| -784.994|    96.92%|   0:00:00.0| 1753.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.7 real=0:00:32.0 mem=1753.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -1.674|  -0.017| -784.994|    96.92%|   0:00:00.0| 1753.5M|   WC_VIEW|  default| out[79]                                            |
|  -0.017|   -1.674|  -0.017| -784.994|    96.92%|   0:00:00.0| 1753.5M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1753.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.0 real=0:00:32.0 mem=1753.5M) ***
** GigaOpt Optimizer WNS Slack -1.674 TNS Slack -784.994 Density 96.92
*** Starting refinePlace (0:33:30 mem=1769.6M) ***
Total net bbox length = 4.812e+05 (2.465e+05 2.348e+05) (ext = 1.200e+05)
Density distribution unevenness ratio = 1.516%
Density distribution unevenness ratio = 1.623%
Move report: Timing Driven Placement moves 68647 insts, mean move: 1.19 um, max move: 30.60 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_3775_0): (232.00, 247.60) --> (224.80, 224.20)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 1875.6MB
Density distribution unevenness ratio = 1.707%
Move report: Detail placement moves 49868 insts, mean move: 0.77 um, max move: 11.60 um
	Max move on inst (FILLER_39527): (489.00, 188.20) --> (498.80, 190.00)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1846.6MB
Summary Report:
Instances move: 19329 (out of 19896 movable)
Mean displacement: 2.61 um
Max displacement: 30.80 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_3775_0) (232, 247.6) -> (224.6, 224.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 4.751e+05 (2.525e+05 2.226e+05) (ext = 1.203e+05)
Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1846.6MB
*** Finished refinePlace (0:33:41 mem=1846.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1846.6M)


Density : 0.9714
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:11.9 real=0:00:12.0 mem=1846.6M) ***
** GigaOpt Optimizer WNS Slack -1.660 TNS Slack -782.729 Density 97.14
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.660|   -1.660|-782.712| -782.729|    97.14%|   0:00:00.0| 1846.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -1.637|   -1.637|-782.581| -782.597|    97.14%|   0:00:08.0| 1846.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 36 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.114|   -1.114|-769.165| -769.181|    97.14%|   0:00:06.0| 1813.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -1.114|   -1.114|-769.144| -769.161|    97.14%|   0:00:01.0| 1815.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.097|   -1.097|-746.915| -746.932|    97.14%|   0:00:05.0| 1813.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
|  -1.097|   -1.097|-746.847| -746.864|    97.14%|   0:00:02.0| 1813.4M|   WC_VIEW|  default| psum_mem_instance/CLK                              |
|  -1.097|   -1.097|-746.847| -746.864|    97.14%|   0:00:00.0| 1813.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.0 real=0:00:22.0 mem=1813.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -1.097|  -0.017| -746.864|    97.14%|   0:00:00.0| 1813.4M|   WC_VIEW|  default| out[79]                                            |
|  -0.017|   -1.097|  -0.017| -746.864|    97.14%|   0:00:00.0| 1815.4M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1815.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.3 real=0:00:22.0 mem=1815.4M) ***
** GigaOpt Optimizer WNS Slack -1.097 TNS Slack -746.864 Density 97.14
*** Starting refinePlace (0:34:05 mem=1815.4M) ***
Total net bbox length = 4.773e+05 (2.536e+05 2.237e+05) (ext = 1.203e+05)
Density distribution unevenness ratio = 1.391%
Density distribution unevenness ratio = 1.658%
Move report: Timing Driven Placement moves 67886 insts, mean move: 0.81 um, max move: 23.00 um
	Max move on inst (sfp_instance/FE_RC_1315_0): (505.20, 19.00) --> (517.40, 29.80)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1919.2MB
Density distribution unevenness ratio = 1.754%
Move report: Detail placement moves 49084 insts, mean move: 0.76 um, max move: 9.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U884): (431.00, 391.60) --> (435.20, 397.00)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1919.2MB
Summary Report:
Instances move: 18650 (out of 19941 movable)
Mean displacement: 1.78 um
Max displacement: 24.80 um (Instance: sfp_instance/FE_RC_1785_0) (501.4, 19) -> (515.4, 29.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
Total net bbox length = 4.736e+05 (2.524e+05 2.212e+05) (ext = 1.204e+05)
Runtime: CPU: 0:00:11.2 REAL: 0:00:11.0 MEM: 1919.2MB
*** Finished refinePlace (0:34:16 mem=1919.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1919.2M)


Density : 0.9724
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:12.2 real=0:00:13.0 mem=1919.2M) ***
** GigaOpt Optimizer WNS Slack -1.097 TNS Slack -745.446 Density 97.24
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.097|   -1.097|-745.429| -745.446|    97.24%|   0:00:00.0| 1919.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
|  -1.097|   -1.097|-745.428| -745.444|    97.24%|   0:00:03.0| 1919.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=1919.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -1.097|  -0.017| -745.444|    97.24%|   0:00:00.0| 1919.2M|   WC_VIEW|  default| out[79]                                            |
|  -0.017|   -1.097|  -0.017| -745.444|    97.24%|   0:00:00.0| 1919.2M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1919.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=1919.2M) ***
** GigaOpt Optimizer WNS Slack -1.097 TNS Slack -745.444 Density 97.24
*** Starting refinePlace (0:34:21 mem=1919.2M) ***
Total net bbox length = 4.736e+05 (2.524e+05 2.212e+05) (ext = 1.204e+05)
Density distribution unevenness ratio = 1.385%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1919.2MB
Density distribution unevenness ratio = 1.314%
Move report: Detail placement moves 5855 insts, mean move: 3.16 um, max move: 57.60 um
	Max move on inst (FILLER_23731): (573.40, 83.80) --> (517.60, 82.00)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1919.2MB
Summary Report:
Instances move: 1247 (out of 19940 movable)
Mean displacement: 5.21 um
Max displacement: 35.20 um (Instance: sfp_instance/FE_RC_2619_0) (341.6, 67.6) -> (308.2, 69.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.816e+05 (2.574e+05 2.242e+05) (ext = 1.202e+05)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1919.2MB
*** Finished refinePlace (0:34:23 mem=1919.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1919.2M)


Density : 0.9724
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=1919.2M) ***
** GigaOpt Optimizer WNS Slack -1.110 TNS Slack -756.205 Density 97.24
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.110|   -1.110|-756.188| -756.205|    97.24%|   0:00:00.0| 1919.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -1.099|   -1.099|-755.955| -755.971|    97.24%|   0:00:00.0| 1919.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
|  -1.097|   -1.097|-755.790| -755.807|    97.24%|   0:00:00.0| 1919.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
|  -1.097|   -1.097|-755.787| -755.803|    97.24%|   0:00:01.0| 1919.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
|  -1.097|   -1.097|-755.787| -755.803|    97.24%|   0:00:00.0| 1919.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1919.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -1.097|  -0.017| -755.803|    97.24%|   0:00:00.0| 1919.2M|   WC_VIEW|  default| out[79]                                            |
|  -0.017|   -1.097|  -0.017| -755.803|    97.24%|   0:00:00.0| 1919.2M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1919.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=1919.2M) ***
*** Starting refinePlace (0:34:25 mem=1919.2M) ***
Total net bbox length = 4.816e+05 (2.574e+05 2.242e+05) (ext = 1.202e+05)
Move report: Detail placement moves 6 insts, mean move: 4.33 um, max move: 7.00 um
	Max move on inst (sfp_instance/FE_OCPC1571_n1994): (340.20, 110.80) --> (335.00, 112.60)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1919.2MB
Summary Report:
Instances move: 6 (out of 19938 movable)
Mean displacement: 4.33 um
Max displacement: 7.00 um (Instance: sfp_instance/FE_OCPC1571_n1994) (340.2, 110.8) -> (335, 112.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.816e+05 (2.574e+05 2.242e+05) (ext = 1.202e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1919.2MB
*** Finished refinePlace (0:34:26 mem=1919.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1919.2M)


Density : 0.9724
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1919.2M) ***
** GigaOpt Optimizer WNS Slack -1.097 TNS Slack -755.803 Density 97.24
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 163 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:28 real=0:01:28 mem=1919.2M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
*info: 158 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.097 TNS Slack -755.803 Density 97.24
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.097|   -1.097|-755.787| -755.803|    97.24%|   0:00:00.0| 1805.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
|  -1.097|   -1.097|-754.907| -754.924|    97.24%|   0:00:19.0| 1826.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -1.097|   -1.097|-754.893| -754.910|    97.24%|   0:00:02.0| 1807.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[69]                            |
|  -1.097|   -1.097|-754.867| -754.884|    97.24%|   0:00:03.0| 1807.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -1.097|   -1.097|-754.836| -754.852|    97.24%|   0:00:03.0| 1826.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
|  -1.097|   -1.097|-754.781| -754.797|    97.24%|   0:00:02.0| 1826.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -1.097|   -1.097|-754.758| -754.774|    97.24%|   0:00:03.0| 1826.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -1.097|   -1.097|-754.738| -754.755|    97.24%|   0:00:00.0| 1826.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -1.097|   -1.097|-754.454| -754.471|    97.24%|   0:00:00.0| 1826.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
|  -1.097|   -1.097|-754.414| -754.430|    97.24%|   0:00:05.0| 1807.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[13]                            |
|  -1.097|   -1.097|-754.034| -754.050|    97.24%|   0:00:02.0| 1807.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -1.097|   -1.097|-753.847| -753.864|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -1.097|   -1.097|-753.840| -753.857|    97.24%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -1.097|   -1.097|-749.182| -749.198|    97.24%|   0:00:03.0| 1807.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
|  -1.097|   -1.097|-745.578| -745.594|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -1.097|   -1.097|-744.854| -744.871|    97.24%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
|  -1.097|   -1.097|-744.770| -744.786|    97.24%|   0:00:02.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -1.097|   -1.097|-744.715| -744.731|    97.24%|   0:00:03.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -1.097|   -1.097|-744.565| -744.582|    97.24%|   0:00:04.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/D   |
|  -1.097|   -1.097|-743.988| -744.005|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -1.097|   -1.097|-743.901| -743.917|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -1.097|   -1.097|-743.898| -743.914|    97.24%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -1.097|   -1.097|-743.898| -743.914|    97.24%|   0:00:02.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -1.097|   -1.097|-743.688| -743.705|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D    |
|  -1.097|   -1.097|-743.694| -743.710|    97.24%|   0:00:02.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -1.097|   -1.097|-743.618| -743.634|    97.24%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -1.097|   -1.097|-743.456| -743.472|    97.24%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -1.097|   -1.097|-743.288| -743.305|    97.24%|   0:00:02.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -1.097|   -1.097|-742.718| -742.734|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D    |
|  -1.097|   -1.097|-742.535| -742.552|    97.24%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
|  -1.097|   -1.097|-742.458| -742.475|    97.24%|   0:00:02.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
|  -1.097|   -1.097|-740.246| -740.262|    97.24%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
|  -1.097|   -1.097|-740.174| -740.191|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -1.097|   -1.097|-738.822| -738.839|    97.24%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_9_/D    |
|  -1.097|   -1.097|-738.725| -738.741|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_11_/D   |
|  -1.097|   -1.097|-738.486| -738.502|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
|  -1.097|   -1.097|-736.447| -736.463|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -1.097|   -1.097|-729.930| -729.946|    97.24%|   0:00:02.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D    |
|  -1.097|   -1.097|-727.553| -727.569|    97.24%|   0:00:01.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
|  -1.097|   -1.097|-727.548| -727.565|    97.24%|   0:00:02.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -1.097|   -1.097|-724.025| -724.041|    97.24%|   0:00:03.0| 1826.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
|  -1.097|   -1.097|-723.242| -723.258|    97.24%|   0:00:00.0| 1826.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
|  -1.097|   -1.097|-721.981| -721.997|    97.24%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/D    |
|  -1.097|   -1.097|-721.842| -721.858|    97.25%|   0:00:00.0| 1807.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/D    |
|  -1.097|   -1.097|-718.245| -718.262|    97.25%|   0:00:02.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_35_/D                                           |
|  -1.097|   -1.097|-714.203| -714.220|    97.25%|   0:00:01.0| 1826.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -1.097|   -1.097|-713.783| -713.800|    97.25%|   0:00:01.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
|  -1.097|   -1.097|-710.935| -710.952|    97.25%|   0:00:01.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|  -1.097|   -1.097|-709.268| -709.284|    97.25%|   0:00:01.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_63_/D                                           |
|  -1.097|   -1.097|-706.929| -706.946|    97.25%|   0:00:01.0| 1826.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -1.097|   -1.097|-705.580| -705.596|    97.25%|   0:00:02.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
|  -1.097|   -1.097|-705.557| -705.574|    97.25%|   0:00:02.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_40_/D                                         |
|  -1.097|   -1.097|-705.550| -705.566|    97.25%|   0:00:01.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_25_/D                                           |
|  -1.097|   -1.097|-705.513| -705.530|    97.25%|   0:00:00.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_25_/D                                           |
|  -1.097|   -1.097|-705.293| -705.309|    97.25%|   0:00:01.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_28_/D                                         |
|  -1.097|   -1.097|-703.606| -703.622|    97.25%|   0:00:01.0| 1826.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_3_/D    |
|  -1.097|   -1.097|-703.610| -703.626|    97.25%|   0:00:02.0| 1826.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|  -1.097|   -1.097|-703.610| -703.626|    97.25%|   0:00:00.0| 1826.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:34 real=0:01:33 mem=1826.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:34 real=0:01:33 mem=1826.1M) ***
** GigaOpt Optimizer WNS Slack -1.097 TNS Slack -703.626 Density 97.25
*** Starting refinePlace (0:36:06 mem=1842.1M) ***
Total net bbox length = 4.816e+05 (2.574e+05 2.242e+05) (ext = 1.202e+05)
Density distribution unevenness ratio = 1.393%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1842.1MB
Density distribution unevenness ratio = 1.321%
Move report: Detail placement moves 315 insts, mean move: 1.97 um, max move: 16.20 um
	Max move on inst (FILLER_20048): (573.40, 121.60) --> (573.40, 137.80)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1860.8MB
Summary Report:
Instances move: 64 (out of 19937 movable)
Mean displacement: 2.82 um
Max displacement: 10.80 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4911_0) (459.6, 290.8) -> (468.6, 292.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.818e+05 (2.575e+05 2.242e+05) (ext = 1.202e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1860.8MB
*** Finished refinePlace (0:36:08 mem=1860.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1860.8M)


Density : 0.9725
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=1860.8M) ***
** GigaOpt Optimizer WNS Slack -1.097 TNS Slack -703.606 Density 97.25
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 175 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:37 real=0:01:37 mem=1860.8M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1798 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 41  numPreroutedWires = 6718
[NR-eagl] Read numTotalNets=22003  numIgnoredNets=41
[NR-eagl] There are 117 clock nets ( 117 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21845 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 117 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 175 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.760580e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 117 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.100600e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 21670 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.04% V. EstWL: 3.592458e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[NR-eagl] Layer1(M1)(F) length: 4.600000e+00um, number of vias: 68716
[NR-eagl] Layer2(M2)(V) length: 1.148404e+05um, number of vias: 89199
[NR-eagl] Layer3(M3)(H) length: 1.412442e+05um, number of vias: 10791
[NR-eagl] Layer4(M4)(V) length: 6.328967e+04um, number of vias: 4609
[NR-eagl] Layer5(M5)(H) length: 3.882348e+04um, number of vias: 2719
[NR-eagl] Layer6(M6)(V) length: 2.223387e+04um, number of vias: 1955
[NR-eagl] Layer7(M7)(H) length: 9.241899e+03um, number of vias: 2152
[NR-eagl] Layer8(M8)(V) length: 1.195314e+04um, number of vias: 0
[NR-eagl] Total length: 4.016313e+05um, number of vias: 180141
[NR-eagl] End Peak syMemory usage = 1656.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.27 seconds
Extraction called for design 'core' of instances=153285 and nets=25535 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1652.980M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1762.82 CPU=0:00:02.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 1762.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6   |    97   |     5   |      5  |     0   |     0   |     0   |     0   | -1.12 |          0|          0|          0|  97.25  |            |           |
|     6   |    97   |     5   |      5  |     0   |     0   |     0   |     0   | -1.12 |          0|          0|          0|  97.25  |   0:00:00.0|    1820.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1820.1M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.097 -> -1.123 (bump = 0.026)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
*info: 158 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.123 TNS Slack -728.135 Density 97.25
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.123|   -1.123|-728.135| -728.135|    97.25%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
|  -1.123|   -1.123|-728.135| -728.135|    97.25%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1854.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1854.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1854.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.097 -> -1.123 (bump = 0.026)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -703.506 -> -728.035
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
*info: 158 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.123 TNS Slack -728.135 Density 97.25
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.123|   -1.123|-728.135| -728.135|    97.25%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
|  -1.123|   -1.123|-728.033| -728.033|    97.25%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[106]                           |
|  -1.123|   -1.123|-727.984| -727.984|    97.25%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -1.123|   -1.123|-727.916| -727.916|    97.25%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[85]                            |
|  -1.123|   -1.123|-727.896| -727.896|    97.25%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[85]                            |
|  -1.123|   -1.123|-727.873| -727.873|    97.25%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[70]                            |
|  -1.123|   -1.123|-727.837| -727.837|    97.25%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -1.123|   -1.123|-727.653| -727.653|    97.25%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
|  -1.123|   -1.123|-727.604| -727.604|    97.25%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
|  -1.123|   -1.123|-727.235| -727.235|    97.26%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[107]                           |
|  -1.123|   -1.123|-727.206| -727.206|    97.26%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[107]                           |
|  -1.123|   -1.123|-726.926| -726.926|    97.26%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[46]                            |
|  -1.123|   -1.123|-726.888| -726.888|    97.26%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[46]                            |
|  -1.123|   -1.123|-726.744| -726.744|    97.26%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[58]                            |
|  -1.123|   -1.123|-726.525| -726.525|    97.26%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[112]                           |
|  -1.123|   -1.123|-726.085| -726.085|    97.27%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[116]                           |
|  -1.123|   -1.123|-726.071| -726.071|    97.27%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[116]                           |
|  -1.123|   -1.123|-725.906| -725.906|    97.27%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[22]                            |
|  -1.123|   -1.123|-725.896| -725.896|    97.27%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[68]                            |
|  -1.123|   -1.123|-725.875| -725.875|    97.27%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[68]                            |
|  -1.123|   -1.123|-725.779| -725.779|    97.27%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -1.123|   -1.123|-725.692| -725.692|    97.27%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -1.123|   -1.123|-725.683| -725.683|    97.27%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -1.123|   -1.123|-725.285| -725.285|    97.27%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -1.123|   -1.123|-725.245| -725.245|    97.27%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -1.123|   -1.123|-725.212| -725.212|    97.27%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_13_/D   |
|  -1.123|   -1.123|-725.162| -725.162|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -1.123|   -1.123|-725.108| -725.108|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[81]                            |
|  -1.123|   -1.123|-725.079| -725.079|    97.28%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
|  -1.123|   -1.123|-725.030| -725.030|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
|  -1.123|   -1.123|-724.425| -724.425|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_/D    |
|  -1.123|   -1.123|-723.913| -723.913|    97.28%|   0:00:02.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -1.123|   -1.123|-723.606| -723.606|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -1.123|   -1.123|-723.622| -723.622|    97.28%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_12_/D   |
|  -1.123|   -1.123|-723.560| -723.560|    97.28%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.123|   -1.123|-723.560| -723.560|    97.28%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
|  -1.123|   -1.123|-723.654| -723.654|    97.28%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -1.123|   -1.123|-721.426| -721.426|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -1.123|   -1.123|-721.393| -721.393|    97.28%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D   |
|  -1.123|   -1.123|-721.370| -721.370|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -1.123|   -1.123|-721.234| -721.234|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
|  -1.123|   -1.123|-721.163| -721.163|    97.28%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -1.123|   -1.123|-720.990| -720.990|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
|  -1.123|   -1.123|-720.990| -720.990|    97.28%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
|  -1.123|   -1.123|-717.931| -717.931|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_5_/D    |
|  -1.123|   -1.123|-717.447| -717.447|    97.28%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -1.123|   -1.123|-716.444| -716.444|    97.28%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
|  -1.123|   -1.123|-715.689| -715.689|    97.29%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/D                                         |
|  -1.123|   -1.123|-715.610| -715.610|    97.29%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_46_/D                                         |
|  -1.123|   -1.123|-715.590| -715.590|    97.29%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_46_/D                                         |
|  -1.123|   -1.123|-714.266| -714.266|    97.29%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_44_/D                                         |
|  -1.123|   -1.123|-713.895| -713.895|    97.29%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_44_/D                                         |
|  -1.123|   -1.123|-713.780| -713.780|    97.29%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|  -1.123|   -1.123|-713.632| -713.632|    97.29%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_25_/D                                         |
|  -1.123|   -1.123|-708.459| -708.459|    97.29%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_7_/D                                            |
|  -1.123|   -1.123|-708.443| -708.443|    97.29%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_7_/D                                            |
|  -1.123|   -1.123|-708.425| -708.425|    97.29%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_7_/D                                            |
|  -1.123|   -1.123|-708.409| -708.409|    97.29%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_55_/D                                         |
|  -1.123|   -1.123|-704.227| -704.227|    97.30%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_27_/D                                           |
|  -1.123|   -1.123|-704.023| -704.023|    97.30%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -1.123|   -1.123|-704.004| -704.004|    97.30%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_1_/D                                            |
|  -1.123|   -1.123|-702.070| -702.070|    97.30%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_11_/D                                           |
|  -1.123|   -1.123|-702.046| -702.046|    97.30%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -1.123|   -1.123|-701.217| -701.217|    97.30%|   0:00:00.0| 1854.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
|  -1.123|   -1.123|-701.217| -701.217|    97.30%|   0:00:01.0| 1854.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.6 real=0:00:27.0 mem=1854.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.7 real=0:00:27.0 mem=1854.4M) ***
** GigaOpt Optimizer WNS Slack -1.123 TNS Slack -701.217 Density 97.30
*** Starting refinePlace (0:36:53 mem=1854.4M) ***
Total net bbox length = 4.821e+05 (2.577e+05 2.244e+05) (ext = 1.202e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1854.4MB
Summary Report:
Instances move: 0 (out of 19935 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.821e+05 (2.577e+05 2.244e+05) (ext = 1.202e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1854.4MB
*** Finished refinePlace (0:36:54 mem=1854.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1854.4M)


Density : 0.9730
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1854.4M) ***
** GigaOpt Optimizer WNS Slack -1.123 TNS Slack -701.258 Density 97.30
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:28.9 real=0:00:29.0 mem=1854.4M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.150%; Threshold: 100; Threshold for Hold: 100
Re-routed 9 nets
Extraction called for design 'core' of instances=153283 and nets=25533 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1669.445M)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1745.75 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1745.7M) ***
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
*info: 158 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
*info: 41 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.123 TNS Slack -701.303 Density 97.30
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.123|   -1.123|-701.303| -701.303|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
|  -1.123|   -1.123|-701.303| -701.303|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[69]                            |
|  -1.123|   -1.123|-701.173| -701.173|    97.30%|   0:00:01.0| 1822.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[68]                            |
|  -1.123|   -1.123|-701.173| -701.173|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_/D    |
|  -1.123|   -1.123|-701.173| -701.173|    97.30%|   0:00:01.0| 1822.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -1.123|   -1.123|-701.142| -701.142|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -1.123|   -1.123|-701.142| -701.142|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -1.123|   -1.123|-701.142| -701.142|    97.30%|   0:00:01.0| 1822.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -1.123|   -1.123|-701.094| -701.094|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
|  -1.123|   -1.123|-701.094| -701.094|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_5_/D    |
|  -1.123|   -1.123|-701.094| -701.094|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/D                                           |
|  -1.123|   -1.123|-701.071| -701.071|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
|  -1.123|   -1.123|-701.071| -701.071|    97.30%|   0:00:00.0| 1822.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1822.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1822.1M) ***
** GigaOpt Optimizer WNS Slack -1.123 TNS Slack -701.071 Density 97.30
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1822.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:04:45, real = 0:04:46, mem = 1671.4M, totSessionCpu=0:37:07 **
** Profile ** Start :  cpu=0:00:00.0, mem=1671.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=1671.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1679.5M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1679.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.123  | -1.123  |  0.001  |
|           TNS (ns):|-701.070 |-701.070 |  0.000  |
|    Violating Paths:|  1408   |  1408   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.014   |      2 (2)       |
|   max_tran     |      2 (44)      |   -0.137   |      2 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.688%
       (97.300% with Fillers)
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1679.5M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1396.70MB/1396.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1396.70MB/1396.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1396.70MB/1396.70MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT)
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT): 10%
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT): 20%
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT): 30%
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT): 40%
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT): 50%
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT): 60%
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT): 70%
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT): 80%
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT): 90%

Finished Levelizing
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT)

Starting Activity Propagation
2025-Mar-14 04:32:16 (2025-Mar-14 11:32:16 GMT)
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT): 10%
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT): 20%
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT): 30%

Finished Activity Propagation
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1399.64MB/1399.64MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT)
 ... Calculating switching power
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT): 10%
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT): 20%
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT): 30%
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT): 40%
2025-Mar-14 04:32:17 (2025-Mar-14 11:32:17 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 04:32:18 (2025-Mar-14 11:32:18 GMT): 60%
2025-Mar-14 04:32:19 (2025-Mar-14 11:32:19 GMT): 70%
2025-Mar-14 04:32:19 (2025-Mar-14 11:32:19 GMT): 80%
2025-Mar-14 04:32:20 (2025-Mar-14 11:32:20 GMT): 90%

Finished Calculating power
2025-Mar-14 04:32:20 (2025-Mar-14 11:32:20 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1399.65MB/1399.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1399.65MB/1399.65MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1399.65MB/1399.65MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 04:32:20 (2025-Mar-14 11:32:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.93587807 	   60.5796%
Total Switching Power:      34.02041812 	   38.2110%
Total Leakage Power:         1.07671846 	    1.2093%
Total Power:                89.03301498
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.01       1.688      0.1488       21.85       24.54
Macro                                  0      0.8334       0.178       1.011       1.136
IO                                     0           0           0           0           0
Combinational                      30.55       27.36      0.7267       58.63       65.85
Clock (Combinational)              3.376       4.144     0.02322       7.543       8.472
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              53.94       34.02       1.077       89.03         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.94       34.02       1.077       89.03         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.376       4.144     0.02322       7.543       8.472
-----------------------------------------------------------------------------------------
Total                              3.376       4.144     0.02322       7.543       8.472
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.5557
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U485 (FA1D4): 	 0.0002647
* 		Total Cap: 	1.49258e-10 F
* 		Total instances in design: 153283
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 133305
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1413.05MB/1413.05MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -1.123  TNS Slack -701.071 Density 97.30
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.30%|        -|  -1.123|-701.071|   0:00:00.0| 1834.3M|
|    97.30%|        0|  -1.123|-701.071|   0:00:04.0| 1837.4M|
|    97.30%|        0|  -1.123|-701.071|   0:00:10.0| 1842.4M|
|    97.29%|       22|  -1.123|-700.972|   0:00:05.0| 1846.0M|
|    97.21%|      733|  -1.123|-700.456|   0:00:07.0| 1848.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.123  TNS Slack -700.456 Density 97.21
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:26.9) (real = 0:00:27.0) **
Executing incremental physical updates
*** Starting refinePlace (0:37:40 mem=1813.6M) ***
Total net bbox length = 4.819e+05 (2.576e+05 2.243e+05) (ext = 1.202e+05)
Density distribution unevenness ratio = 1.383%
Density distribution unevenness ratio = 1.311%
Move report: Detail placement moves 25 insts, mean move: 3.60 um, max move: 11.00 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_4624_0): (305.20, 289.00) --> (310.80, 283.60)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1813.6MB
Summary Report:
Instances move: 8 (out of 19908 movable)
Mean displacement: 4.78 um
Max displacement: 11.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_4624_0) (305.2, 289) -> (310.8, 283.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.819e+05 (2.576e+05 2.243e+05) (ext = 1.202e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1813.6MB
*** Finished refinePlace (0:37:42 mem=1813.6M) ***
Checking setup slack degradation ...
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.123|   -1.123|-700.456| -700.456|    97.21%|   0:00:00.0| 1848.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[94]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1848.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1848.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1507.08MB/1507.08MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1507.08MB/1507.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1507.08MB/1507.08MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT)
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT): 10%
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT): 20%
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT): 30%
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT): 40%
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT): 50%
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT): 60%
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT): 70%
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT): 80%
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT): 90%

Finished Levelizing
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT)

Starting Activity Propagation
2025-Mar-14 04:32:55 (2025-Mar-14 11:32:55 GMT)
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT): 10%
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT): 20%
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT): 30%

Finished Activity Propagation
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1507.50MB/1507.50MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT)
 ... Calculating switching power
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT): 10%
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT): 20%
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT): 30%
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT): 40%
2025-Mar-14 04:32:56 (2025-Mar-14 11:32:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 04:32:57 (2025-Mar-14 11:32:57 GMT): 60%
2025-Mar-14 04:32:57 (2025-Mar-14 11:32:57 GMT): 70%
2025-Mar-14 04:32:58 (2025-Mar-14 11:32:58 GMT): 80%
2025-Mar-14 04:32:58 (2025-Mar-14 11:32:58 GMT): 90%

Finished Calculating power
2025-Mar-14 04:32:59 (2025-Mar-14 11:32:59 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1507.50MB/1507.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1507.50MB/1507.50MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1507.50MB/1507.50MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 04:32:59 (2025-Mar-14 11:32:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.71576578 	   60.5937%
Total Switching Power:      33.86180820 	   38.1976%
Total Leakage Power:         1.07148439 	    1.2087%
Total Power:                88.64905868
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.01       1.685      0.1488       21.84       24.64
Macro                                  0      0.8298       0.178       1.008       1.137
IO                                     0           0           0           0           0
Combinational                      30.33        27.2      0.7215       58.25       65.71
Clock (Combinational)              3.376       4.143     0.02322       7.543       8.508
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              53.72       33.86       1.071       88.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.72       33.86       1.071       88.65         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.376       4.143     0.02322       7.543       8.508
-----------------------------------------------------------------------------------------
Total                              3.376       4.143     0.02322       7.543       8.508
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.5523
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U485 (FA1D4): 	 0.0002647
* 		Total Cap: 	1.48731e-10 F
* 		Total instances in design: 153256
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 133305
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1507.50MB/1507.50MB)

*** Finished Leakage Power Optimization (cpu=0:00:38, real=0:00:38, mem=1696.47M, totSessionCpu=0:37:52).
Extraction called for design 'core' of instances=153256 and nets=25506 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1677.988M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1773.82 CPU=0:00:02.6 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 1773.8M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1437.66MB/1437.66MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1437.66MB/1437.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1437.66MB/1437.66MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-14 04:33:04 (2025-Mar-14 11:33:04 GMT)
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT): 10%
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT): 20%
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT): 30%

Finished Activity Propagation
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1438.08MB/1438.08MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT)
 ... Calculating switching power
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT): 10%
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT): 20%
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT): 30%
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT): 40%
2025-Mar-14 04:33:05 (2025-Mar-14 11:33:05 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 04:33:06 (2025-Mar-14 11:33:06 GMT): 60%
2025-Mar-14 04:33:06 (2025-Mar-14 11:33:06 GMT): 70%
2025-Mar-14 04:33:07 (2025-Mar-14 11:33:07 GMT): 80%
2025-Mar-14 04:33:07 (2025-Mar-14 11:33:07 GMT): 90%

Finished Calculating power
2025-Mar-14 04:33:08 (2025-Mar-14 11:33:08 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1438.08MB/1438.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1438.08MB/1438.08MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1438.08MB/1438.08MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 04:33:08 (2025-Mar-14 11:33:08 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.71577277 	   60.5937%
Total Switching Power:      33.86180820 	   38.1976%
Total Leakage Power:         1.07148439 	    1.2087%
Total Power:                88.64906567
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.01       1.685      0.1488       21.84       24.64
Macro                                  0      0.8298       0.178       1.008       1.137
IO                                     0           0           0           0           0
Combinational                      30.33        27.2      0.7215       58.25       65.71
Clock (Combinational)              3.376       4.143     0.02322       7.543       8.508
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              53.72       33.86       1.071       88.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.72       33.86       1.071       88.65         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.376       4.143     0.02322       7.543       8.508
-----------------------------------------------------------------------------------------
Total                              3.376       4.143     0.02322       7.543       8.508
-----------------------------------------------------------------------------------------
Total leakage power = 1.07148 mW
Cell usage statistics:  
Library tcbn65gpluswc , 153253 cells ( 100.000000%) , 1.07148 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1443.20MB/1443.20MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:39, real = 0:05:39, mem = 1697.5M, totSessionCpu=0:38:01 **
** Profile ** Start :  cpu=0:00:00.0, mem=1697.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1697.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1707.5M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1699.5M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1699.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.123  | -1.123  |  0.002  |
|           TNS (ns):|-700.298 |-700.298 |  0.000  |
|    Violating Paths:|  1410   |  1410   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.014   |      2 (2)       |
|   max_tran     |      2 (44)      |   -0.134   |      2 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.603%
       (97.215% with Fillers)
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1699.5M
**optDesign ... cpu = 0:05:41, real = 0:05:41, mem = 1697.5M, totSessionCpu=0:38:02 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          8  The version of the capacitance table fil...
WARNING   IMPESI-3014       2052  The RC network is incomplete for net %s....
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-665         244  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 2319 warning(s), 1 error(s)

**ccopt_design ... cpu = 0:07:07, real = 0:07:06, mem = 1627.4M, totSessionCpu=0:38:02 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**WARN: (IMPOPT-576):	244 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	mem_in[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[60] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[57] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[56] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[53] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[52] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[50] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[49] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[48] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[46] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[45] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[44] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1633.4M, totSessionCpu=0:38:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1633.4M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 542
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 542
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:38:05 mem=1633.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[62]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[61]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[57]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[53]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[45]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27):	Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
End delay calculation. (MEM=0 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:00:08.2 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:00:08.2 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [20561 node(s), 30473 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.2 real=0:00:06.0 totSessionCpu=0:00:09.2 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:38:11 mem=1633.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1633.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1641.5M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1641.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1641.5M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1641.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.123  | -1.123  |  0.002  |
|           TNS (ns):|-700.298 |-700.298 |  0.000  |
|    Violating Paths:|  1410   |  1410   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.408  | -0.408  |  0.000  |
|           TNS (ns):| -45.533 | -45.533 |  0.000  |
|    Violating Paths:|   235   |   235   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.014   |      2 (2)       |
|   max_tran     |      2 (44)      |   -0.134   |      2 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.603%
       (97.215% with Fillers)
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1633.5M, totSessionCpu=0:38:13 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 41 nets with fixed/cover wires excluded.
Info: 158 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:38:14 mem=1863.2M density=97.215% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4083
      TNS :     -45.5331
      #VP :          235
  Density :      97.215%
------------------------------------------------------------------------------------------
 cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:38:14 mem=1863.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4083
      TNS :     -45.5331
      #VP :          235
  Density :      97.215%
------------------------------------------------------------------------------------------
 cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:38:14 mem=1863.2M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:38:15 mem=1863.2M density=97.215% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3335 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:38:15 mem=1863.2M density=97.215%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1689.5M, totSessionCpu=0:38:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=1689.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1689.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[62]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[61]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[57]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[53]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[45]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27):	Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
End delay calculation. (MEM=0 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:00:13.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-8:0-1.-7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:04.2, mem=1699.5M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1691.5M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1691.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.123  | -1.123  |  0.002  |
|           TNS (ns):|-700.298 |-700.298 |  0.000  |
|    Violating Paths:|  1410   |  1410   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.408  | -0.408  |  0.000  |
|           TNS (ns):| -45.533 | -45.533 |  0.000  |
|    Violating Paths:|   235   |   235   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.014   |      2 (2)       |
|   max_tran     |      2 (44)      |   -0.134   |      2 (44)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.603%
       (97.215% with Fillers)
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1691.5M
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1689.5M, totSessionCpu=0:38:20 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.26302 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1689.5M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.37 (MB), peak = 1555.89 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1631.7M, init mem=1631.7M)
*info: Placed = 153256         (Fixed = 43)
*info: Unplaced = 0           
Placement Density:97.21%(227163/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1631.7M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (41) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1631.7M) ***
#Start route 158 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 14 04:37:37 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_ connects to NET mac_array_instance/CTS_26 at location ( 354.300 349.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_ connects to NET mac_array_instance/CTS_26 at location ( 352.300 345.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ connects to NET mac_array_instance/CTS_26 at location ( 348.500 343.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_ connects to NET mac_array_instance/CTS_26 at location ( 344.900 342.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ connects to NET mac_array_instance/CTS_26 at location ( 350.300 336.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_ connects to NET mac_array_instance/CTS_26 at location ( 348.900 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_ connects to NET mac_array_instance/CTS_26 at location ( 363.700 331.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_ connects to NET mac_array_instance/CTS_26 at location ( 361.700 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_ connects to NET mac_array_instance/CTS_26 at location ( 357.900 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ connects to NET mac_array_instance/CTS_26 at location ( 357.900 336.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_ connects to NET mac_array_instance/CTS_26 at location ( 361.300 342.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_ connects to NET mac_array_instance/CTS_26 at location ( 356.700 342.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_ connects to NET mac_array_instance/CTS_26 at location ( 359.100 331.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_ connects to NET mac_array_instance/CTS_26 at location ( 387.300 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ connects to NET mac_array_instance/CTS_26 at location ( 387.500 331.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_ connects to NET mac_array_instance/CTS_26 at location ( 394.500 322.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_ connects to NET mac_array_instance/CTS_26 at location ( 392.500 320.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_ connects to NET mac_array_instance/CTS_26 at location ( 392.300 320.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_ connects to NET mac_array_instance/CTS_26 at location ( 388.300 320.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_ connects to NET mac_array_instance/CTS_26 at location ( 393.500 313.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_99 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_95 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_93 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_88 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_85 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_84 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_82 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 25504 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1375.16 (MB), peak = 1555.89 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 314.875 111.890 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 319.675 109.710 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 319.475 104.690 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 316.275 113.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 308.475 104.690 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 305.875 97.490 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 305.875 95.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 308.475 102.510 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 305.875 93.890 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 308.475 101.090 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 313.675 104.690 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 315.475 106.110 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 316.675 98.910 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 313.675 102.510 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 311.475 98.910 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 314.675 101.090 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 313.275 95.310 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 311.475 93.890 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 311.075 97.490 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 316.275 97.490 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#36 routed nets are extracted.
#    36 (0.14%) extracted nets are partially routed.
#5 routed nets are imported.
#117 (0.46%) nets are without wires.
#25348 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 25506.
#
#Number of eco nets is 36
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 04:37:44 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 04:37:45 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.07%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.57%
#
#  158 nets (0.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1380.33 (MB), peak = 1555.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.91 (MB), peak = 1555.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1424.11 (MB), peak = 1555.89 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.57 (MB), peak = 1555.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3532 (skipped).
#Total number of nets with skipped attribute = 21816 (skipped).
#Total number of routable nets = 158.
#Total number of nets in the design = 25506.
#
#153 routable nets have only global wires.
#5 routable nets have only detail routed wires.
#21816 skipped nets have only detail routed wires.
#153 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                153               0  
#------------------------------------------------
#        Total                153               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                158                157           21659  
#-------------------------------------------------------------------
#        Total                158                157           21659  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 16928 um.
#Total half perimeter of net bounding box = 7609 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 313 um.
#Total wire length on LAYER M3 = 9125 um.
#Total wire length on LAYER M4 = 7410 um.
#Total wire length on LAYER M5 = 79 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7066
#Total number of multi-cut vias = 23 (  0.3%)
#Total number of single cut vias = 7043 ( 99.7%)
#Up-Via Summary (total 7066):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2403 ( 99.1%)        23 (  0.9%)       2426
#  Metal 2        2193 (100.0%)         0 (  0.0%)       2193
#  Metal 3        2399 (100.0%)         0 (  0.0%)       2399
#  Metal 4          48 (100.0%)         0 (  0.0%)         48
#-----------------------------------------------------------
#                 7043 ( 99.7%)        23 (  0.3%)       7066 
#
#Total number of involved priority nets 153
#Maximum src to sink distance for priority net 277.5
#Average of max src_to_sink distance for priority net 43.1
#Average of ave src_to_sink distance for priority net 30.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1425.12 (MB), peak = 1555.89 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1385.02 (MB), peak = 1555.89 (MB)
#Start Track Assignment.
#Done with 672 horizontal wires in 2 hboxes and 457 vertical wires in 2 hboxes.
#Done with 14 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 17526 um.
#Total half perimeter of net bounding box = 7609 um.
#Total wire length on LAYER M1 = 568 um.
#Total wire length on LAYER M2 = 313 um.
#Total wire length on LAYER M3 = 9132 um.
#Total wire length on LAYER M4 = 7421 um.
#Total wire length on LAYER M5 = 91 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6858
#Total number of multi-cut vias = 23 (  0.3%)
#Total number of single cut vias = 6835 ( 99.7%)
#Up-Via Summary (total 6858):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2304 ( 99.0%)        23 (  1.0%)       2327
#  Metal 2        2093 (100.0%)         0 (  0.0%)       2093
#  Metal 3        2392 (100.0%)         0 (  0.0%)       2392
#  Metal 4          46 (100.0%)         0 (  0.0%)         46
#-----------------------------------------------------------
#                 6835 ( 99.7%)        23 (  0.3%)       6858 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1402.49 (MB), peak = 1555.89 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 38.22 (MB)
#Total memory = 1402.49 (MB)
#Peak memory = 1555.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.4% of the total area was rechecked for DRC, and 24.6% required routing.
#    number of violations = 0
#109261 out of 153256 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1445.12 (MB), peak = 1555.89 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.91 (MB), peak = 1555.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 15401 um.
#Total half perimeter of net bounding box = 7609 um.
#Total wire length on LAYER M1 = 16 um.
#Total wire length on LAYER M2 = 2173 um.
#Total wire length on LAYER M3 = 7975 um.
#Total wire length on LAYER M4 = 5237 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 5914
#Total number of multi-cut vias = 151 (  2.6%)
#Total number of single cut vias = 5763 ( 97.4%)
#Up-Via Summary (total 5914):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2320 ( 93.9%)       151 (  6.1%)       2471
#  Metal 2        2095 (100.0%)         0 (  0.0%)       2095
#  Metal 3        1348 (100.0%)         0 (  0.0%)       1348
#-----------------------------------------------------------
#                 5763 ( 97.4%)       151 (  2.6%)       5914 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = -4.57 (MB)
#Total memory = 1397.92 (MB)
#Peak memory = 1555.89 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = -4.57 (MB)
#Total memory = 1397.92 (MB)
#Peak memory = 1555.89 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = -21.03 (MB)
#Total memory = 1343.52 (MB)
#Peak memory = 1555.89 (MB)
#Number of warnings = 81
#Total number of warnings = 152
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 04:38:18 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 14 04:38:18 2025
#
#Generating timing data, please wait...
#22026 total nets, 158 already routed, 158 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[62]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[61]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[60]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[59]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[58]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[57]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[56]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[55]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[54]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[53]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[52]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[51]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[50]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[49]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[48]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[47]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[46]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[45]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27):	Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
End delay calculation. (MEM=1730.54 CPU=0:00:02.6 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1305.06 (MB), peak = 1555.89 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_26302.tif.gz ...
#Read in timing information for 270 ports, 19951 instances from timing file .timing_file_26302.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 25504 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#157/21974 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1299.65 (MB), peak = 1555.89 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 04:38:28 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 04:38:29 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.07%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.57%
#
#  158 nets (0.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1304.54 (MB), peak = 1555.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.94 (MB), peak = 1555.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1399.25 (MB), peak = 1555.89 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1404.84 (MB), peak = 1555.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3532 (skipped).
#Total number of routable nets = 21974.
#Total number of nets in the design = 25506.
#
#21816 routable nets have only global wires.
#158 routable nets have only detail routed wires.
#157 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#158 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                157           21659  
#------------------------------------------------
#        Total                157           21659  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                158                157           21659  
#-------------------------------------------------------------------
#        Total                158                157           21659  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     14(0.05%)     44(0.16%)   (0.21%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     14(0.01%)     44(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 381041 um.
#Total half perimeter of net bounding box = 386268 um.
#Total wire length on LAYER M1 = 1237 um.
#Total wire length on LAYER M2 = 104909 um.
#Total wire length on LAYER M3 = 135908 um.
#Total wire length on LAYER M4 = 72081 um.
#Total wire length on LAYER M5 = 35586 um.
#Total wire length on LAYER M6 = 14720 um.
#Total wire length on LAYER M7 = 7689 um.
#Total wire length on LAYER M8 = 8913 um.
#Total number of vias = 126155
#Total number of multi-cut vias = 151 (  0.1%)
#Total number of single cut vias = 126004 ( 99.9%)
#Up-Via Summary (total 126155):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65217 ( 99.8%)       151 (  0.2%)      65368
#  Metal 2       44058 (100.0%)         0 (  0.0%)      44058
#  Metal 3        8462 (100.0%)         0 (  0.0%)       8462
#  Metal 4        3527 (100.0%)         0 (  0.0%)       3527
#  Metal 5        1990 (100.0%)         0 (  0.0%)       1990
#  Metal 6        1567 (100.0%)         0 (  0.0%)       1567
#  Metal 7        1183 (100.0%)         0 (  0.0%)       1183
#-----------------------------------------------------------
#               126004 ( 99.9%)       151 (  0.1%)     126155 
#
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1404.95 (MB), peak = 1555.89 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.07 (MB), peak = 1555.89 (MB)
#Start Track Assignment.
#Done with 28760 horizontal wires in 2 hboxes and 26078 vertical wires in 2 hboxes.
#Done with 6107 horizontal wires in 2 hboxes and 4867 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 401938 um.
#Total half perimeter of net bounding box = 386268 um.
#Total wire length on LAYER M1 = 16012 um.
#Total wire length on LAYER M2 = 104037 um.
#Total wire length on LAYER M3 = 141703 um.
#Total wire length on LAYER M4 = 72563 um.
#Total wire length on LAYER M5 = 36012 um.
#Total wire length on LAYER M6 = 14806 um.
#Total wire length on LAYER M7 = 7821 um.
#Total wire length on LAYER M8 = 8983 um.
#Total number of vias = 126155
#Total number of multi-cut vias = 151 (  0.1%)
#Total number of single cut vias = 126004 ( 99.9%)
#Up-Via Summary (total 126155):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65217 ( 99.8%)       151 (  0.2%)      65368
#  Metal 2       44058 (100.0%)         0 (  0.0%)      44058
#  Metal 3        8462 (100.0%)         0 (  0.0%)       8462
#  Metal 4        3527 (100.0%)         0 (  0.0%)       3527
#  Metal 5        1990 (100.0%)         0 (  0.0%)       1990
#  Metal 6        1567 (100.0%)         0 (  0.0%)       1567
#  Metal 7        1183 (100.0%)         0 (  0.0%)       1183
#-----------------------------------------------------------
#               126004 ( 99.9%)       151 (  0.1%)     126155 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1356.20 (MB), peak = 1555.89 (MB)
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 64.75 (MB)
#Total memory = 1356.20 (MB)
#Peak memory = 1555.89 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 744
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          200       30      123       17       20        0       19      409
#	M2          215       35       60        4        7        9        0      330
#	M3            5        0        0        0        0        0        0        5
#	Totals      420       65      183       21       27        9       19      744
#cpu time = 00:03:00, elapsed time = 00:03:00, memory = 1383.05 (MB), peak = 1555.89 (MB)
#start 1st optimization iteration ...
#    number of violations = 736
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          148       21      111        8       15        0       13      316
#	M2          206       54       83       20       15       23        0      401
#	M3           11        2        5        0        0        1        0       19
#	Totals      365       77      199       28       30       24       13      736
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1366.82 (MB), peak = 1555.89 (MB)
#start 2nd optimization iteration ...
#    number of violations = 649
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          114       14      111        5       11        0       12      267
#	M2          197       52       85       15        9       16        0      374
#	M3            5        2        1        0        0        0        0        8
#	Totals      316       68      197       20       20       16       12      649
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1368.51 (MB), peak = 1555.89 (MB)
#start 3rd optimization iteration ...
#    number of violations = 487
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           93        7       86        7       16        0       12      221
#	M2          138       22       59       12       11       13        0      255
#	M3            3        1        7        0        0        0        0       11
#	Totals      234       30      152       19       27       13       12      487
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1365.53 (MB), peak = 1555.89 (MB)
#start 4th optimization iteration ...
#    number of violations = 430
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           88        5       75        5       12        0       14      199
#	M2          134       23       41        5       12       10        0      225
#	M3            3        3        0        0        0        0        0        6
#	Totals      225       31      116       10       24       10       14      430
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1371.48 (MB), peak = 1555.89 (MB)
#start 5th optimization iteration ...
#    number of violations = 444
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           86        4       83        9       12        0        9      203
#	M2          138       30       49        0       11        7        0      235
#	M3            2        1        3        0        0        0        0        6
#	Totals      226       35      135        9       23        7        9      444
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1374.00 (MB), peak = 1555.89 (MB)
#start 6th optimization iteration ...
#    number of violations = 510
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          106        3      103       12       18        0        8      250
#	M2          132       25       72        0       11       13        3      256
#	M3            2        1        1        0        0        0        0        4
#	Totals      240       29      176       12       29       13       11      510
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1388.65 (MB), peak = 1555.89 (MB)
#start 7th optimization iteration ...
#    number of violations = 509
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          107        2      103       12       14        0        8      246
#	M2          137       31       67        0        9       13        2      259
#	M3            2        1        1        0        0        0        0        4
#	Totals      246       34      171       12       23       13       10      509
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1385.34 (MB), peak = 1555.89 (MB)
#start 8th optimization iteration ...
#    number of violations = 498
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          105        2      102       12       12        0        8      241
#	M2          137       32       59        0       10       11        4      253
#	M3            2        2        0        0        0        0        0        4
#	Totals      244       36      161       12       22       11       12      498
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1391.77 (MB), peak = 1555.89 (MB)
#start 9th optimization iteration ...
#    number of violations = 500
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          109        3      107       11       15        0        8      253
#	M2          130       30       47        0       14       14        2      237
#	M3            5        3        1        0        0        1        0       10
#	Totals      244       36      155       11       29       15       10      500
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1388.09 (MB), peak = 1555.89 (MB)
#start 10th optimization iteration ...
#    number of violations = 499
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          108        2      104       12       13        0        9      248
#	M2          137       32       54        0       10       10        4      247
#	M3            0        1        3        0        0        0        0        4
#	Totals      245       35      161       12       23       10       13      499
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1391.43 (MB), peak = 1555.89 (MB)
#start 11th optimization iteration ...
#    number of violations = 516
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          103        3      114       12       11        0        8      251
#	M2          136       34       58        0       12       12        3      255
#	M3            5        5        0        0        0        0        0       10
#	Totals      244       42      172       12       23       12       11      516
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1408.84 (MB), peak = 1555.89 (MB)
#start 12th optimization iteration ...
#    number of violations = 488
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          102        2       98       12       12        0        9      235
#	M2          135       33       47        0       10       14        8      247
#	M3            1        4        1        0        0        0        0        6
#	Totals      238       39      146       12       22       14       17      488
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1416.22 (MB), peak = 1555.89 (MB)
#start 13th optimization iteration ...
#    number of violations = 499
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1          100        3      101       12       12        0        8      236
#	M2          136       30       59        0        9       13        9      256
#	M3            3        3        1        0        0        0        0        7
#	Totals      239       36      161       12       21       13       17      499
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1405.55 (MB), peak = 1555.89 (MB)
#start 14th optimization iteration ...
#    number of violations = 476
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           99        1      100       12       12        0        9      233
#	M2          128       30       51        0        9       15        2      235
#	M3            2        4        2        0        0        0        0        8
#	Totals      229       35      153       12       21       15       11      476
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1417.05 (MB), peak = 1555.89 (MB)
#start 15th optimization iteration ...
#    number of violations = 386
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           62        2       64        6        4        0        2      140
#	M2           90       11      106        0        7       15        4      233
#	M3            8        2        3        0        0        0        0       13
#	Totals      160       15      173        6       11       15        6      386
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1429.65 (MB), peak = 1555.89 (MB)
#start 16th optimization iteration ...
#    number of violations = 393
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           53        3       57        0        4        1        0      118
#	M2          105       13       91       12        0        6       34      261
#	M3            7        4        3        0        0        0        0       14
#	Totals      165       20      151       12        4        7       34      393
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1483.74 (MB), peak = 1555.89 (MB)
#start 17th optimization iteration ...
#    number of violations = 359
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           39        1       39        0        5        1        0       85
#	M2           94        9      127        7        0        8       16      261
#	M3            6        1        6        0        0        0        0       13
#	Totals      139       11      172        7        5        9       16      359
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1473.13 (MB), peak = 1555.89 (MB)
#start 18th optimization iteration ...
#    number of violations = 331
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           31        1       51        1        3        0        0       87
#	M2           79        7       99       10        0        8       32      235
#	M3            5        2        2        0        0        0        0        9
#	Totals      115       10      152       11        3        8       32      331
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1478.12 (MB), peak = 1555.89 (MB)
#start 19th optimization iteration ...
#    number of violations = 365
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           33        1       39        1        1        0        6       81
#	M2           94        9      130       18        5       17        1      274
#	M3            6        1        3        0        0        0        0       10
#	Totals      133       11      172       19        6       17        7      365
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1474.76 (MB), peak = 1555.89 (MB)
#start 20th optimization iteration ...
#    number of violations = 344
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           36        1       39        1        5        0        0       82
#	M2           82        9      114       16        0       30        6      257
#	M3            3        1        1        0        0        0        0        5
#	Totals      121       11      154       17        5       30        6      344
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1477.66 (MB), peak = 1555.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 407733 um.
#Total half perimeter of net bounding box = 386268 um.
#Total wire length on LAYER M1 = 1746 um.
#Total wire length on LAYER M2 = 111175 um.
#Total wire length on LAYER M3 = 140657 um.
#Total wire length on LAYER M4 = 88159 um.
#Total wire length on LAYER M5 = 37581 um.
#Total wire length on LAYER M6 = 16104 um.
#Total wire length on LAYER M7 = 5048 um.
#Total wire length on LAYER M8 = 7263 um.
#Total number of vias = 140967
#Total number of multi-cut vias = 1254 (  0.9%)
#Total number of single cut vias = 139713 ( 99.1%)
#Up-Via Summary (total 140967):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       67410 ( 98.9%)       768 (  1.1%)      68178
#  Metal 2       55573 (100.0%)         0 (  0.0%)      55573
#  Metal 3       12120 (100.0%)         0 (  0.0%)      12120
#  Metal 4        3062 (100.0%)         0 (  0.0%)       3062
#  Metal 5         555 ( 53.3%)       486 ( 46.7%)       1041
#  Metal 6         561 (100.0%)         0 (  0.0%)        561
#  Metal 7         432 (100.0%)         0 (  0.0%)        432
#-----------------------------------------------------------
#               139713 ( 99.1%)      1254 (  0.9%)     140967 
#
#Total number of DRC violations = 344
#Total number of violations on LAYER M1 = 82
#Total number of violations on LAYER M2 = 257
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:06:41
#Elapsed time = 00:06:41
#Increased memory = -10.38 (MB)
#Total memory = 1345.83 (MB)
#Peak memory = 1555.89 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 272
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           30        1       28        1        5        1        0       66
#	M2           73        5       81       12        0        5       19      195
#	M3            7        3        1        0        0        0        0       11
#	Totals      110        9      110       13        5        6       19      272
#cpu time = 00:01:29, elapsed time = 00:01:29, memory = 1347.22 (MB), peak = 1555.89 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 221
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           24        1       25        2        1        0        4       57
#	M2           60        3       63       14        5       12        0      157
#	M3            3        2        2        0        0        0        0        7
#	Totals       87        6       90       16        6       12        4      221
#cpu time = 00:01:21, elapsed time = 00:01:21, memory = 1339.73 (MB), peak = 1555.89 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 221
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           24        1       25        2        1        0        4       57
#	M2           60        3       63       14        5       12        0      157
#	M3            3        2        2        0        0        0        0        7
#	Totals       87        6       90       16        6       12        4      221
#cpu time = 00:01:30, elapsed time = 00:01:30, memory = 1337.73 (MB), peak = 1555.89 (MB)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 215
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           26        0       19        1        6        0        0       52
#	M2           59        4       76        6        0        3       12      160
#	M3            1        1        1        0        0        0        0        3
#	Totals       86        5       96        7        6        3       12      215
#cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1333.84 (MB), peak = 1555.89 (MB)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 193
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           21        0       22        0        3        2        0       48
#	M2           62        5       47       15        0        4       10      143
#	M3            1        0        1        0        0        0        0        2
#	Totals       84        5       70       15        3        6       10      193
#cpu time = 00:01:17, elapsed time = 00:01:17, memory = 1334.64 (MB), peak = 1555.89 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:06:56
#Elapsed time = 00:06:56
#Increased memory = -11.19 (MB)
#Total memory = 1334.64 (MB)
#Peak memory = 1555.89 (MB)
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 407732 um.
#Total half perimeter of net bounding box = 386268 um.
#Total wire length on LAYER M1 = 1744 um.
#Total wire length on LAYER M2 = 111175 um.
#Total wire length on LAYER M3 = 140651 um.
#Total wire length on LAYER M4 = 88099 um.
#Total wire length on LAYER M5 = 37591 um.
#Total wire length on LAYER M6 = 16161 um.
#Total wire length on LAYER M7 = 5048 um.
#Total wire length on LAYER M8 = 7263 um.
#Total number of vias = 140956
#Total number of multi-cut vias = 1256 (  0.9%)
#Total number of single cut vias = 139700 ( 99.1%)
#Up-Via Summary (total 140956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       67409 ( 98.9%)       770 (  1.1%)      68179
#  Metal 2       55565 (100.0%)         0 (  0.0%)      55565
#  Metal 3       12113 (100.0%)         0 (  0.0%)      12113
#  Metal 4        3064 (100.0%)         0 (  0.0%)       3064
#  Metal 5         556 ( 53.4%)       486 ( 46.6%)       1042
#  Metal 6         561 (100.0%)         0 (  0.0%)        561
#  Metal 7         432 (100.0%)         0 (  0.0%)        432
#-----------------------------------------------------------
#               139700 ( 99.1%)      1256 (  0.9%)     140956 
#
#Total number of DRC violations = 193
#Total number of violations on LAYER M1 = 48
#Total number of violations on LAYER M2 = 143
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           21        0       22        0        3        2        0       48
#	M2           62        5       47       15        0        4       10      143
#	M3            1        0        1        0        0        0        0        2
#	Totals       84        5       70       15        3        6       10      193
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1336.55 (MB), peak = 1555.89 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 407732 um.
#Total half perimeter of net bounding box = 386268 um.
#Total wire length on LAYER M1 = 1744 um.
#Total wire length on LAYER M2 = 111175 um.
#Total wire length on LAYER M3 = 140651 um.
#Total wire length on LAYER M4 = 88099 um.
#Total wire length on LAYER M5 = 37591 um.
#Total wire length on LAYER M6 = 16161 um.
#Total wire length on LAYER M7 = 5048 um.
#Total wire length on LAYER M8 = 7263 um.
#Total number of vias = 140956
#Total number of multi-cut vias = 1256 (  0.9%)
#Total number of single cut vias = 139700 ( 99.1%)
#Up-Via Summary (total 140956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       67409 ( 98.9%)       770 (  1.1%)      68179
#  Metal 2       55565 (100.0%)         0 (  0.0%)      55565
#  Metal 3       12113 (100.0%)         0 (  0.0%)      12113
#  Metal 4        3064 (100.0%)         0 (  0.0%)       3064
#  Metal 5         556 ( 53.4%)       486 ( 46.6%)       1042
#  Metal 6         561 (100.0%)         0 (  0.0%)        561
#  Metal 7         432 (100.0%)         0 (  0.0%)        432
#-----------------------------------------------------------
#               139700 ( 99.1%)      1256 (  0.9%)     140956 
#
#Total number of DRC violations = 193
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 48
#Total number of violations on LAYER M2 = 143
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 14 04:52:30 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.56 (MB), peak = 1555.89 (MB)
#
#Start Post Route Wire Spread.
#Done with 4584 horizontal wires in 4 hboxes and 3547 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 410999 um.
#Total half perimeter of net bounding box = 386268 um.
#Total wire length on LAYER M1 = 1752 um.
#Total wire length on LAYER M2 = 111720 um.
#Total wire length on LAYER M3 = 142180 um.
#Total wire length on LAYER M4 = 88994 um.
#Total wire length on LAYER M5 = 37782 um.
#Total wire length on LAYER M6 = 16181 um.
#Total wire length on LAYER M7 = 5080 um.
#Total wire length on LAYER M8 = 7310 um.
#Total number of vias = 140956
#Total number of multi-cut vias = 1256 (  0.9%)
#Total number of single cut vias = 139700 ( 99.1%)
#Up-Via Summary (total 140956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       67409 ( 98.9%)       770 (  1.1%)      68179
#  Metal 2       55565 (100.0%)         0 (  0.0%)      55565
#  Metal 3       12113 (100.0%)         0 (  0.0%)      12113
#  Metal 4        3064 (100.0%)         0 (  0.0%)       3064
#  Metal 5         556 ( 53.4%)       486 ( 46.6%)       1042
#  Metal 6         561 (100.0%)         0 (  0.0%)        561
#  Metal 7         432 (100.0%)         0 (  0.0%)        432
#-----------------------------------------------------------
#               139700 ( 99.1%)      1256 (  0.9%)     140956 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1374.36 (MB), peak = 1555.89 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 410999 um.
#Total half perimeter of net bounding box = 386268 um.
#Total wire length on LAYER M1 = 1752 um.
#Total wire length on LAYER M2 = 111720 um.
#Total wire length on LAYER M3 = 142180 um.
#Total wire length on LAYER M4 = 88994 um.
#Total wire length on LAYER M5 = 37782 um.
#Total wire length on LAYER M6 = 16181 um.
#Total wire length on LAYER M7 = 5080 um.
#Total wire length on LAYER M8 = 7310 um.
#Total number of vias = 140956
#Total number of multi-cut vias = 1256 (  0.9%)
#Total number of single cut vias = 139700 ( 99.1%)
#Up-Via Summary (total 140956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       67409 ( 98.9%)       770 (  1.1%)      68179
#  Metal 2       55565 (100.0%)         0 (  0.0%)      55565
#  Metal 3       12113 (100.0%)         0 (  0.0%)      12113
#  Metal 4        3064 (100.0%)         0 (  0.0%)       3064
#  Metal 5         556 ( 53.4%)       486 ( 46.6%)       1042
#  Metal 6         561 (100.0%)         0 (  0.0%)        561
#  Metal 7         432 (100.0%)         0 (  0.0%)        432
#-----------------------------------------------------------
#               139700 ( 99.1%)      1256 (  0.9%)     140956 
#
#
#Start DRC checking..
#    number of violations = 196
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           20        0       24        0        3        2        0       49
#	M2           64        5       47       15        0        4       10      145
#	M3            1        0        1        0        0        0        0        2
#	Totals       85        5       72       15        3        6       10      196
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1392.76 (MB), peak = 1555.89 (MB)
#CELL_VIEW core,init has 196 DRC violations
#Total number of DRC violations = 196
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 49
#Total number of violations on LAYER M2 = 145
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 3 DRCs
#
#Start Post Route via swapping..
#    number of violations = 196
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           20        0       24        0        3        2        0       49
#	M2           64        5       47       15        0        4       10      145
#	M3            1        0        1        0        0        0        0        2
#	Totals       85        5       72       15        3        6       10      196
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1341.36 (MB), peak = 1555.89 (MB)
#    number of violations = 195
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           21        0       22        0        4        3        0       50
#	M2           61        5       48       15        0        4       10      143
#	M3            1        0        1        0        0        0        0        2
#	Totals       83        5       71       15        4        7       10      195
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1341.62 (MB), peak = 1555.89 (MB)
#CELL_VIEW core,init has 195 DRC violations
#Total number of DRC violations = 195
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 50
#Total number of violations on LAYER M2 = 143
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 158
#Total wire length = 410999 um.
#Total half perimeter of net bounding box = 386268 um.
#Total wire length on LAYER M1 = 1752 um.
#Total wire length on LAYER M2 = 111720 um.
#Total wire length on LAYER M3 = 142180 um.
#Total wire length on LAYER M4 = 88994 um.
#Total wire length on LAYER M5 = 37782 um.
#Total wire length on LAYER M6 = 16181 um.
#Total wire length on LAYER M7 = 5080 um.
#Total wire length on LAYER M8 = 7310 um.
#Total number of vias = 140956
#Total number of multi-cut vias = 97380 ( 69.1%)
#Total number of single cut vias = 43576 ( 30.9%)
#Up-Via Summary (total 140956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42847 ( 62.8%)     25332 ( 37.2%)      68179
#  Metal 2         694 (  1.2%)     54871 ( 98.8%)      55565
#  Metal 3          30 (  0.2%)     12083 ( 99.8%)      12113
#  Metal 4           1 (  0.0%)      3063 (100.0%)       3064
#  Metal 5           0 (  0.0%)      1042 (100.0%)       1042
#  Metal 6           2 (  0.4%)       559 ( 99.6%)        561
#  Metal 7           2 (  0.5%)       430 ( 99.5%)        432
#-----------------------------------------------------------
#                43576 ( 30.9%)     97380 ( 69.1%)     140956 
#
#detailRoute Statistics:
#Cpu time = 00:14:19
#Elapsed time = 00:14:19
#Increased memory = -16.31 (MB)
#Total memory = 1339.89 (MB)
#Peak memory = 1555.89 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:14:53
#Elapsed time = 00:14:52
#Increased memory = -54.66 (MB)
#Total memory = 1288.86 (MB)
#Peak memory = 1555.89 (MB)
#Number of warnings = 0
#Total number of warnings = 152
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 04:53:10 2025
#
#routeDesign: cpu time = 00:15:34, elapsed time = 00:15:34, memory = 1288.86 (MB), peak = 1555.89 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPESI-3014        172  The RC network is incomplete for net %s....
*** Message Summary: 174 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=153256 and nets=25506 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/core_26302_41vvEm.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1639.5M)
Extracted 10.001% (CPU Time= 0:00:00.6  MEM= 1712.4M)
Extracted 20.0008% (CPU Time= 0:00:00.7  MEM= 1712.4M)
Extracted 30.0007% (CPU Time= 0:00:00.8  MEM= 1712.4M)
Extracted 40.0006% (CPU Time= 0:00:01.0  MEM= 1712.4M)
Extracted 50.0011% (CPU Time= 0:00:01.2  MEM= 1716.4M)
Extracted 60.001% (CPU Time= 0:00:01.6  MEM= 1716.4M)
Extracted 70.0008% (CPU Time= 0:00:01.9  MEM= 1716.4M)
Extracted 80.0007% (CPU Time= 0:00:02.0  MEM= 1716.4M)
Extracted 90.0006% (CPU Time= 0:00:02.2  MEM= 1716.4M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 1716.4M)
Number of Extracted Resistors     : 355324
Number of Extracted Ground Cap.   : 352037
Number of Extracted Coupling Cap. : 564788
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1680.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 1680.340M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**WARN: (IMPOPT-576):	244 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-665):	mem_in[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[60] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[57] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[56] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[53] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[52] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[50] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[49] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[48] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[46] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[45] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[44] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1661.5M, totSessionCpu=0:54:44 **
#Created 848 library cell signatures
#Created 25506 NETS and 0 SPECIALNETS signatures
#Created 153257 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.89 (MB), peak = 1555.89 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.89 (MB), peak = 1555.89 (MB)
Begin checking placement ... (start mem=1661.5M, init mem=1661.5M)
*info: Placed = 153256         (Fixed = 43)
*info: Unplaced = 0           
Placement Density:97.21%(227163/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1661.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 19951

Instance distribution across the VT partitions:

 LVT : inst = 9456 (47.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 9456 (47.4%)

 HVT : inst = 10492 (52.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10492 (52.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=153256 and nets=25506 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/core_26302_41vvEm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1653.5M)
Extracted 10.001% (CPU Time= 0:00:00.6  MEM= 1710.4M)
Extracted 20.0008% (CPU Time= 0:00:00.7  MEM= 1710.4M)
Extracted 30.0007% (CPU Time= 0:00:00.8  MEM= 1710.4M)
Extracted 40.0006% (CPU Time= 0:00:01.0  MEM= 1710.4M)
Extracted 50.0011% (CPU Time= 0:00:01.2  MEM= 1714.4M)
Extracted 60.001% (CPU Time= 0:00:01.6  MEM= 1714.4M)
Extracted 70.0008% (CPU Time= 0:00:01.9  MEM= 1714.4M)
Extracted 80.0007% (CPU Time= 0:00:02.0  MEM= 1714.4M)
Extracted 90.0006% (CPU Time= 0:00:02.2  MEM= 1714.4M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 1714.4M)
Number of Extracted Resistors     : 355324
Number of Extracted Ground Cap.   : 352037
Number of Extracted Coupling Cap. : 564788
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1694.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 1694.340M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:03.0 totSessionCpu=0:00:17.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:00:17.6 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25506,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1777.13 CPU=0:00:05.2 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/.AAE_Ssejtn/.AAE_26302/waveform.data...
*** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 1777.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25506,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1753.17 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1753.2M) ***
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:10.0 totSessionCpu=0:55:05 mem=1753.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=1753.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1753.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1753.2M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1753.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.111  | -1.111  | -0.140  |
|           TNS (ns):|-686.244 |-686.244 | -5.075  |
|    Violating Paths:|  1426   |  1426   |   74    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.010   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.102   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.603%
       (97.215% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1670.6M, totSessionCpu=0:55:06 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
**INFO: Start fixing DRV (Mem = 1735.37M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 158 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |    44   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | -1.11 |          0|          0|          0|  97.21  |            |           |
|     1   |    19   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | -1.11 |          0|          0|          0|  97.21  |   0:00:00.0|    1989.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1989.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1845.9M, totSessionCpu=0:55:12 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1845.93M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1845.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1845.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1855.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1855.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1845.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.111  | -1.111  | -0.140  |
|           TNS (ns):|-686.244 |-686.244 | -5.075  |
|    Violating Paths:|  1426   |  1426   |   74    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.010   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.102   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.603%
       (97.215% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1855.9M
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1845.9M, totSessionCpu=0:55:12 **
*** Timing NOT met, worst failing slack is -1.111
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 158 clock nets excluded from IPO operation.
*info: 158 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.111 TNS Slack -686.243 Density 97.21
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.111|   -1.111|-686.243| -686.243|    97.21%|   0:00:00.0| 1912.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-693.367| -693.367|    97.22%|   0:00:03.0| 1938.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-693.366| -693.366|    97.22%|   0:00:01.0| 1946.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.7 real=0:00:04.0 mem=1946.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.140|   -1.083|  -5.036| -693.366|    97.22%|   0:00:00.0| 1946.1M|   WC_VIEW|  default| psum_mem_instance/D[44]                            |
|  -0.001|   -1.083|  -0.001| -693.369|    97.22%|   0:00:01.0| 1984.2M|   WC_VIEW|  default| psum_mem_instance/D[44]                            |
|   0.000|   -1.083|   0.000| -693.370|    97.22%|   0:00:00.0| 1984.2M|        NA|       NA| NA                                                 |
|   0.000|   -1.083|   0.000| -693.370|    97.22%|   0:00:00.0| 1984.2M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1984.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:05.0 mem=1984.2M) ***
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -693.370 Density 97.22
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 7 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=1984.2M) ***
*** Starting refinePlace (0:55:24 mem=1965.2M) ***
Density distribution unevenness ratio = 1.308%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1965.2MB
Summary Report:
Instances move: 0 (out of 19917 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1965.2MB
*** Finished refinePlace (0:55:26 mem=1965.2M) ***
Density distribution unevenness ratio = 1.194%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 160 clock nets excluded from IPO operation.
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -693.372 Density 97.22
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-693.372| -693.372|    97.22%|   0:00:00.0| 1935.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
|  -1.083|   -1.083|-693.300| -693.300|    97.23%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[74]                            |
|  -1.083|   -1.083|-693.264| -693.264|    97.23%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[76]                            |
|  -1.083|   -1.083|-693.229| -693.229|    97.23%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -1.083|   -1.083|-693.189| -693.189|    97.23%|   0:00:00.0| 1937.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[107]                           |
|  -1.083|   -1.083|-692.973| -692.973|    97.23%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[84]                            |
|  -1.083|   -1.083|-692.958| -692.958|    97.23%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -1.083|   -1.083|-692.897| -692.897|    97.23%|   0:00:00.0| 1937.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[19]                            |
|  -1.083|   -1.083|-692.842| -692.842|    97.23%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_10_/D               |
|  -1.083|   -1.083|-692.843| -692.843|    97.23%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[35]                            |
|  -1.083|   -1.083|-692.841| -692.841|    97.23%|   0:00:00.0| 1937.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
|  -1.083|   -1.083|-692.841| -692.841|    97.23%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_10_/D               |
|  -1.083|   -1.083|-692.467| -692.467|    97.23%|   0:00:00.0| 1937.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[125]                           |
|  -1.083|   -1.083|-692.463| -692.463|    97.23%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-685.384| -685.384|    97.23%|   0:00:04.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -1.083|   -1.083|-685.384| -685.384|    97.23%|   0:00:00.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -1.083|   -1.083|-684.724| -684.724|    97.23%|   0:00:00.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -1.083|   -1.083|-684.658| -684.658|    97.23%|   0:00:00.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D    |
|  -1.083|   -1.083|-684.658| -684.658|    97.23%|   0:00:00.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -1.083|   -1.083|-684.658| -684.658|    97.23%|   0:00:01.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -1.083|   -1.083|-684.408| -684.408|    97.23%|   0:00:00.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -1.083|   -1.083|-684.329| -684.329|    97.24%|   0:00:00.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -1.083|   -1.083|-684.319| -684.319|    97.24%|   0:00:00.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
|  -1.083|   -1.083|-684.011| -684.011|    97.24%|   0:00:01.0| 1952.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-684.011| -684.011|    97.24%|   0:00:02.0| 1966.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -1.083|   -1.083|-684.011| -684.011|    97.24%|   0:00:01.0| 1966.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D    |
|  -1.083|   -1.083|-683.994| -683.994|    97.24%|   0:00:00.0| 1966.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -1.083|   -1.083|-683.143| -683.143|    97.24%|   0:00:00.0| 1966.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
|  -1.083|   -1.083|-683.110| -683.110|    97.24%|   0:00:00.0| 1966.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_7_/D    |
|  -1.083|   -1.083|-676.897| -676.897|    97.24%|   0:00:01.0| 1958.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -1.083|   -1.083|-677.187| -677.187|    97.24%|   0:00:00.0| 1958.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -1.083|   -1.083|-675.577| -675.577|    97.24%|   0:00:00.0| 1958.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_31_/D                                           |
|  -1.083|   -1.083|-675.207| -675.207|    97.24%|   0:00:01.0| 1958.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -1.083|   -1.083|-675.207| -675.207|    97.24%|   0:00:00.0| 1954.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_19_/D                                           |
|  -1.083|   -1.083|-671.592| -671.592|    97.25%|   0:00:00.0| 1954.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
|  -1.083|   -1.083|-671.572| -671.572|    97.24%|   0:00:01.0| 1954.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
|  -1.083|   -1.083|-670.623| -670.623|    97.24%|   0:00:00.0| 1973.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
|  -1.083|   -1.083|-670.293| -670.293|    97.25%|   0:00:00.0| 1973.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
|  -1.083|   -1.083|-669.515| -669.515|    97.25%|   0:00:01.0| 1973.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
|  -1.083|   -1.083|-669.435| -669.435|    97.25%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -1.083|   -1.083|-669.394| -669.394|    97.25%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -1.083|   -1.083|-669.386| -669.386|    97.25%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -1.083|   -1.083|-669.385| -669.385|    97.25%|   0:00:01.0| 1971.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_50_/D                                           |
|  -1.083|   -1.083|-669.385| -669.385|    97.25%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.0 real=0:00:23.0 mem=1971.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.0 real=0:00:23.0 mem=1971.4M) ***
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -669.385 Density 97.25
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 31 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 148 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:23.6 real=0:00:24.0 mem=1971.4M) ***
*** Starting refinePlace (0:55:55 mem=1952.3M) ***
Density distribution unevenness ratio = 1.292%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1952.3MB
Summary Report:
Instances move: 0 (out of 19942 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1952.3MB
*** Finished refinePlace (0:55:56 mem=1952.3M) ***
Density distribution unevenness ratio = 1.179%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1814.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=1814.7M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1822.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1822.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.004  |
|           TNS (ns):|-669.406 |-669.406 |  0.000  |
|    Violating Paths:|  1405   |  1405   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.010   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.102   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.645%
       (97.257% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1822.7M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1530.52MB/1530.52MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1530.52MB/1530.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1530.52MB/1530.52MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT)
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 10%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 20%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 30%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 40%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 50%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 60%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 70%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 80%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 90%

Finished Levelizing
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT)

Starting Activity Propagation
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT)
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 10%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 20%
2025-Mar-14 04:54:31 (2025-Mar-14 11:54:31 GMT): 30%

Finished Activity Propagation
2025-Mar-14 04:54:32 (2025-Mar-14 11:54:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1533.39MB/1533.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 04:54:32 (2025-Mar-14 11:54:32 GMT)
 ... Calculating switching power
2025-Mar-14 04:54:32 (2025-Mar-14 11:54:32 GMT): 10%
2025-Mar-14 04:54:32 (2025-Mar-14 11:54:32 GMT): 20%
2025-Mar-14 04:54:32 (2025-Mar-14 11:54:32 GMT): 30%
2025-Mar-14 04:54:32 (2025-Mar-14 11:54:32 GMT): 40%
2025-Mar-14 04:54:32 (2025-Mar-14 11:54:32 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 04:54:32 (2025-Mar-14 11:54:32 GMT): 60%
2025-Mar-14 04:54:33 (2025-Mar-14 11:54:33 GMT): 70%
2025-Mar-14 04:54:33 (2025-Mar-14 11:54:33 GMT): 80%
2025-Mar-14 04:54:34 (2025-Mar-14 11:54:34 GMT): 90%

Finished Calculating power
2025-Mar-14 04:54:34 (2025-Mar-14 11:54:34 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1533.58MB/1533.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1533.58MB/1533.58MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total)=1533.58MB/1533.58MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 04:54:34 (2025-Mar-14 11:54:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.77762535 	   61.5730%
Total Switching Power:      32.48819038 	   37.1975%
Total Leakage Power:         1.07381477 	    1.2295%
Total Power:                87.33963081
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.02       1.579      0.1489       21.75        24.9
Macro                                  0      0.7671       0.178       0.945       1.082
IO                                     0           0           0           0           0
Combinational                      30.34       26.12      0.7233       57.18       65.47
Clock (Combinational)              3.422       4.022     0.02368       7.467        8.55
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              53.78       32.49       1.074       87.34         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.78       32.49       1.074       87.34         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.422       4.022     0.02368       7.467        8.55
-----------------------------------------------------------------------------------------
Total                              3.422       4.022     0.02368       7.467        8.55
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.5203
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U485 (FA1D4): 	 0.0002647
* 		Total Cap: 	1.41198e-10 F
* 		Total instances in design: 153288
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 133305
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1544.12MB/1544.12MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -1.083  TNS Slack -669.405 Density 97.26
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.26%|        -|  -1.083|-669.405|   0:00:00.0| 2095.6M|
|    97.22%|      222|  -1.083|-668.188|   0:00:09.0| 2095.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.083  TNS Slack -668.188 Density 97.22
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 148 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:10.7) (real = 0:00:11.0) **
*** Starting refinePlace (0:56:13 mem=2051.7M) ***
Density distribution unevenness ratio = 1.295%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2051.7MB
Summary Report:
Instances move: 0 (out of 19942 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2051.7MB
*** Finished refinePlace (0:56:14 mem=2051.7M) ***
Density distribution unevenness ratio = 1.186%
Running setup recovery post routing.
**optDesign ... cpu = 0:01:31, real = 0:01:31, mem = 1815.0M, totSessionCpu=0:56:15 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1815.02M, totSessionCpu=0:56:15 .
**optDesign ... cpu = 0:01:32, real = 0:01:31, mem = 1815.0M, totSessionCpu=0:56:15 **

Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
Info: total 34 nets with RC integrity issues will be excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-668.188| -668.188|    97.22%|   0:00:00.0| 1965.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1965.8M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1965.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 148 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.17MB/1577.17MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.17MB/1577.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.17MB/1577.17MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT)
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT): 10%
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT): 20%
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT): 30%
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT): 40%
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT): 50%
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT): 60%
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT): 70%
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT): 80%
2025-Mar-14 04:54:52 (2025-Mar-14 11:54:52 GMT): 90%

Finished Levelizing
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT)

Starting Activity Propagation
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT)
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT): 10%
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT): 20%
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT): 30%

Finished Activity Propagation
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1577.59MB/1577.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT)
 ... Calculating switching power
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT): 10%
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT): 20%
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT): 30%
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT): 40%
2025-Mar-14 04:54:53 (2025-Mar-14 11:54:53 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 04:54:54 (2025-Mar-14 11:54:54 GMT): 60%
2025-Mar-14 04:54:54 (2025-Mar-14 11:54:54 GMT): 70%
2025-Mar-14 04:54:55 (2025-Mar-14 11:54:55 GMT): 80%
2025-Mar-14 04:54:55 (2025-Mar-14 11:54:55 GMT): 90%

Finished Calculating power
2025-Mar-14 04:54:55 (2025-Mar-14 11:54:55 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1577.59MB/1577.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1577.59MB/1577.59MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1577.59MB/1577.59MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 04:54:55 (2025-Mar-14 11:54:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.72126457 	   61.5871%
Total Switching Power:      32.43493269 	   37.1840%
Total Leakage Power:         1.07194476 	    1.2289%
Total Power:                87.22814232
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.02       1.578      0.1489       21.75       24.93
Macro                                  0      0.7667       0.178      0.9447       1.083
IO                                     0           0           0           0           0
Combinational                      30.28       26.07      0.7214       57.07       65.43
Clock (Combinational)              3.422       4.022     0.02368       7.467       8.561
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              53.72       32.43       1.072       87.23         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.72       32.43       1.072       87.23         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.422       4.022     0.02368       7.467       8.561
-----------------------------------------------------------------------------------------
Total                              3.422       4.022     0.02368       7.467       8.561
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	      0.52
* 		Highest Leakage Power: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U485 (FA1D4): 	 0.0002647
* 		Total Cap: 	1.41027e-10 F
* 		Total instances in design: 153288
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 133305
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1578.60MB/1578.60MB)

*** Finished Leakage Power Optimization (cpu=0:00:22, real=0:00:22, mem=1815.02M, totSessionCpu=0:56:24).
**ERROR: (IMPOPT-310):	Design density (97.22%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 542
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 542
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:56:24 mem=1815.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 25538,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.4 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/.AAE_Ssejtn/.AAE_26302/waveform.data...
*** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25538,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=0:00:27.0 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:09.1 real=0:00:09.0 totSessionCpu=0:00:27.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [24672 node(s), 31726 edge(s), 1 view(s)] (fixHold) cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:00:28.0 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/coe_eosdata_UfMaaH/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=0:56:33 mem=1815.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1815.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1823.0M
Loading timing data from /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/coe_eosdata_UfMaaH/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1823.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1823.0M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1823.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.004  |
|           TNS (ns):|-668.189 |-668.189 |  0.000  |
|    Violating Paths:|  1398   |  1398   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.412  | -0.412  |  0.000  |
|           TNS (ns):| -48.585 | -48.585 |  0.000  |
|    Violating Paths:|   278   |   278   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.010   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.102   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.612%
       (97.224% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:01:52, real = 0:01:52, mem = 1817.0M, totSessionCpu=0:56:35 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:11.6 real=0:00:13.0 totSessionCpu=0:56:36 mem=1950.6M density=97.224% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4117
      TNS :     -48.5865
      #VP :          278
  Density :      97.224%
------------------------------------------------------------------------------------------
 cpu=0:00:12.0 real=0:00:13.0 totSessionCpu=0:56:36 mem=1950.6M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4117
      TNS :     -48.5865
      #VP :          278
  Density :      97.224%
------------------------------------------------------------------------------------------
 cpu=0:00:12.1 real=0:00:13.0 totSessionCpu=0:56:36 mem=1950.6M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.2 real=0:00:14.0 totSessionCpu=0:56:37 mem=1950.6M density=97.224% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3458 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:12.3 real=0:00:14.0 totSessionCpu=0:56:37 mem=1950.6M density=97.224%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -1.083 ns
Total 0 nets layer assigned (1.4).
GigaOpt: setting up router preferences
        design wns: -1.0832
        slack threshold: 0.3368
GigaOpt: 10 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 761 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.083 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -1.0832
        slack threshold: 0.3368
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 761 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1891.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1891.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1891.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1891.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.004  |
|           TNS (ns):|-668.189 |-668.189 |  0.000  |
|    Violating Paths:|  1398   |  1398   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.010   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.102   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.612%
       (97.224% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1891.3M
**optDesign ... cpu = 0:01:57, real = 0:01:58, mem = 1751.4M, totSessionCpu=0:56:41 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 14 04:55:14 2025
#
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RC_5737_0 connects to NET ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_3259_0 at location ( 317.500 165.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_2__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_3259_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC2245_CTS_101 connects to NET FE_USKN2203_CTS_101 at location ( 238.500 221.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN2203_CTS_101 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_1__fifo_instance/q1_reg_6_ connects to NET CTS_100 at location ( 291.500 122.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_100 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L3_5 connects to NET CTS_83 at location ( 150.900 152.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_83 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U174 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2113_n1583 at location ( 85.700 111.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2113_n1583 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_RC_5661_0 connects to NET sfp_instance/FE_RN_3241_0 at location ( 525.700 64.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_3241_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_RC_5644_0 connects to NET sfp_instance/FE_RN_3234_0 at location ( 438.700 12.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_3234_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST sfp_instance/FE_RC_5636_0 connects to NET sfp_instance/FE_RN_3232_0 at location ( 520.500 110.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_3232_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_RC_5615_0 connects to NET sfp_instance/FE_RN_3222_0 at location ( 403.300 15.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_3222_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5607_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3219_0 at location ( 448.900 360.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3219_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST mac_array_instance/col_idx_6__mac_col_inst/U81 connects to NET mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN2001_key_q_19_ at location ( 456.900 358.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN2001_key_q_19_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5480_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3154_0 at location ( 556.100 371.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3154_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5480_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3146_0 at location ( 555.900 370.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3146_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_3__fifo_instance/FE_RC_5509_0 connects to NET FE_OCPN1990_array_out_64_ at location ( 372.100 202.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN1990_array_out_64_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_5274_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3020_0 at location ( 400.100 238.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3020_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_1__fifo_instance/FE_RC_5221_0 connects to NET ofifo_inst/col_idx_1__fifo_instance/FE_RN_2996_0 at location ( 284.700 120.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_1__fifo_instance/FE_RN_2996_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_5125_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2939_0 at location ( 399.100 302.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2939_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5011_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2862_0 at location ( 463.700 298.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2862_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5008_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2857_0 at location ( 457.900 298.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2857_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5011_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2854_0 at location ( 464.100 298.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2854_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 34 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 57
#  Number of instances deleted (including moved) = 25
#  Number of instances resized = 230
#  Number of instances with same cell size swap = 9
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 312
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 25536 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#761/22006 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1448.29 (MB), peak = 1658.46 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 290.995 122.600 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 150.800 153.015 ) on M1 for NET CTS_83. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 372.055 201.700 ) on M1 for NET FE_OCPN1990_array_out_64_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 475.300 198.115 ) on M1 for NET FE_PSN2285_pmem_in_94_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 380.955 189.100 ) on M1 for NET FE_PSN2290_pmem_in_43_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 447.085 192.680 ) on M1 for NET FE_PSN2291_n3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 427.955 198.100 ) on M1 for NET FE_PSN2292_pmem_in_70_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 319.755 111.700 ) on M1 for NET FE_PSN2293_pmem_in_32_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 275.500 131.480 ) on M1 for NET FE_PSN2294_fifo_out_36_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 375.020 198.115 ) on M1 for NET FE_PSN2296_pmem_in_65_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 238.220 221.515 ) on M1 for NET FE_USKN2203_CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 216.300 214.280 ) on M1 for NET FE_USKN2245_CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 141.730 151.315 ) on M1 for NET FE_USKN2260_CTS_80. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 145.930 127.880 ) on M1 for NET FE_USKN2269_CTS_80. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 289.895 122.685 ) on M1 for NET array_out[26]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 293.930 163.880 ) on M1 for NET array_out[26]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 548.280 226.900 ) on M1 for NET fifo_out[126]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 274.920 131.500 ) on M1 for NET fifo_out[36]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 42.095 214.300 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 42.295 226.900 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#809 routed nets are extracted.
#    415 (1.63%) extracted nets are partially routed.
#21189 routed nets are imported.
#8 (0.03%) nets are without wires.
#3532 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 25538.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 415
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 04:55:18 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 04:55:19 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.08%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.57%
#
#  176 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1451.08 (MB), peak = 1658.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.86 (MB), peak = 1658.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.00 (MB), peak = 1658.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3532 (skipped).
#Total number of routable nets = 22006.
#Total number of nets in the design = 25538.
#
#423 routable nets have only global wires.
#21583 routable nets have only detail routed wires.
#28 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#306 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 17                 11             395  
#-------------------------------------------------------------------
#        Total                 17                 11             395  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                176                158           21672  
#-------------------------------------------------------------------
#        Total                176                158           21672  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      6(0.02%)      1(0.00%)   (0.03%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      6(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411281 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1746 um.
#Total wire length on LAYER M2 = 111769 um.
#Total wire length on LAYER M3 = 142303 um.
#Total wire length on LAYER M4 = 89102 um.
#Total wire length on LAYER M5 = 37784 um.
#Total wire length on LAYER M6 = 16183 um.
#Total wire length on LAYER M7 = 5092 um.
#Total wire length on LAYER M8 = 7301 um.
#Total number of vias = 141024
#Total number of multi-cut vias = 97247 ( 69.0%)
#Total number of single cut vias = 43777 ( 31.0%)
#Up-Via Summary (total 141024):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42892 ( 62.9%)     25276 ( 37.1%)      68168
#  Metal 2         786 (  1.4%)     54806 ( 98.6%)      55592
#  Metal 3          72 (  0.6%)     12075 ( 99.4%)      12147
#  Metal 4          10 (  0.3%)      3061 ( 99.7%)       3071
#  Metal 5           4 (  0.4%)      1041 ( 99.6%)       1045
#  Metal 6           6 (  1.1%)       558 ( 98.9%)        564
#  Metal 7           7 (  1.6%)       430 ( 98.4%)        437
#-----------------------------------------------------------
#                43777 ( 31.0%)     97247 ( 69.0%)     141024 
#
#Total number of involved priority nets 16
#Maximum src to sink distance for priority net 125.6
#Average of max src_to_sink distance for priority net 33.9
#Average of ave src_to_sink distance for priority net 26.6
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1490.07 (MB), peak = 1658.46 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1449.85 (MB), peak = 1658.46 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 2 hboxes and 56 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411341 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1773 um.
#Total wire length on LAYER M2 = 111774 um.
#Total wire length on LAYER M3 = 142323 um.
#Total wire length on LAYER M4 = 89107 um.
#Total wire length on LAYER M5 = 37787 um.
#Total wire length on LAYER M6 = 16184 um.
#Total wire length on LAYER M7 = 5092 um.
#Total wire length on LAYER M8 = 7300 um.
#Total number of vias = 141016
#Total number of multi-cut vias = 97247 ( 69.0%)
#Total number of single cut vias = 43769 ( 31.0%)
#Up-Via Summary (total 141016):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42889 ( 62.9%)     25276 ( 37.1%)      68165
#  Metal 2         782 (  1.4%)     54806 ( 98.6%)      55588
#  Metal 3          71 (  0.6%)     12075 ( 99.4%)      12146
#  Metal 4          10 (  0.3%)      3061 ( 99.7%)       3071
#  Metal 5           4 (  0.4%)      1041 ( 99.6%)       1045
#  Metal 6           6 (  1.1%)       558 ( 98.9%)        564
#  Metal 7           7 (  1.6%)       430 ( 98.4%)        437
#-----------------------------------------------------------
#                43769 ( 31.0%)     97247 ( 69.0%)     141016 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1496.69 (MB), peak = 1658.46 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 47.74 (MB)
#Total memory = 1496.69 (MB)
#Peak memory = 1658.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.7% of the total area was rechecked for DRC, and 17.1% required routing.
#    number of violations = 254
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           35        4       29        3        3        5        0       79
#	M2           82       16       45       15        0        4       10      172
#	M3            1        0        2        0        0        0        0        3
#	Totals      118       20       76       18        3        9       10      254
#287 out of 153288 instances need to be verified(marked ipoed).
#10.0% of the total area is being checked for drcs
#10.0% of the total area was checked
#    number of violations = 448
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          126       17       69       45        5        0        4      266
#	M2           82       17       51       15        4       10        0      179
#	M3            1        0        2        0        0        0        0        3
#	Totals      209       34      122       60        9       10        4      448
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1509.56 (MB), peak = 1658.46 (MB)
#start 1st optimization iteration ...
#    number of violations = 211
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           19        0       17        2        3        3        0       44
#	M2           69        6       61       12        0        6        8      162
#	M3            1        0        4        0        0        0        0        5
#	Totals       89        6       82       14        3        9        8      211
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1497.48 (MB), peak = 1658.46 (MB)
#start 2nd optimization iteration ...
#    number of violations = 233
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           15        0       21        2        4        4        0       46
#	M2           69        5       59       27        0        6       10      176
#	M3            6        2        3        0        0        0        0       11
#	Totals       90        7       83       29        4       10       10      233
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1498.37 (MB), peak = 1658.46 (MB)
#start 3rd optimization iteration ...
#    number of violations = 205
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           15        0       20        0        3        3        0       41
#	M2           66        3       61       12        0        6       13      161
#	M3            2        0        1        0        0        0        0        3
#	Totals       83        3       82       12        3        9       13      205
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1498.07 (MB), peak = 1658.46 (MB)
#start 4th optimization iteration ...
#    number of violations = 201
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           13        0       19        0        4        4        0       40
#	M2           63        4       50       22        0        5       12      156
#	M3            3        0        2        0        0        0        0        5
#	Totals       79        4       71       22        4        9       12      201
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1493.77 (MB), peak = 1658.46 (MB)
#start 5th optimization iteration ...
#    number of violations = 177
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           17        0       19        0        3        2        0       41
#	M2           67        3       43        4        0        7        8      132
#	M3            2        0        2        0        0        0        0        4
#	Totals       86        3       64        4        3        9        8      177
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1497.73 (MB), peak = 1658.46 (MB)
#start 6th optimization iteration ...
#    number of violations = 194
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           18        0       17        0        4        3        0       42
#	M2           68        7       46        6        0        4       12      143
#	M3            6        1        2        0        0        0        0        9
#	Totals       92        8       65        6        4        7       12      194
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1519.23 (MB), peak = 1658.46 (MB)
#start 7th optimization iteration ...
#    number of violations = 204
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           17        0       18        0        4        2        0       41
#	M2           63        4       65       12        0        4       10      158
#	M3            3        1        1        0        0        0        0        5
#	Totals       83        5       84       12        4        6       10      204
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1512.04 (MB), peak = 1658.46 (MB)
#start 8th optimization iteration ...
#    number of violations = 193
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           16        0       17        0        3        2        0       38
#	M2           64        3       55       12        0        3       14      151
#	M3            2        1        1        0        0        0        0        4
#	Totals       82        4       73       12        3        5       14      193
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1519.64 (MB), peak = 1658.46 (MB)
#start 9th optimization iteration ...
#    number of violations = 182
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        0       19        0        3        2        0       38
#	M2           65        3       53        6        0        4        7      138
#	M3            4        1        1        0        0        0        0        6
#	Totals       83        4       73        6        3        6        7      182
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1519.05 (MB), peak = 1658.46 (MB)
#start 10th optimization iteration ...
#    number of violations = 175
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        0       21        0        3        2        0       40
#	M2           58        7       51        1        0        7        8      132
#	M3            2        0        1        0        0        0        0        3
#	Totals       74        7       73        1        3        9        8      175
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1518.39 (MB), peak = 1658.46 (MB)
#start 11th optimization iteration ...
#    number of violations = 176
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           15        0       18        0        2        0        4       39
#	M2           64        4       45        7        4        9        1      134
#	M3            2        0        1        0        0        0        0        3
#	Totals       81        4       64        7        6        9        5      176
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1550.42 (MB), peak = 1658.46 (MB)
#start 12th optimization iteration ...
#    number of violations = 191
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           15        0       18        0        2        0        4       39
#	M2           60        5       50       12        5       12        1      145
#	M3            3        2        2        0        0        0        0        7
#	Totals       78        7       70       12        7       12        5      191
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1552.86 (MB), peak = 1658.46 (MB)
#start 13th optimization iteration ...
#    number of violations = 178
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        0       18        0        3        2        0       37
#	M2           56        5       54        8        0        5       10      138
#	M3            2        0        1        0        0        0        0        3
#	Totals       72        5       73        8        3        7       10      178
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1552.70 (MB), peak = 1658.46 (MB)
#start 14th optimization iteration ...
#    number of violations = 162
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           13        0       15        0        3        2        0       33
#	M2           54        5       50        2        0        4       12      127
#	M3            1        0        1        0        0        0        0        2
#	Totals       68        5       66        2        3        6       12      162
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1555.01 (MB), peak = 1658.46 (MB)
#start 15th optimization iteration ...
#    number of violations = 197
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           20        1       24        0        3        3        0       51
#	M2           62       10       56        2        0        5        8      143
#	M3            2        1        0        0        0        0        0        3
#	Totals       84       12       80        2        3        8        8      197
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1563.18 (MB), peak = 1658.46 (MB)
#start 16th optimization iteration ...
#    number of violations = 183
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           17        1       19        0        4        3        0       44
#	M2           54        7       56        6        0        2       10      135
#	M3            4        0        0        0        0        0        0        4
#	Totals       75        8       75        6        4        5       10      183
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1612.54 (MB), peak = 1658.46 (MB)
#start 17th optimization iteration ...
#    number of violations = 187
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           17        0       19        0        4        1        0       41
#	M2           48        6       72        8        0        3        8      145
#	M3            1        0        0        0        0        0        0        1
#	Totals       66        6       91        8        4        4        8      187
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1609.89 (MB), peak = 1658.46 (MB)
#start 18th optimization iteration ...
#    number of violations = 169
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           19        0       22        0        3        1        0       45
#	M2           45        4       56        6        0        3        5      119
#	M3            3        0        2        0        0        0        0        5
#	Totals       67        4       80        6        3        4        5      169
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1601.09 (MB), peak = 1658.46 (MB)
#start 19th optimization iteration ...
#    number of violations = 172
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           19        0       19        0        4        1        0       43
#	M2           53        5       56        6        0        3        2      125
#	M3            3        1        0        0        0        0        0        4
#	Totals       75        6       75        6        4        4        2      172
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1595.46 (MB), peak = 1658.46 (MB)
#start 20th optimization iteration ...
#    number of violations = 173
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           20        1       22        0        3        1        0       47
#	M2           48        6       51        8        0        3        8      124
#	M3            2        0        0        0        0        0        0        2
#	Totals       70        7       73        8        3        4        8      173
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1591.73 (MB), peak = 1658.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411081 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1744 um.
#Total wire length on LAYER M2 = 111404 um.
#Total wire length on LAYER M3 = 142393 um.
#Total wire length on LAYER M4 = 89191 um.
#Total wire length on LAYER M5 = 37772 um.
#Total wire length on LAYER M6 = 16175 um.
#Total wire length on LAYER M7 = 5117 um.
#Total wire length on LAYER M8 = 7285 um.
#Total number of vias = 141726
#Total number of multi-cut vias = 95788 ( 67.6%)
#Total number of single cut vias = 45938 ( 32.4%)
#Up-Via Summary (total 141726):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43431 ( 63.6%)     24834 ( 36.4%)      68265
#  Metal 2        1996 (  3.6%)     54023 ( 96.4%)      56019
#  Metal 3         401 (  3.3%)     11903 ( 96.7%)      12304
#  Metal 4          63 (  2.0%)      3021 ( 98.0%)       3084
#  Metal 5           9 (  0.9%)      1041 ( 99.1%)       1050
#  Metal 6          22 (  3.9%)       545 ( 96.1%)        567
#  Metal 7          16 (  3.7%)       421 ( 96.3%)        437
#-----------------------------------------------------------
#                45938 ( 32.4%)     95788 ( 67.6%)     141726 
#
#Total number of DRC violations = 173
#Total number of violations on LAYER M1 = 47
#Total number of violations on LAYER M2 = 124
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:03:00
#Elapsed time = 00:03:00
#Increased memory = -21.69 (MB)
#Total memory = 1475.00 (MB)
#Peak memory = 1658.46 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 157
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           16        0       19        0        4        2        0       41
#	M2           44        1       54        4        0        4        7      114
#	M3            1        1        0        0        0        0        0        2
#	Totals       61        2       73        4        4        6        7      157
#cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1469.19 (MB), peak = 1658.46 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 157
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           16        0       19        0        4        2        0       41
#	M2           44        1       54        4        0        4        7      114
#	M3            1        1        0        0        0        0        0        2
#	Totals       61        2       73        4        4        6        7      157
#cpu time = 00:01:17, elapsed time = 00:01:17, memory = 1465.85 (MB), peak = 1658.46 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 157
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           16        0       19        0        4        2        0       41
#	M2           44        1       54        4        0        4        7      114
#	M3            1        1        0        0        0        0        0        2
#	Totals       61        2       73        4        4        6        7      157
#cpu time = 00:01:15, elapsed time = 00:01:15, memory = 1469.50 (MB), peak = 1658.46 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:03:50
#Elapsed time = 00:03:50
#Increased memory = -5.50 (MB)
#Total memory = 1469.50 (MB)
#Peak memory = 1658.46 (MB)
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411091 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1742 um.
#Total wire length on LAYER M2 = 111416 um.
#Total wire length on LAYER M3 = 142387 um.
#Total wire length on LAYER M4 = 89199 um.
#Total wire length on LAYER M5 = 37782 um.
#Total wire length on LAYER M6 = 16163 um.
#Total wire length on LAYER M7 = 5117 um.
#Total wire length on LAYER M8 = 7286 um.
#Total number of vias = 141724
#Total number of multi-cut vias = 95789 ( 67.6%)
#Total number of single cut vias = 45935 ( 32.4%)
#Up-Via Summary (total 141724):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43434 ( 63.6%)     24832 ( 36.4%)      68266
#  Metal 2        1989 (  3.6%)     54023 ( 96.4%)      56012
#  Metal 3         396 (  3.2%)     11904 ( 96.8%)      12300
#  Metal 4          67 (  2.2%)      3022 ( 97.8%)       3089
#  Metal 5          11 (  1.0%)      1042 ( 99.0%)       1053
#  Metal 6          22 (  3.9%)       545 ( 96.1%)        567
#  Metal 7          16 (  3.7%)       421 ( 96.3%)        437
#-----------------------------------------------------------
#                45935 ( 32.4%)     95789 ( 67.6%)     141724 
#
#Total number of DRC violations = 157
#Total number of violations on LAYER M1 = 41
#Total number of violations on LAYER M2 = 114
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           16        0       19        0        4        2        0       41
#	M2           44        1       54        4        0        4        7      114
#	M3            1        1        0        0        0        0        0        2
#	Totals       61        2       73        4        4        6        7      157
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1456.33 (MB), peak = 1658.46 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411091 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1742 um.
#Total wire length on LAYER M2 = 111416 um.
#Total wire length on LAYER M3 = 142387 um.
#Total wire length on LAYER M4 = 89199 um.
#Total wire length on LAYER M5 = 37782 um.
#Total wire length on LAYER M6 = 16163 um.
#Total wire length on LAYER M7 = 5117 um.
#Total wire length on LAYER M8 = 7286 um.
#Total number of vias = 141724
#Total number of multi-cut vias = 95789 ( 67.6%)
#Total number of single cut vias = 45935 ( 32.4%)
#Up-Via Summary (total 141724):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43434 ( 63.6%)     24832 ( 36.4%)      68266
#  Metal 2        1989 (  3.6%)     54023 ( 96.4%)      56012
#  Metal 3         396 (  3.2%)     11904 ( 96.8%)      12300
#  Metal 4          67 (  2.2%)      3022 ( 97.8%)       3089
#  Metal 5          11 (  1.0%)      1042 ( 99.0%)       1053
#  Metal 6          22 (  3.9%)       545 ( 96.1%)        567
#  Metal 7          16 (  3.7%)       421 ( 96.3%)        437
#-----------------------------------------------------------
#                45935 ( 32.4%)     95789 ( 67.6%)     141724 
#
#Total number of DRC violations = 157
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 41
#Total number of violations on LAYER M2 = 114
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 14 05:02:14 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1456.33 (MB), peak = 1658.46 (MB)
#
#Start Post Route Wire Spread.
#Done with 531 horizontal wires in 4 hboxes and 769 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411485 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1744 um.
#Total wire length on LAYER M2 = 111526 um.
#Total wire length on LAYER M3 = 142531 um.
#Total wire length on LAYER M4 = 89314 um.
#Total wire length on LAYER M5 = 37793 um.
#Total wire length on LAYER M6 = 16167 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141724
#Total number of multi-cut vias = 95789 ( 67.6%)
#Total number of single cut vias = 45935 ( 32.4%)
#Up-Via Summary (total 141724):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43434 ( 63.6%)     24832 ( 36.4%)      68266
#  Metal 2        1989 (  3.6%)     54023 ( 96.4%)      56012
#  Metal 3         396 (  3.2%)     11904 ( 96.8%)      12300
#  Metal 4          67 (  2.2%)      3022 ( 97.8%)       3089
#  Metal 5          11 (  1.0%)      1042 ( 99.0%)       1053
#  Metal 6          22 (  3.9%)       545 ( 96.1%)        567
#  Metal 7          16 (  3.7%)       421 ( 96.3%)        437
#-----------------------------------------------------------
#                45935 ( 32.4%)     95789 ( 67.6%)     141724 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1486.76 (MB), peak = 1658.46 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411485 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1744 um.
#Total wire length on LAYER M2 = 111526 um.
#Total wire length on LAYER M3 = 142531 um.
#Total wire length on LAYER M4 = 89314 um.
#Total wire length on LAYER M5 = 37793 um.
#Total wire length on LAYER M6 = 16167 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141724
#Total number of multi-cut vias = 95789 ( 67.6%)
#Total number of single cut vias = 45935 ( 32.4%)
#Up-Via Summary (total 141724):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43434 ( 63.6%)     24832 ( 36.4%)      68266
#  Metal 2        1989 (  3.6%)     54023 ( 96.4%)      56012
#  Metal 3         396 (  3.2%)     11904 ( 96.8%)      12300
#  Metal 4          67 (  2.2%)      3022 ( 97.8%)       3089
#  Metal 5          11 (  1.0%)      1042 ( 99.0%)       1053
#  Metal 6          22 (  3.9%)       545 ( 96.1%)        567
#  Metal 7          16 (  3.7%)       421 ( 96.3%)        437
#-----------------------------------------------------------
#                45935 ( 32.4%)     95789 ( 67.6%)     141724 
#
#
#Start Post Route via swapping..
#22.30% of area are rerouted by ECO routing.
#    number of violations = 166
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           17        0       19        0        4        2        0       42
#	M2           51        1       55        4        0        4        7      122
#	M3            1        1        0        0        0        0        0        2
#	Totals       69        2       74        4        4        6        7      166
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1461.62 (MB), peak = 1658.46 (MB)
#    number of violations = 157
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           16        0       19        0        4        2        0       41
#	M2           45        1       53        4        0        4        7      114
#	M3            1        1        0        0        0        0        0        2
#	Totals       62        2       72        4        4        6        7      157
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1465.39 (MB), peak = 1658.46 (MB)
#CELL_VIEW core,init has 157 DRC violations
#Total number of DRC violations = 157
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 41
#Total number of violations on LAYER M2 = 114
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411485 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1744 um.
#Total wire length on LAYER M2 = 111526 um.
#Total wire length on LAYER M3 = 142531 um.
#Total wire length on LAYER M4 = 89314 um.
#Total wire length on LAYER M5 = 37793 um.
#Total wire length on LAYER M6 = 16167 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141724
#Total number of multi-cut vias = 98173 ( 69.3%)
#Total number of single cut vias = 43551 ( 30.7%)
#Up-Via Summary (total 141724):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42813 ( 62.7%)     25453 ( 37.3%)      68266
#  Metal 2         697 (  1.2%)     55315 ( 98.8%)      56012
#  Metal 3          35 (  0.3%)     12265 ( 99.7%)      12300
#  Metal 4           1 (  0.0%)      3088 (100.0%)       3089
#  Metal 5           0 (  0.0%)      1053 (100.0%)       1053
#  Metal 6           2 (  0.4%)       565 ( 99.6%)        567
#  Metal 7           3 (  0.7%)       434 ( 99.3%)        437
#-----------------------------------------------------------
#                43551 ( 30.7%)     98173 ( 69.3%)     141724 
#
#detailRoute Statistics:
#Cpu time = 00:07:06
#Elapsed time = 00:07:06
#Increased memory = -33.04 (MB)
#Total memory = 1463.66 (MB)
#Peak memory = 1658.46 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 25538 NETS and 0 SPECIALNETS signatures
#Created 153289 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1469.32 (MB), peak = 1658.46 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1469.37 (MB), peak = 1658.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:16
#Elapsed time = 00:07:15
#Increased memory = -50.16 (MB)
#Total memory = 1415.68 (MB)
#Peak memory = 1658.46 (MB)
#Number of warnings = 84
#Total number of warnings = 237
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 05:02:29 2025
#
**optDesign ... cpu = 0:09:13, real = 0:09:13, mem = 1725.7M, totSessionCpu=1:03:57 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=153288 and nets=25538 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/core_26302_41vvEm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1725.7M)
Extracted 10.0008% (CPU Time= 0:00:00.6  MEM= 1782.6M)
Extracted 20.0006% (CPU Time= 0:00:00.7  MEM= 1782.6M)
Extracted 30.0009% (CPU Time= 0:00:00.8  MEM= 1782.6M)
Extracted 40.0007% (CPU Time= 0:00:01.0  MEM= 1782.6M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1786.6M)
Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1786.6M)
Extracted 70.0006% (CPU Time= 0:00:01.9  MEM= 1786.6M)
Extracted 80.0009% (CPU Time= 0:00:02.1  MEM= 1786.6M)
Extracted 90.0007% (CPU Time= 0:00:02.3  MEM= 1786.6M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 1786.6M)
Number of Extracted Resistors     : 360089
Number of Extracted Ground Cap.   : 356542
Number of Extracted Coupling Cap. : 570428
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1766.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 1766.590M)
**optDesign ... cpu = 0:09:17, real = 0:09:17, mem = 1723.7M, totSessionCpu=1:04:00 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 25538,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1815.91 CPU=0:00:05.1 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/.AAE_Ssejtn/.AAE_26302/waveform.data...
*** CDM Built up (cpu=0:00:06.6  real=0:00:06.0  mem= 1815.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25538,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1791.95 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1792.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:10.0 totSessionCpu=1:04:11 mem=1792.0M)
**optDesign ... cpu = 0:09:27, real = 0:09:27, mem = 1723.2M, totSessionCpu=1:04:11 **
*** Timing NOT met, worst failing slack is -1.083
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -668.672 Density 97.22
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-668.672| -668.672|    97.22%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
|  -1.083|   -1.083|-668.672| -668.672|    97.22%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[32]                            |
|  -1.083|   -1.083|-668.672| -668.672|    97.22%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[95]                            |
|  -1.083|   -1.083|-668.672| -668.672|    97.22%|   0:00:01.0| 1953.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D    |
|  -1.083|   -1.083|-668.672| -668.672|    97.22%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
|  -1.083|   -1.083|-668.672| -668.672|    97.22%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_/D   |
|  -1.083|   -1.083|-668.672| -668.672|    97.22%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -1.083|   -1.083|-668.672| -668.672|    97.22%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
|  -1.083|   -1.083|-668.672| -668.672|    97.22%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=1953.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=1953.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 148 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1953.8M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:09:34, real = 0:09:34, mem = 1821.9M, totSessionCpu=1:04:18 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1821.94M, totSessionCpu=1:04:18 .
**optDesign ... cpu = 0:09:34, real = 0:09:34, mem = 1821.9M, totSessionCpu=1:04:18 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:35, real = 0:09:35, mem = 1821.9M, totSessionCpu=1:04:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=1879.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1879.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 25538,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/.AAE_Ssejtn/.AAE_26302/waveform.data...
*** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25538,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:00:35.9 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-3:0-3.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:08.2, mem=1879.2M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1824.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1824.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.006  |
|           TNS (ns):|-668.671 |-668.671 |  0.000  |
|    Violating Paths:|  1384   |  1384   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.412  | -0.412  |  0.000  |
|           TNS (ns):| -48.188 | -48.188 |  0.000  |
|    Violating Paths:|   269   |   269   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.096   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.612%
       (97.224% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1824.0M
**optDesign ... cpu = 0:09:45, real = 0:09:46, mem = 1821.9M, totSessionCpu=1:04:28 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**WARN: (IMPOPT-576):	244 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	mem_in[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[60] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[57] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[56] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[53] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[52] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[50] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[49] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[48] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[46] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[45] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[44] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1762.6M, totSessionCpu=1:04:32 **
#Created 848 library cell signatures
#Created 25538 NETS and 0 SPECIALNETS signatures
#Created 153289 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.28 (MB), peak = 1658.46 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.28 (MB), peak = 1658.46 (MB)
Begin checking placement ... (start mem=1761.3M, init mem=1761.3M)
*info: Placed = 153288         (Fixed = 41)
*info: Unplaced = 0           
Placement Density:97.22%(227184/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1761.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 19983

Instance distribution across the VT partitions:

 LVT : inst = 9502 (47.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 9502 (47.6%)

 HVT : inst = 10478 (52.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10478 (52.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=153288 and nets=25538 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/core_26302_41vvEm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1749.3M)
Extracted 10.0008% (CPU Time= 0:00:00.6  MEM= 1806.1M)
Extracted 20.0006% (CPU Time= 0:00:00.7  MEM= 1806.1M)
Extracted 30.0009% (CPU Time= 0:00:00.8  MEM= 1806.1M)
Extracted 40.0007% (CPU Time= 0:00:01.0  MEM= 1806.1M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1810.1M)
Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1810.1M)
Extracted 70.0006% (CPU Time= 0:00:02.0  MEM= 1810.1M)
Extracted 80.0009% (CPU Time= 0:00:02.1  MEM= 1810.1M)
Extracted 90.0007% (CPU Time= 0:00:02.3  MEM= 1810.1M)
Extracted 100% (CPU Time= 0:00:02.8  MEM= 1810.1M)
Number of Extracted Resistors     : 360089
Number of Extracted Ground Cap.   : 356542
Number of Extracted Coupling Cap. : 570428
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1790.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 1790.117M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25538,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1848.83 CPU=0:00:05.6 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/.AAE_Ssejtn/.AAE_26302/waveform.data...
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1848.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25538,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1824.88 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1824.9M) ***
*** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=1:04:48 mem=1824.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1824.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1824.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1824.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1824.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.006  |
|           TNS (ns):|-668.671 |-668.671 |  0.000  |
|    Violating Paths:|  1384   |  1384   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.096   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.612%
       (97.224% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1824.9M
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1714.6M, totSessionCpu=1:04:49 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
**INFO: Start fixing DRV (Mem = 1781.42M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |    44   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  97.22  |            |           |
|     1   |    19   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  97.22  |   0:00:00.0|    2035.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 148 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2035.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1892.0M, totSessionCpu=1:04:55 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1891.98M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1892.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1892.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1902.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1902.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1892.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.006  |
|           TNS (ns):|-668.671 |-668.671 |  0.000  |
|    Violating Paths:|  1384   |  1384   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.096   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.612%
       (97.224% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1902.0M
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1892.0M, totSessionCpu=1:04:56 **
** Profile ** Start :  cpu=0:00:00.0, mem=1882.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=1882.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1882.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1882.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.006  |
|           TNS (ns):|-668.671 |-668.671 |  0.000  |
|    Violating Paths:|  1384   |  1384   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.096   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.612%
       (97.224% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1882.4M
**optDesign ... cpu = 0:00:26, real = 0:00:25, mem = 1825.2M, totSessionCpu=1:04:57 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 14 05:03:30 2025
#
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 25536 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#761/22006 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1516.13 (MB), peak = 1658.46 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.84 (MB)
#Total memory = 1516.14 (MB)
#Peak memory = 1658.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 144
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           16        0       19        0        4        2        0       41
#	M2           45        1       40        4        0        4        7      101
#	M3            1        1        0        0        0        0        0        2
#	Totals       62        2       59        4        4        6        7      144
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.88 (MB), peak = 1658.46 (MB)
#start 1st optimization iteration ...
#    number of violations = 168
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           16        0       16        0        3        2        0       37
#	M2           49        2       57        9        0        4        8      129
#	M3            1        1        0        0        0        0        0        2
#	Totals       66        3       73        9        3        6        8      168
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1547.61 (MB), peak = 1658.46 (MB)
#start 2nd optimization iteration ...
#    number of violations = 146
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            8       21        0        2        0        0       31
#	M2           40       59        6        0        2        6      113
#	M3            2        0        0        0        0        0        2
#	Totals       50       80        6        2        2        6      146
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1563.86 (MB), peak = 1658.46 (MB)
#start 3rd optimization iteration ...
#    number of violations = 163
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        0       19        0        3        2        0       38
#	M2           50        2       50        8        0        3        6      119
#	M3            2        4        0        0        0        0        0        6
#	Totals       66        6       69        8        3        5        6      163
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1561.45 (MB), peak = 1658.46 (MB)
#start 4th optimization iteration ...
#    number of violations = 155
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            8        0       21        0        2        0        0       31
#	M2           42        1       56       11        0        3        8      121
#	M3            2        1        0        0        0        0        0        3
#	Totals       52        2       77       11        2        3        8      155
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1560.55 (MB), peak = 1658.46 (MB)
#start 5th optimization iteration ...
#    number of violations = 169
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           16        0       18        0        3        2        0       39
#	M2           48        4       61        5        0        4        6      128
#	M3            0        2        0        0        0        0        0        2
#	Totals       64        6       79        5        3        6        6      169
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1560.68 (MB), peak = 1658.46 (MB)
#start 6th optimization iteration ...
#    number of violations = 151
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        0       24        0        3        2        0       43
#	M2           40        1       50        5        0        3        8      107
#	M3            1        0        0        0        0        0        0        1
#	Totals       55        1       74        5        3        5        8      151
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1590.46 (MB), peak = 1658.46 (MB)
#start 7th optimization iteration ...
#    number of violations = 149
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           18        1       18        0        4        2        0       43
#	M2           43        0       45        9        0        2        5      104
#	M3            1        1        0        0        0        0        0        2
#	Totals       62        2       63        9        4        4        5      149
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1583.54 (MB), peak = 1658.46 (MB)
#start 8th optimization iteration ...
#    number of violations = 135
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14       22        0        3        1        0       40
#	M2           39       46        3        0        4        2       94
#	M3            1        0        0        0        0        0        1
#	Totals       54       68        3        3        5        2      135
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1587.91 (MB), peak = 1658.46 (MB)
#start 9th optimization iteration ...
#    number of violations = 146
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        0       18        0        4        2        0       38
#	M2           43        1       41       13        0        2        6      106
#	M3            1        1        0        0        0        0        0        2
#	Totals       58        2       59       13        4        4        6      146
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1587.43 (MB), peak = 1658.46 (MB)
#start 10th optimization iteration ...
#    number of violations = 146
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           13        0       23        0        3        1        0       40
#	M2           45        1       46        3        0        3        6      104
#	M3            1        1        0        0        0        0        0        2
#	Totals       59        2       69        3        3        4        6      146
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1586.54 (MB), peak = 1658.46 (MB)
#start 11th optimization iteration ...
#    number of violations = 150
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           15        1       19        0        4        2        0       41
#	M2           44        2       46        4        0        4        6      106
#	M3            1        1        1        0        0        0        0        3
#	Totals       60        4       66        4        4        6        6      150
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1629.35 (MB), peak = 1658.46 (MB)
#start 12th optimization iteration ...
#    number of violations = 142
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           13        0       19        0        4        2        0       38
#	M2           41        1       45        3        0        3        7      100
#	M3            2        1        1        0        0        0        0        4
#	Totals       56        2       65        3        4        5        7      142
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1629.12 (MB), peak = 1658.46 (MB)
#start 13th optimization iteration ...
#    number of violations = 154
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   CutSpc      Mar   Others   Totals
#	M1           12       20        0        4        2        0        0       38
#	M2           37       62        3        0        3        6        1      112
#	M3            2        1        0        0        0        0        1        4
#	Totals       51       83        3        4        5        6        2      154
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1644.23 (MB), peak = 1658.46 (MB)
#start 14th optimization iteration ...
#    number of violations = 147
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14       17        0        4        2        0       37
#	M2           42       56        4        0        0        8      110
#	Totals       56       73        4        4        2        8      147
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1630.96 (MB), peak = 1658.46 (MB)
#start 15th optimization iteration ...
#    number of violations = 160
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           13        1       19        0        2        0        2       37
#	M2           43        3       56        6        3        6        1      118
#	M3            3        1        1        0        0        0        0        5
#	Totals       59        5       76        6        5        6        3      160
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1646.27 (MB), peak = 1658.46 (MB)
#start 16th optimization iteration ...
#    number of violations = 143
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        0       18        0        2        0        0       34
#	M2           35        3       51        7        0        2       10      108
#	M3            1        0        0        0        0        0        0        1
#	Totals       50        3       69        7        2        2       10      143
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1676.07 (MB), peak = 1689.30 (MB)
#start 17th optimization iteration ...
#    number of violations = 152
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           13        0       14        0        3        1        0       31
#	M2           34        5       56       10        0        3       10      118
#	M3            3        0        0        0        0        0        0        3
#	Totals       50        5       70       10        3        4       10      152
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1671.49 (MB), peak = 1689.30 (MB)
#start 18th optimization iteration ...
#    number of violations = 153
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           12        0       16        0        3        0        0       31
#	M2           36        5       53       10        0        2       10      116
#	M3            5        1        0        0        0        0        0        6
#	Totals       53        6       69       10        3        2       10      153
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1665.04 (MB), peak = 1689.30 (MB)
#start 19th optimization iteration ...
#    number of violations = 152
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        0       19        0        2        0        0       35
#	M2           41        6       51        6        0        2        8      114
#	M3            3        0        0        0        0        0        0        3
#	Totals       58        6       70        6        2        2        8      152
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1667.97 (MB), peak = 1689.30 (MB)
#start 20th optimization iteration ...
#    number of violations = 157
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        1       18        0        2        0        0       35
#	M2           40        7       50        7        0        3       11      118
#	M3            3        1        0        0        0        0        0        4
#	Totals       57        9       68        7        2        3       11      157
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1665.11 (MB), peak = 1689.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411458 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1745 um.
#Total wire length on LAYER M2 = 111517 um.
#Total wire length on LAYER M3 = 142509 um.
#Total wire length on LAYER M4 = 89281 um.
#Total wire length on LAYER M5 = 37805 um.
#Total wire length on LAYER M6 = 16191 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7291 um.
#Total number of vias = 141731
#Total number of multi-cut vias = 97987 ( 69.1%)
#Total number of single cut vias = 43744 ( 30.9%)
#Up-Via Summary (total 141731):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42854 ( 62.8%)     25412 ( 37.2%)      68266
#  Metal 2         782 (  1.4%)     55236 ( 98.6%)      56018
#  Metal 3          76 (  0.6%)     12220 ( 99.4%)      12296
#  Metal 4          17 (  0.5%)      3074 ( 99.5%)       3091
#  Metal 5           8 (  0.8%)      1048 ( 99.2%)       1056
#  Metal 6           3 (  0.5%)       564 ( 99.5%)        567
#  Metal 7           4 (  0.9%)       433 ( 99.1%)        437
#-----------------------------------------------------------
#                43744 ( 30.9%)     97987 ( 69.1%)     141731 
#
#Total number of DRC violations = 157
#Total number of violations on LAYER M1 = 35
#Total number of violations on LAYER M2 = 118
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:02:02
#Elapsed time = 00:02:02
#Increased memory = 20.36 (MB)
#Total memory = 1536.50 (MB)
#Peak memory = 1689.30 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 143
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           15        0       18        0        2        0        0       35
#	M2           38        4       51        4        0        1        9      107
#	M3            0        0        1        0        0        0        0        1
#	Totals       53        4       70        4        2        1        9      143
#cpu time = 00:01:11, elapsed time = 00:01:11, memory = 1532.22 (MB), peak = 1699.88 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 137
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           12        0       15        0        0        0        3       30
#	M2           31        3       57        3        3        6        1      104
#	M3            2        1        0        0        0        0        0        3
#	Totals       45        4       72        3        3        6        4      137
#cpu time = 00:01:09, elapsed time = 00:01:09, memory = 1531.59 (MB), peak = 1700.62 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 137
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           12        0       15        0        0        0        3       30
#	M2           31        3       57        3        3        6        1      104
#	M3            2        1        0        0        0        0        0        3
#	Totals       45        4       72        3        3        6        4      137
#cpu time = 00:01:05, elapsed time = 00:01:05, memory = 1534.37 (MB), peak = 1700.62 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:03:25
#Elapsed time = 00:03:25
#Increased memory = -2.13 (MB)
#Total memory = 1534.37 (MB)
#Peak memory = 1700.62 (MB)
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411465 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1743 um.
#Total wire length on LAYER M2 = 111512 um.
#Total wire length on LAYER M3 = 142513 um.
#Total wire length on LAYER M4 = 89296 um.
#Total wire length on LAYER M5 = 37804 um.
#Total wire length on LAYER M6 = 16187 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141749
#Total number of multi-cut vias = 97971 ( 69.1%)
#Total number of single cut vias = 43778 ( 30.9%)
#Up-Via Summary (total 141749):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42858 ( 62.8%)     25408 ( 37.2%)      68266
#  Metal 2         792 (  1.4%)     55232 ( 98.6%)      56024
#  Metal 3          89 (  0.7%)     12214 ( 99.3%)      12303
#  Metal 4          21 (  0.7%)      3071 ( 99.3%)       3092
#  Metal 5          11 (  1.0%)      1049 ( 99.0%)       1060
#  Metal 6           3 (  0.5%)       564 ( 99.5%)        567
#  Metal 7           4 (  0.9%)       433 ( 99.1%)        437
#-----------------------------------------------------------
#                43778 ( 30.9%)     97971 ( 69.1%)     141749 
#
#Total number of DRC violations = 137
#Total number of violations on LAYER M1 = 30
#Total number of violations on LAYER M2 = 104
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           12        0       15        0        0        0        3       30
#	M2           31        3       57        3        3        6        1      104
#	M3            2        1        0        0        0        0        0        3
#	Totals       45        4       72        3        3        6        4      137
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1523.00 (MB), peak = 1700.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411465 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1743 um.
#Total wire length on LAYER M2 = 111512 um.
#Total wire length on LAYER M3 = 142513 um.
#Total wire length on LAYER M4 = 89296 um.
#Total wire length on LAYER M5 = 37804 um.
#Total wire length on LAYER M6 = 16187 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141749
#Total number of multi-cut vias = 97971 ( 69.1%)
#Total number of single cut vias = 43778 ( 30.9%)
#Up-Via Summary (total 141749):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42858 ( 62.8%)     25408 ( 37.2%)      68266
#  Metal 2         792 (  1.4%)     55232 ( 98.6%)      56024
#  Metal 3          89 (  0.7%)     12214 ( 99.3%)      12303
#  Metal 4          21 (  0.7%)      3071 ( 99.3%)       3092
#  Metal 5          11 (  1.0%)      1049 ( 99.0%)       1060
#  Metal 6           3 (  0.5%)       564 ( 99.5%)        567
#  Metal 7           4 (  0.9%)       433 ( 99.1%)        437
#-----------------------------------------------------------
#                43778 ( 30.9%)     97971 ( 69.1%)     141749 
#
#Total number of DRC violations = 137
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 30
#Total number of violations on LAYER M2 = 104
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#4.00% of area are rerouted by ECO routing.
#    number of violations = 141
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           12        0       15        0        0        0        3       30
#	M2           35        3       57        3        3        6        1      108
#	M3            2        1        0        0        0        0        0        3
#	Totals       49        4       72        3        3        6        4      141
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1524.80 (MB), peak = 1700.62 (MB)
#    number of violations = 137
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           12        0       14        0        0        0        3       29
#	M2           32        3       57        3        3        6        1      105
#	M3            2        1        0        0        0        0        0        3
#	Totals       46        4       71        3        3        6        4      137
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1528.81 (MB), peak = 1700.62 (MB)
#CELL_VIEW core,init has 137 DRC violations
#Total number of DRC violations = 137
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 29
#Total number of violations on LAYER M2 = 105
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411465 um.
#Total half perimeter of net bounding box = 386832 um.
#Total wire length on LAYER M1 = 1743 um.
#Total wire length on LAYER M2 = 111512 um.
#Total wire length on LAYER M3 = 142513 um.
#Total wire length on LAYER M4 = 89296 um.
#Total wire length on LAYER M5 = 37804 um.
#Total wire length on LAYER M6 = 16187 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141749
#Total number of multi-cut vias = 98199 ( 69.3%)
#Total number of single cut vias = 43550 ( 30.7%)
#Up-Via Summary (total 141749):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42813 ( 62.7%)     25453 ( 37.3%)      68266
#  Metal 2         693 (  1.2%)     55331 ( 98.8%)      56024
#  Metal 3          38 (  0.3%)     12265 ( 99.7%)      12303
#  Metal 4           1 (  0.0%)      3091 (100.0%)       3092
#  Metal 5           0 (  0.0%)      1060 (100.0%)       1060
#  Metal 6           2 (  0.4%)       565 ( 99.6%)        567
#  Metal 7           3 (  0.7%)       434 ( 99.3%)        437
#-----------------------------------------------------------
#                43550 ( 30.7%)     98199 ( 69.3%)     141749 
#
#detailRoute Statistics:
#Cpu time = 00:05:31
#Elapsed time = 00:05:31
#Increased memory = 10.94 (MB)
#Total memory = 1527.07 (MB)
#Peak memory = 1700.62 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 25538 NETS and 0 SPECIALNETS signatures
#Created 153289 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1532.74 (MB), peak = 1700.62 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1532.94 (MB), peak = 1700.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:37
#Elapsed time = 00:05:36
#Increased memory = -27.75 (MB)
#Total memory = 1486.21 (MB)
#Peak memory = 1700.62 (MB)
#Number of warnings = 22
#Total number of warnings = 259
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 05:09:06 2025
#
**optDesign ... cpu = 0:06:02, real = 0:06:01, mem = 1807.9M, totSessionCpu=1:10:34 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=153288 and nets=25538 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/core_26302_41vvEm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1807.9M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1856.8M)
Extracted 20.0007% (CPU Time= 0:00:00.7  MEM= 1856.8M)
Extracted 30.0008% (CPU Time= 0:00:00.8  MEM= 1856.8M)
Extracted 40.0009% (CPU Time= 0:00:00.9  MEM= 1856.8M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1860.8M)
Extracted 60.0006% (CPU Time= 0:00:01.6  MEM= 1860.8M)
Extracted 70.0007% (CPU Time= 0:00:01.8  MEM= 1860.8M)
Extracted 80.0008% (CPU Time= 0:00:02.0  MEM= 1860.8M)
Extracted 90.0009% (CPU Time= 0:00:02.1  MEM= 1860.8M)
Extracted 100% (CPU Time= 0:00:02.6  MEM= 1860.8M)
Number of Extracted Resistors     : 359899
Number of Extracted Ground Cap.   : 356330
Number of Extracted Coupling Cap. : 570156
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1848.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:04.0  MEM: 1848.793M)
**optDesign ... cpu = 0:06:06, real = 0:06:05, mem = 1805.9M, totSessionCpu=1:10:37 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 25538,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1900.12 CPU=0:00:05.2 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/.AAE_Ssejtn/.AAE_26302/waveform.data...
*** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 1900.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25538,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1876.16 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1876.2M) ***
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:10.0 totSessionCpu=1:10:48 mem=1876.2M)
**optDesign ... cpu = 0:06:16, real = 0:06:15, mem = 1806.3M, totSessionCpu=1:10:48 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:17, real = 0:06:16, mem = 1806.3M, totSessionCpu=1:10:48 **
** Profile ** Start :  cpu=0:00:00.0, mem=1863.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1863.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1863.6M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1808.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1808.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.006  |
|           TNS (ns):|-668.907 |-668.907 |  0.000  |
|    Violating Paths:|  1384   |  1384   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.092   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.612%
       (97.224% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1808.3M
**optDesign ... cpu = 0:06:19, real = 0:06:18, mem = 1806.3M, totSessionCpu=1:10:50 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**WARN: (IMPOPT-576):	244 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	mem_in[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[60] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[57] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[56] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[53] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[52] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[50] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[49] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[48] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[46] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[45] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in[44] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1764.1M, totSessionCpu=1:10:53 **
**INFO: DRVs not fixed with -incr option
#Created 848 library cell signatures
#Created 25538 NETS and 0 SPECIALNETS signatures
#Created 153289 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1457.08 (MB), peak = 1700.62 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1457.08 (MB), peak = 1700.62 (MB)
Begin checking placement ... (start mem=1764.1M, init mem=1764.1M)
*info: Placed = 153288         (Fixed = 41)
*info: Unplaced = 0           
Placement Density:97.22%(227184/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1764.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 19983

Instance distribution across the VT partitions:

 LVT : inst = 9502 (47.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 9502 (47.6%)

 HVT : inst = 10478 (52.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10478 (52.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=153288 and nets=25538 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/core_26302_41vvEm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1754.0M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1826.9M)
Extracted 20.0007% (CPU Time= 0:00:00.7  MEM= 1826.9M)
Extracted 30.0008% (CPU Time= 0:00:00.8  MEM= 1826.9M)
Extracted 40.0009% (CPU Time= 0:00:00.9  MEM= 1826.9M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1830.9M)
Extracted 60.0006% (CPU Time= 0:00:01.6  MEM= 1830.9M)
Extracted 70.0007% (CPU Time= 0:00:01.8  MEM= 1830.9M)
Extracted 80.0008% (CPU Time= 0:00:02.0  MEM= 1830.9M)
Extracted 90.0009% (CPU Time= 0:00:02.2  MEM= 1830.9M)
Extracted 100% (CPU Time= 0:00:02.6  MEM= 1830.9M)
Number of Extracted Resistors     : 359899
Number of Extracted Ground Cap.   : 356330
Number of Extracted Coupling Cap. : 570156
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1810.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 1810.906M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25538,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1869.62 CPU=0:00:05.1 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/.AAE_Ssejtn/.AAE_26302/waveform.data...
*** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 1869.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25538,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1845.66 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1845.7M) ***
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=1:11:09 mem=1845.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1845.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=1845.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1845.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1845.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.006  |
|           TNS (ns):|-668.907 |-668.907 |  0.000  |
|    Violating Paths:|  1384   |  1384   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.092   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.612%
       (97.224% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1845.7M
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 1735.7M, totSessionCpu=1:11:10 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -1.083
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -668.907 Density 97.22
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-668.907| -668.907|    97.22%|   0:00:00.0| 1985.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-668.298| -668.298|    97.22%|   0:00:03.0| 1993.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=1993.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:03.0 mem=1993.4M) ***
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -668.298 Density 97.22
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 148 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1993.4M) ***
*** Starting refinePlace (1:11:21 mem=1974.3M) ***
Density distribution unevenness ratio = 1.296%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1974.3MB
Summary Report:
Instances move: 0 (out of 19943 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1974.3MB
*** Finished refinePlace (1:11:22 mem=1974.3M) ***
Density distribution unevenness ratio = 1.187%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -668.298 Density 97.22
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-668.298| -668.298|    97.22%|   0:00:00.0| 1986.5M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
|  -1.083|   -1.083|-668.298| -668.298|    97.22%|   0:00:02.0| 1988.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[59]                            |
|  -1.083|   -1.083|-668.345| -668.345|    97.22%|   0:00:01.0| 1988.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[22]                            |
|  -1.083|   -1.083|-668.345| -668.345|    97.22%|   0:00:02.0| 1988.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -1.083|   -1.083|-668.345| -668.345|    97.22%|   0:00:00.0| 1988.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-668.273| -668.273|    97.22%|   0:00:05.0| 2019.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -1.083|   -1.083|-668.273| -668.273|    97.22%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.083|   -1.083|-668.273| -668.273|    97.22%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D   |
|  -1.083|   -1.083|-668.273| -668.273|    97.22%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
|  -1.083|   -1.083|-668.273| -668.273|    97.22%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-668.273| -668.273|    97.22%|   0:00:03.0| 2022.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_9_/D    |
|  -1.083|   -1.083|-668.273| -668.273|    97.22%|   0:00:01.0| 2022.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
|  -1.083|   -1.083|-668.273| -668.273|    97.22%|   0:00:00.0| 2022.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -1.083|   -1.083|-668.273| -668.273|    97.22%|   0:00:00.0| 2022.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_5_/D    |
|  -1.083|   -1.083|-666.273| -666.273|    97.22%|   0:00:01.0| 2022.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -1.083|   -1.083|-665.279| -665.279|    97.22%|   0:00:00.0| 2022.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -1.083|   -1.083|-665.279| -665.279|    97.22%|   0:00:00.0| 2020.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/D                                           |
|  -1.083|   -1.083|-664.922| -664.922|    97.22%|   0:00:01.0| 2012.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/D                                         |
|  -1.083|   -1.083|-664.919| -664.919|    97.23%|   0:00:00.0| 2012.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/D                                         |
|  -1.083|   -1.083|-664.919| -664.919|    97.23%|   0:00:00.0| 2012.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.7 real=0:00:17.0 mem=2012.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.8 real=0:00:17.0 mem=2012.0M) ***
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -664.919 Density 97.23
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 5 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 150 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:17.3 real=0:00:17.0 mem=2012.0M) ***
*** Starting refinePlace (1:11:45 mem=1992.9M) ***
Density distribution unevenness ratio = 1.294%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1992.9MB
Summary Report:
Instances move: 0 (out of 19948 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1992.9MB
*** Finished refinePlace (1:11:46 mem=1992.9M) ***
Density distribution unevenness ratio = 1.185%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -1.083 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -1.0832
        slack threshold: 0.3368
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 761 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.083 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
        design wns: -1.0832
        slack threshold: 0.3368
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 761 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1986.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1986.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1986.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1986.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.006  |
|           TNS (ns):|-664.920 |-664.920 |  0.000  |
|    Violating Paths:|  1332   |  1332   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.092   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.613%
       (97.225% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1986.8M
**optDesign ... cpu = 0:00:56, real = 0:00:55, mem = 1815.0M, totSessionCpu=1:11:49 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 14 05:10:21 2025
#
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC2257_CTS_97 connects to NET FE_USKN2257_CTS_97 at location ( 323.900 183.500 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN2257_CTS_97 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L3_22 connects to NET FE_USKN2251_CTS_96 at location ( 295.700 189.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN2251_CTS_96 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 5 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 5
#  Number of instances resized = 2
#  Total number of placement changes (moved instances are counted twice) = 7
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 25541 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#761/22011 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1473.82 (MB), peak = 1700.62 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 293.420 189.115 ) on M1 for NET FE_USKN2251_CTS_96. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 323.800 184.000 ) on M1 for NET FE_USKN2257_CTS_97. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 517.885 268.300 ) on M1 for NET mac_array_instance/FE_PSN2320_inst_temp_12_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 294.515 219.700 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/FE_OFN62_n2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 282.400 230.800 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/FE_OFN62_n2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 283.760 230.500 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/FE_PSN2318_FE_OFN62_n2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 295.085 219.700 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/FE_PSN2319_FE_OFN62_n2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 517.315 268.300 ) on M1 for NET mac_array_instance/inst_temp[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 543.550 246.700 ) on M1 for NET ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_PSN2321_rd_ptr_2_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 542.805 246.600 ) on M1 for NET ofifo_inst/col_idx_6__fifo_instance/rd_ptr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 524.600 84.600 ) on M1 for NET sfp_instance/FE_OCPN1292_N607. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 525.085 84.700 ) on M1 for NET sfp_instance/FE_PSN2317_FE_OCPN1292_N607. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#13 routed nets are extracted.
#    11 (0.04%) extracted nets are partially routed.
#21998 routed nets are imported.
#3532 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 25543.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 11
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 05:10:25 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 05:10:26 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2152         764       37830    93.08%
#  Metal 2        V        2126         794       37830    25.99%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.78%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15903      13.11%  302640    20.57%
#
#  176 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1476.77 (MB), peak = 1700.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.30 (MB), peak = 1700.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1509.65 (MB), peak = 1700.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3532 (skipped).
#Total number of routable nets = 22011.
#Total number of nets in the design = 25543.
#
#11 routable nets have only global wires.
#22000 routable nets have only detail routed wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#331 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  2                  3               6  
#-------------------------------------------------------------------
#        Total                  2                  3               6  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                176                160           21675  
#-------------------------------------------------------------------
#        Total                176                160           21675  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      3(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411499 um.
#Total half perimeter of net bounding box = 386884 um.
#Total wire length on LAYER M1 = 1743 um.
#Total wire length on LAYER M2 = 111515 um.
#Total wire length on LAYER M3 = 142527 um.
#Total wire length on LAYER M4 = 89302 um.
#Total wire length on LAYER M5 = 37810 um.
#Total wire length on LAYER M6 = 16187 um.
#Total wire length on LAYER M7 = 5124 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141784
#Total number of multi-cut vias = 98192 ( 69.3%)
#Total number of single cut vias = 43592 ( 30.7%)
#Up-Via Summary (total 141784):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42824 ( 62.7%)     25451 ( 37.3%)      68275
#  Metal 2         704 (  1.3%)     55329 ( 98.7%)      56033
#  Metal 3          44 (  0.4%)     12262 ( 99.6%)      12306
#  Metal 4           7 (  0.2%)      3091 ( 99.8%)       3098
#  Metal 5           4 (  0.4%)      1060 ( 99.6%)       1064
#  Metal 6           6 (  1.1%)       565 ( 98.9%)        571
#  Metal 7           3 (  0.7%)       434 ( 99.3%)        437
#-----------------------------------------------------------
#                43592 ( 30.7%)     98192 ( 69.3%)     141784 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 67.2
#Average of max src_to_sink distance for priority net 42.0
#Average of ave src_to_sink distance for priority net 42.0
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1509.75 (MB), peak = 1700.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1474.26 (MB), peak = 1700.62 (MB)
#Start Track Assignment.
#Done with 7 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411502 um.
#Total half perimeter of net bounding box = 386884 um.
#Total wire length on LAYER M1 = 1745 um.
#Total wire length on LAYER M2 = 111514 um.
#Total wire length on LAYER M3 = 142527 um.
#Total wire length on LAYER M4 = 89302 um.
#Total wire length on LAYER M5 = 37811 um.
#Total wire length on LAYER M6 = 16187 um.
#Total wire length on LAYER M7 = 5125 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141784
#Total number of multi-cut vias = 98192 ( 69.3%)
#Total number of single cut vias = 43592 ( 30.7%)
#Up-Via Summary (total 141784):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42824 ( 62.7%)     25451 ( 37.3%)      68275
#  Metal 2         704 (  1.3%)     55329 ( 98.7%)      56033
#  Metal 3          44 (  0.4%)     12262 ( 99.6%)      12306
#  Metal 4           7 (  0.2%)      3091 ( 99.8%)       3098
#  Metal 5           4 (  0.4%)      1060 ( 99.6%)       1064
#  Metal 6           6 (  1.1%)       565 ( 98.9%)        571
#  Metal 7           3 (  0.7%)       434 ( 99.3%)        437
#-----------------------------------------------------------
#                43592 ( 30.7%)     98192 ( 69.3%)     141784 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1520.59 (MB), peak = 1700.62 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 46.16 (MB)
#Total memory = 1520.59 (MB)
#Peak memory = 1700.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.3% of the total area was rechecked for DRC, and 1.0% required routing.
#    number of violations = 126
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           12        0       17        0        3        0        0       32
#	M2           33        3       44        3        0        6        3       92
#	M3            1        1        0        0        0        0        0        2
#	Totals       46        4       61        3        3        6        3      126
#7 out of 153293 instances need to be verified(marked ipoed).
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#    number of violations = 127
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           13        0       17        0        3        0        0       33
#	M2           33        3       44        3        0        6        3       92
#	M3            1        1        0        0        0        0        0        2
#	Totals       47        4       61        3        3        6        3      127
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1524.68 (MB), peak = 1700.62 (MB)
#start 1st optimization iteration ...
#    number of violations = 136
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           13        0       14        0        2        3        0       32
#	M2           36        5       50        4        1        1        4      101
#	M3            2        0        1        0        0        0        0        3
#	Totals       51        5       65        4        3        4        4      136
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1520.83 (MB), peak = 1700.62 (MB)
#start 2nd optimization iteration ...
#    number of violations = 130
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            4        0       21        0        1        1        0       27
#	M2           38        6       46        3        0        3        4      100
#	M3            2        0        1        0        0        0        0        3
#	Totals       44        6       68        3        1        4        4      130
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1524.93 (MB), peak = 1700.62 (MB)
#start 3rd optimization iteration ...
#    number of violations = 151
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            9        0       21        0        2        1        0       33
#	M2           43        3       50        4        0        1        8      109
#	M3            4        4        1        0        0        0        0        9
#	Totals       56        7       72        4        2        2        8      151
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1524.84 (MB), peak = 1700.62 (MB)
#start 4th optimization iteration ...
#    number of violations = 130
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1            3        0       21        0        2        0        1       27
#	M2           34        1       48        6        4        5        1       99
#	M3            3        0        0        0        0        1        0        4
#	Totals       40        1       69        6        6        6        2      130
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1525.20 (MB), peak = 1700.62 (MB)
#start 5th optimization iteration ...
#    number of violations = 129
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   CutSpc      Mar   Others   Totals
#	M1            9       21        0        2        1        0        0       33
#	M2           35       48        4        0        2        4        2       95
#	M3            1        0        0        0        0        0        0        1
#	Totals       45       69        4        2        3        4        2      129
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1531.26 (MB), peak = 1700.62 (MB)
#start 6th optimization iteration ...
#    number of violations = 140
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           10        0       23        0        2        2        0       37
#	M2           34        2       50        4        0        1       10      101
#	M3            1        0        1        0        0        0        0        2
#	Totals       45        2       74        4        2        3       10      140
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1568.61 (MB), peak = 1700.62 (MB)
#start 7th optimization iteration ...
#    number of violations = 136
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           10        0       20        0        2        2        0       34
#	M2           45        6       36        5        0        0        8      100
#	M3            0        1        1        0        0        0        0        2
#	Totals       55        7       57        5        2        2        8      136
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1568.38 (MB), peak = 1700.62 (MB)
#start 8th optimization iteration ...
#    number of violations = 135
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            9        0       22        0        2        1        0       34
#	M2           37        2       48        4        0        2        7      100
#	M3            0        0        1        0        0        0        0        1
#	Totals       46        2       71        4        2        3        7      135
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1564.94 (MB), peak = 1700.62 (MB)
#start 9th optimization iteration ...
#    number of violations = 145
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            7        0       22        0        2        1        0       32
#	M2           38        3       59        4        0        1        7      112
#	M3            0        0        1        0        0        0        0        1
#	Totals       45        3       82        4        2        2        7      145
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1568.76 (MB), peak = 1700.62 (MB)
#start 10th optimization iteration ...
#    number of violations = 144
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            8        0       23        0        2        1        0       34
#	M2           39        3       46        9        0        2        9      108
#	M3            1        0        1        0        0        0        0        2
#	Totals       48        3       70        9        2        3        9      144
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1567.00 (MB), peak = 1700.62 (MB)
#start 11th optimization iteration ...
#    number of violations = 135
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            7       22        0        2        1        0       32
#	M2           36       55        2        0        2        6      101
#	M3            1        1        0        0        0        0        2
#	Totals       44       78        2        2        3        6      135
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1593.37 (MB), peak = 1700.62 (MB)
#start 12th optimization iteration ...
#    number of violations = 140
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            8        0       23        0        2        1        0       34
#	M2           38        5       46        6        0        1        8      104
#	M3            1        0        1        0        0        0        0        2
#	Totals       47        5       70        6        2        2        8      140
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1595.18 (MB), peak = 1700.62 (MB)
#start 13th optimization iteration ...
#    number of violations = 131
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            7        0       22        0        2        1        0       32
#	M2           36        4       41        6        0        2        6       95
#	M3            1        1        2        0        0        0        0        4
#	Totals       44        5       65        6        2        3        6      131
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1597.10 (MB), peak = 1700.62 (MB)
#start 14th optimization iteration ...
#    number of violations = 124
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            9        0       21        0        2        1        0       33
#	M2           34        2       40        4        0        0       11       91
#	Totals       43        2       61        4        2        1       11      124
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1596.64 (MB), peak = 1700.62 (MB)
#start 15th optimization iteration ...
#    number of violations = 139
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            9        0       20        0        2        1        0       32
#	M2           41        4       45        6        0        2        7      105
#	M3            1        1        0        0        0        0        0        2
#	Totals       51        5       65        6        2        3        7      139
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1618.41 (MB), peak = 1700.62 (MB)
#start 16th optimization iteration ...
#    number of violations = 153
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            9        1       20        0        2        2        0       34
#	M2           35        2       61        9        0        2        7      116
#	M3            2        1        0        0        0        0        0        3
#	Totals       46        4       81        9        2        4        7      153
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1677.53 (MB), peak = 1700.62 (MB)
#start 17th optimization iteration ...
#    number of violations = 152
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           11        0       26        0        1        1        0       39
#	M2           34        4       59        6        0        2        6      111
#	M3            1        1        0        0        0        0        0        2
#	Totals       46        5       85        6        1        3        6      152
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1675.48 (MB), peak = 1700.62 (MB)
#start 18th optimization iteration ...
#    number of violations = 139
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           14        0       18        0        2        0        0       34
#	M2           31        5       51        8        0        2        7      104
#	M3            1        0        0        0        0        0        0        1
#	Totals       46        5       69        8        2        2        7      139
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1667.20 (MB), peak = 1700.62 (MB)
#start 19th optimization iteration ...
#    number of violations = 142
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           13        0       15        0        3        0        0       31
#	M2           34        5       53        6        0        3        5      106
#	M3            2        2        1        0        0        0        0        5
#	Totals       49        7       69        6        3        3        5      142
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1661.87 (MB), peak = 1700.62 (MB)
#start 20th optimization iteration ...
#    number of violations = 144
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           12        1       16        0        3        0        0       32
#	M2           33        3       57        7        0        2        8      110
#	M3            2        0        0        0        0        0        0        2
#	Totals       47        4       73        7        3        2        8      144
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1661.14 (MB), peak = 1700.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411472 um.
#Total half perimeter of net bounding box = 386884 um.
#Total wire length on LAYER M1 = 1744 um.
#Total wire length on LAYER M2 = 111505 um.
#Total wire length on LAYER M3 = 142493 um.
#Total wire length on LAYER M4 = 89286 um.
#Total wire length on LAYER M5 = 37833 um.
#Total wire length on LAYER M6 = 16201 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7291 um.
#Total number of vias = 141768
#Total number of multi-cut vias = 97992 ( 69.1%)
#Total number of single cut vias = 43776 ( 30.9%)
#Up-Via Summary (total 141768):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42859 ( 62.8%)     25417 ( 37.2%)      68276
#  Metal 2         796 (  1.4%)     55236 ( 98.6%)      56032
#  Metal 3          91 (  0.7%)     12209 ( 99.3%)      12300
#  Metal 4          17 (  0.5%)      3082 ( 99.5%)       3099
#  Metal 5           5 (  0.5%)      1052 ( 99.5%)       1057
#  Metal 6           4 (  0.7%)       563 ( 99.3%)        567
#  Metal 7           4 (  0.9%)       433 ( 99.1%)        437
#-----------------------------------------------------------
#                43776 ( 30.9%)     97992 ( 69.1%)     141768 
#
#Total number of DRC violations = 144
#Total number of violations on LAYER M1 = 32
#Total number of violations on LAYER M2 = 110
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:01:49
#Elapsed time = 00:01:49
#Increased memory = -23.32 (MB)
#Total memory = 1497.27 (MB)
#Peak memory = 1700.62 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 132
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           11        0       16        0        3        3        0       33
#	M2           34        3       48        3        0        2        7       97
#	M3            1        0        1        0        0        0        0        2
#	Totals       46        3       65        3        3        5        7      132
#cpu time = 00:01:05, elapsed time = 00:01:05, memory = 1493.59 (MB), peak = 1700.62 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 121
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           10        0       16        0        3        3        0       32
#	M2           31        2       41        3        0        4        6       87
#	M3            1        0        1        0        0        0        0        2
#	Totals       42        2       58        3        3        7        6      121
#cpu time = 00:01:05, elapsed time = 00:01:05, memory = 1491.98 (MB), peak = 1700.62 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 121
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           10        0       16        0        3        3        0       32
#	M2           31        2       41        3        0        4        6       87
#	M3            1        0        1        0        0        0        0        2
#	Totals       42        2       58        3        3        7        6      121
#cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1491.14 (MB), peak = 1700.62 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:03:14
#Elapsed time = 00:03:14
#Increased memory = -6.12 (MB)
#Total memory = 1491.14 (MB)
#Peak memory = 1700.62 (MB)
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411478 um.
#Total half perimeter of net bounding box = 386884 um.
#Total wire length on LAYER M1 = 1745 um.
#Total wire length on LAYER M2 = 111511 um.
#Total wire length on LAYER M3 = 142497 um.
#Total wire length on LAYER M4 = 89284 um.
#Total wire length on LAYER M5 = 37830 um.
#Total wire length on LAYER M6 = 16201 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141761
#Total number of multi-cut vias = 97982 ( 69.1%)
#Total number of single cut vias = 43779 ( 30.9%)
#Up-Via Summary (total 141761):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42859 ( 62.8%)     25417 ( 37.2%)      68276
#  Metal 2         799 (  1.4%)     55237 ( 98.6%)      56036
#  Metal 3          90 (  0.7%)     12199 ( 99.3%)      12289
#  Metal 4          16 (  0.5%)      3083 ( 99.5%)       3099
#  Metal 5           7 (  0.7%)      1050 ( 99.3%)       1057
#  Metal 6           4 (  0.7%)       563 ( 99.3%)        567
#  Metal 7           4 (  0.9%)       433 ( 99.1%)        437
#-----------------------------------------------------------
#                43779 ( 30.9%)     97982 ( 69.1%)     141761 
#
#Total number of DRC violations = 121
#Total number of violations on LAYER M1 = 32
#Total number of violations on LAYER M2 = 87
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           10        0       16        0        3        3        0       32
#	M2           31        2       41        3        0        4        6       87
#	M3            1        0        1        0        0        0        0        2
#	Totals       42        2       58        3        3        7        6      121
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1481.92 (MB), peak = 1700.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411478 um.
#Total half perimeter of net bounding box = 386884 um.
#Total wire length on LAYER M1 = 1745 um.
#Total wire length on LAYER M2 = 111511 um.
#Total wire length on LAYER M3 = 142497 um.
#Total wire length on LAYER M4 = 89284 um.
#Total wire length on LAYER M5 = 37830 um.
#Total wire length on LAYER M6 = 16201 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141761
#Total number of multi-cut vias = 97982 ( 69.1%)
#Total number of single cut vias = 43779 ( 30.9%)
#Up-Via Summary (total 141761):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42859 ( 62.8%)     25417 ( 37.2%)      68276
#  Metal 2         799 (  1.4%)     55237 ( 98.6%)      56036
#  Metal 3          90 (  0.7%)     12199 ( 99.3%)      12289
#  Metal 4          16 (  0.5%)      3083 ( 99.5%)       3099
#  Metal 5           7 (  0.7%)      1050 ( 99.3%)       1057
#  Metal 6           4 (  0.7%)       563 ( 99.3%)        567
#  Metal 7           4 (  0.9%)       433 ( 99.1%)        437
#-----------------------------------------------------------
#                43779 ( 30.9%)     97982 ( 69.1%)     141761 
#
#Total number of DRC violations = 121
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 32
#Total number of violations on LAYER M2 = 87
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#4.86% of area are rerouted by ECO routing.
#    number of violations = 124
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           10        0       16        0        3        3        0       32
#	M2           34        2       41        3        0        4        6       90
#	M3            1        0        1        0        0        0        0        2
#	Totals       45        2       58        3        3        7        6      124
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1483.72 (MB), peak = 1700.62 (MB)
#    number of violations = 120
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           10        0       16        0        3        3        0       32
#	M2           31        2       41        3        0        3        6       86
#	M3            1        0        1        0        0        0        0        2
#	Totals       42        2       58        3        3        6        6      120
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1487.61 (MB), peak = 1700.62 (MB)
#CELL_VIEW core,init has 120 DRC violations
#Total number of DRC violations = 120
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 32
#Total number of violations on LAYER M2 = 86
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 176
#Total wire length = 411478 um.
#Total half perimeter of net bounding box = 386884 um.
#Total wire length on LAYER M1 = 1745 um.
#Total wire length on LAYER M2 = 111511 um.
#Total wire length on LAYER M3 = 142497 um.
#Total wire length on LAYER M4 = 89284 um.
#Total wire length on LAYER M5 = 37830 um.
#Total wire length on LAYER M6 = 16201 um.
#Total wire length on LAYER M7 = 5118 um.
#Total wire length on LAYER M8 = 7292 um.
#Total number of vias = 141761
#Total number of multi-cut vias = 98217 ( 69.3%)
#Total number of single cut vias = 43544 ( 30.7%)
#Up-Via Summary (total 141761):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       42818 ( 62.7%)     25458 ( 37.3%)      68276
#  Metal 2         684 (  1.2%)     55352 ( 98.8%)      56036
#  Metal 3          36 (  0.3%)     12253 ( 99.7%)      12289
#  Metal 4           1 (  0.0%)      3098 (100.0%)       3099
#  Metal 5           0 (  0.0%)      1057 (100.0%)       1057
#  Metal 6           2 (  0.4%)       565 ( 99.6%)        567
#  Metal 7           3 (  0.7%)       434 ( 99.3%)        437
#-----------------------------------------------------------
#                43544 ( 30.7%)     98217 ( 69.3%)     141761 
#
#detailRoute Statistics:
#Cpu time = 00:05:08
#Elapsed time = 00:05:08
#Increased memory = -34.71 (MB)
#Total memory = 1485.88 (MB)
#Peak memory = 1700.62 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 25543 NETS and 0 SPECIALNETS signatures
#Created 153294 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.54 (MB), peak = 1700.62 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1491.75 (MB), peak = 1700.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:17
#Elapsed time = 00:05:16
#Increased memory = -43.57 (MB)
#Total memory = 1439.86 (MB)
#Peak memory = 1700.62 (MB)
#Number of warnings = 37
#Total number of warnings = 296
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 05:15:38 2025
#
**optDesign ... cpu = 0:06:13, real = 0:06:12, mem = 1791.1M, totSessionCpu=1:17:06 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=153293 and nets=25543 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/core_26302_41vvEm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1791.1M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1840.0M)
Extracted 20.0006% (CPU Time= 0:00:00.7  MEM= 1840.0M)
Extracted 30.0007% (CPU Time= 0:00:00.8  MEM= 1840.0M)
Extracted 40.0007% (CPU Time= 0:00:00.9  MEM= 1840.0M)
Extracted 50.0008% (CPU Time= 0:00:01.2  MEM= 1844.0M)
Extracted 60.0008% (CPU Time= 0:00:01.6  MEM= 1844.0M)
Extracted 70.0009% (CPU Time= 0:00:01.9  MEM= 1844.0M)
Extracted 80.0009% (CPU Time= 0:00:02.0  MEM= 1844.0M)
Extracted 90.001% (CPU Time= 0:00:02.2  MEM= 1844.0M)
Extracted 100% (CPU Time= 0:00:02.7  MEM= 1844.0M)
Number of Extracted Resistors     : 359883
Number of Extracted Ground Cap.   : 356308
Number of Extracted Coupling Cap. : 570064
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1832.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:03.0  MEM: 1831.965M)
**optDesign ... cpu = 0:06:16, real = 0:06:15, mem = 1791.1M, totSessionCpu=1:17:09 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 25543,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1885.28 CPU=0:00:05.2 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_26302_ieng6-ece-04.ucsd.edu_ttalapaneni_Mulofl/.AAE_Ssejtn/.AAE_26302/waveform.data...
*** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 1885.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 25543,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1861.32 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1861.3M) ***
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:11.0 totSessionCpu=1:17:20 mem=1861.3M)
**optDesign ... cpu = 0:06:27, real = 0:06:26, mem = 1791.5M, totSessionCpu=1:17:20 **
*** Timing NOT met, worst failing slack is -1.083
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -664.466 Density 97.22
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.083|   -1.083|-664.466| -664.466|    97.22%|   0:00:00.0| 2028.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
|  -1.083|   -1.083|-664.466| -664.466|    97.22%|   0:00:00.0| 2028.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[22]                            |
|  -1.083|   -1.083|-664.466| -664.466|    97.22%|   0:00:00.0| 2028.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -1.083|   -1.083|-664.466| -664.466|    97.22%|   0:00:01.0| 2028.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -1.083|   -1.083|-664.466| -664.466|    97.22%|   0:00:00.0| 2028.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
|  -1.083|   -1.083|-664.466| -664.466|    97.22%|   0:00:00.0| 2028.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_9_/D    |
|  -1.083|   -1.083|-664.466| -664.466|    97.22%|   0:00:00.0| 2028.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
|  -1.083|   -1.083|-664.466| -664.466|    97.22%|   0:00:01.0| 2028.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_36_/D                                           |
|  -1.083|   -1.083|-664.466| -664.466|    97.22%|   0:00:00.0| 2028.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=2028.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=2028.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 150 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2028.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:06:33, real = 0:06:32, mem = 1879.8M, totSessionCpu=1:17:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1879.75M, totSessionCpu=1:17:27 .
**optDesign ... cpu = 0:06:34, real = 0:06:32, mem = 1879.8M, totSessionCpu=1:17:27 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1390.37MB/1390.37MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1390.70MB/1390.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1390.75MB/1390.75MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT)
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 10%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 20%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 30%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 40%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 50%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 60%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 70%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 80%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 90%

Finished Levelizing
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT)

Starting Activity Propagation
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT)
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 10%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 20%
2025-Mar-14 05:16:00 (2025-Mar-14 12:16:00 GMT): 30%

Finished Activity Propagation
2025-Mar-14 05:16:01 (2025-Mar-14 12:16:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1391.55MB/1391.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 05:16:01 (2025-Mar-14 12:16:01 GMT)
 ... Calculating switching power
2025-Mar-14 05:16:01 (2025-Mar-14 12:16:01 GMT): 10%
2025-Mar-14 05:16:01 (2025-Mar-14 12:16:01 GMT): 20%
2025-Mar-14 05:16:01 (2025-Mar-14 12:16:01 GMT): 30%
2025-Mar-14 05:16:01 (2025-Mar-14 12:16:01 GMT): 40%
2025-Mar-14 05:16:01 (2025-Mar-14 12:16:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 05:16:01 (2025-Mar-14 12:16:01 GMT): 60%
2025-Mar-14 05:16:02 (2025-Mar-14 12:16:02 GMT): 70%
2025-Mar-14 05:16:02 (2025-Mar-14 12:16:02 GMT): 80%
2025-Mar-14 05:16:02 (2025-Mar-14 12:16:02 GMT): 90%

Finished Calculating power
2025-Mar-14 05:16:03 (2025-Mar-14 12:16:03 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1392.68MB/1392.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1392.68MB/1392.68MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1392.71MB/1392.71MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 05:16:03 (2025-Mar-14 12:16:03 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.69373736 	   61.5733%
Total Switching Power:      32.43729870 	   37.1975%
Total Leakage Power:         1.07188629 	    1.2292%
Total Power:                87.20292266
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.02       1.577      0.1489       21.74       24.94
Macro                                  0      0.7673       0.178      0.9453       1.084
IO                                     0           0           0           0           0
Combinational                      30.28       26.09      0.7216        57.1       65.48
Clock (Combinational)               3.39       4.002     0.02345       7.416       8.505
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              53.69       32.44       1.072        87.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.69       32.44       1.072        87.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 3.39       4.002     0.02345       7.416       8.505
-----------------------------------------------------------------------------------------
Total                               3.39       4.002     0.02345       7.416       8.505
-----------------------------------------------------------------------------------------
Total leakage power = 1.07189 mW
Cell usage statistics:  
Library tcbn65gpluswc , 153290 cells ( 100.000000%) , 1.07189 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1397.76MB/1397.76MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:06:38, real = 0:06:37, mem = 1879.8M, totSessionCpu=1:17:31 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:39, real = 0:06:38, mem = 1879.8M, totSessionCpu=1:17:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1937.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1937.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1937.0M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1881.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1881.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.083  | -1.083  |  0.007  |
|           TNS (ns):|-664.464 |-664.464 |  0.000  |
|    Violating Paths:|  1335   |  1335   |    0    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.008   |      1 (1)       |
|   max_tran     |      1 (19)      |   -0.090   |      1 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.613%
       (97.225% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1881.8M
**optDesign ... cpu = 0:06:40, real = 0:06:40, mem = 1879.8M, totSessionCpu=1:17:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.26302 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 297 markers are saved ...
... 103 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1879.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1967.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.1  MEM: 130.1M)

<CMD> verify_drc -report report.txt
 *** Starting Verify DRC (MEM: 2097.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 4
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:05.5  ELAPSED TIME: 5.00  MEM: 115.2M) ***

<CMD> fit
<CMD> zoomBox 154.949 206.704 226.525 184.744
<CMD> zoomBox 165.656 196.412 220.572 190.548
<CMD> fit
<CMD> zoomBox 26.439 226.225 233.845 167.663
<CMD> zoomBox 164.195 200.870 224.061 187.481
<CMD> zoomBox 210.721 200.102 220.716 190.590
<CMD> zoomBox 210.842 199.367 220.330 191.494

*** Memory Usage v#1 (Current mem = 2112.867M, initial mem = 152.258M) ***
*** Message Summary: 20214 warning(s), 19 error(s)

--- Ending "Innovus" (totcpu=2:40:21, real=9:46:40, mem=2112.9M) ---
