
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-KS8LRTD

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202209synp2, Build 096R, Built Mar  8 2023 09:13:24, @

Modified Files: 5
FID:  path (prevtimestamp, timestamp)
18       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\io_unit.v (2025-07-31 15:17:56, 2025-07-31 15:41:53)
19       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\latch_unit.v (2025-07-31 15:17:56, 2025-07-31 15:41:01)
20       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\nand_apb_wrapper.v (2025-07-31 15:17:56, 2025-07-31 15:40:04)
21       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\nand_master.v (2025-07-31 15:17:56, 2025-07-31 15:47:25)
22       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\onfi_package.v (2025-07-31 15:17:56, 2025-07-31 15:46:55)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
18       work.io_unit.verilog may have changed because the following files changed:
                        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\io_unit.v (2025-07-31 15:17:56, 2025-07-31 15:41:53) <-- (module definition)
                        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\nand_apb_wrapper.v (2025-07-31 15:17:56, 2025-07-31 15:40:04) <-- (may instantiate this module)
                        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\nand_master.v (2025-07-31 15:17:56, 2025-07-31 15:47:25) <-- (may instantiate this module)
19       work.latch_unit.verilog may have changed because the following files changed:
                        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\latch_unit.v (2025-07-31 15:17:56, 2025-07-31 15:41:01) <-- (module definition)
                        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\nand_apb_wrapper.v (2025-07-31 15:17:56, 2025-07-31 15:40:04) <-- (may instantiate this module)
                        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\nand_master.v (2025-07-31 15:17:56, 2025-07-31 15:47:25) <-- (may instantiate this module)
20       work.nand_apb_wrapper.verilog may have changed because the following files changed:
                        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\nand_apb_wrapper.v (2025-07-31 15:17:56, 2025-07-31 15:40:04) <-- (module definition)
21       work.nand_master.verilog may have changed because the following files changed:
                        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\nand_apb_wrapper.v (2025-07-31 15:17:56, 2025-07-31 15:40:04) <-- (may instantiate this module)
                        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\hdl\nand_master.v (2025-07-31 15:17:56, 2025-07-31 15:47:25) <-- (module definition)

*******************************************************************
Unmodified files: 18
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\smartfusion2.v (2023-03-17 16:33:55)
1        C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\vlog\hypermods.v (2023-03-17 16:33:58)
2        C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\vlog\scemi_objects.v (2023-03-17 16:33:58)
3        C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2023-03-17 16:33:58)
4        C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\vlog\umr_capim.v (2023-03-17 16:33:58)
5        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v (2025-04-07 23:52:57)
6        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v (2025-04-07 23:52:57)
7        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v (2025-04-07 23:52:57)
8        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2025-04-15 21:58:59)
9        C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2025-04-15 21:58:59)
10       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2025-04-15 21:59:00)
11       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\work\CoreAPB3_C0\CoreAPB3_C0.v (2025-07-31 15:20:23)
12       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\work\NAND_FLASH\NAND_FLASH.v (2025-07-31 15:22:37)
13       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\work\NAND_FLASH_sb\CCC_0\NAND_FLASH_sb_CCC_0_FCCC.v (2025-07-31 15:22:08)
14       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\work\NAND_FLASH_sb\FABOSC_0\NAND_FLASH_sb_FABOSC_0_OSC.v (2025-07-31 15:22:09)
15       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\work\NAND_FLASH_sb\NAND_FLASH_sb.v (2025-07-31 15:22:09)
16       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\work\NAND_FLASH_sb_MSS\NAND_FLASH_sb_MSS.v (2025-07-31 15:18:38)
17       C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\component\work\NAND_FLASH_sb_MSS\NAND_FLASH_sb_MSS_syn.v (2025-07-31 15:18:37)

*******************************************************************
Unchanged modules: 18
MID:  lib.cell.view
0        COREAPB3_LIB.COREAPB3_MUXPTOB3.verilog
1        COREAPB3_LIB.CoreAPB3.verilog
2        COREAPB3_LIB.coreapb3_iaddr_reg.verilog
3        work.CoreAPB3_C0.verilog
4        work.CoreResetP.verilog
5        work.MSS_050.verilog
6        work.NAND_FLASH.verilog
7        work.NAND_FLASH_sb.verilog
8        work.NAND_FLASH_sb_CCC_0_FCCC.verilog
9        work.NAND_FLASH_sb_FABOSC_0_OSC.verilog
10       work.NAND_FLASH_sb_MSS.verilog
11       work.RCOSC_1MHZ.verilog
12       work.RCOSC_1MHZ_FAB.verilog
13       work.RCOSC_25_50MHZ.verilog
14       work.RCOSC_25_50MHZ_FAB.verilog
15       work.XTLOSC.verilog
16       work.XTLOSC_FAB.verilog
17       work.coreresetp_pcie_hotreset.verilog
