#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jun 06 04:07:10 2023
# Process ID: 36916
# Current directory: D:/My_31CPU_post
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30348 D:\My_31CPU_post\My_31CPU_post.xpr
# Log file: D:/My_31CPU_post/vivado.log
# Journal file: D:/My_31CPU_post\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/My_31CPU_post/My_31CPU_post.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/ALU.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/CPU.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Controler.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Controler.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/DMEM.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/DMEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Decoder.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Divider.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/IMEM.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/IMEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/PC.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/sccomp_dataflow.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/sccomp_dataflow.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/seg7x16.v" into library work [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/seg7x16.v:1]
[Tue Jun 06 04:07:36 2023] Launched synth_1...
Run output will be captured here: D:/My_31CPU_post/My_31CPU_post.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Jun 06 04:08:35 2023] Launched impl_1...
Run output will be captured here: D:/My_31CPU_post/My_31CPU_post.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1073.902 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1073.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1209.859 ; gain = 291.406
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
add_files -fileset constrs_1 -norecurse D:/My_31CPU_post/CPU.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 06 04:10:29 2023] Launched synth_1...
Run output will be captured here: D:/My_31CPU_post/My_31CPU_post.runs/synth_1/runme.log
[Tue Jun 06 04:10:29 2023] Launched impl_1...
Run output will be captured here: D:/My_31CPU_post/My_31CPU_post.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709840A
set_property PROGRAM.FILE {D:/My_31CPU_post/My_31CPU_post.runs/impl_1/sccomp_dataflow.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/My_31CPU_post/My_31CPU_post.runs/impl_1/sccomp_dataflow.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 06 04:15:33 2023...
