ARM GAS  /tmp/ccOu06Ko.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.timer_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	timer_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	timer_deinit:
  25              	.LVL0:
  26              	.LFB116:
  27              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \file    gd32f30x_timer.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief   TIMER driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
ARM GAS  /tmp/ccOu06Ko.s 			page 2


  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #include "gd32f30x_timer.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      deinit a TIMER
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_deinit(uint32_t timer_periph)
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
  28              		.loc 1 47 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 47 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(timer_periph){
  38              		.loc 1 48 5 is_stmt 1 view .LVU2
  39 0002 334B     		ldr	r3, .L16
  40 0004 9842     		cmp	r0, r3
  41 0006 59D0     		beq	.L2
  42 0008 20D8     		bhi	.L3
  43 000a A3F50063 		sub	r3, r3, #2048
  44 000e 9842     		cmp	r0, r3
  45 0010 4BD0     		beq	.L4
  46 0012 0BD9     		bls	.L14
  47 0014 2F4B     		ldr	r3, .L16+4
  48 0016 9842     		cmp	r0, r3
  49 0018 3DD1     		bne	.L1
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER0 */
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER1:
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER1 */
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER2:
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER2 */
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER3:
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER3 */
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
ARM GAS  /tmp/ccOu06Ko.s 			page 3


  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER4:
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER4 */
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  50              		.loc 1 71 9 view .LVU3
  51 001a 40F20340 		movw	r0, #1027
  52              	.LVL1:
  53              		.loc 1 71 9 is_stmt 0 view .LVU4
  54 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  55              	.LVL2:
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  56              		.loc 1 72 9 is_stmt 1 view .LVU5
  57 0022 40F20340 		movw	r0, #1027
  58 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  59              	.LVL3:
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  60              		.loc 1 73 9 view .LVU6
  61 002a 34E0     		b	.L1
  62              	.LVL4:
  63              	.L14:
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  64              		.loc 1 48 5 is_stmt 0 view .LVU7
  65 002c B0F1804F 		cmp	r0, #1073741824
  66 0030 32D0     		beq	.L6
  67 0032 A3F58063 		sub	r3, r3, #1024
  68 0036 9842     		cmp	r0, r3
  69 0038 2DD1     		bne	.L1
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  70              		.loc 1 61 9 is_stmt 1 view .LVU8
  71 003a 40F20140 		movw	r0, #1025
  72              	.LVL5:
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  73              		.loc 1 61 9 is_stmt 0 view .LVU9
  74 003e FFF7FEFF 		bl	rcu_periph_reset_enable
  75              	.LVL6:
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  76              		.loc 1 62 9 is_stmt 1 view .LVU10
  77 0042 40F20140 		movw	r0, #1025
  78 0046 FFF7FEFF 		bl	rcu_periph_reset_disable
  79              	.LVL7:
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER3:
  80              		.loc 1 63 9 view .LVU11
  81 004a 24E0     		b	.L1
  82              	.LVL8:
  83              	.L3:
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  84              		.loc 1 48 5 is_stmt 0 view .LVU12
  85 004c 224B     		ldr	r3, .L16+8
  86 004e 9842     		cmp	r0, r3
  87 0050 19D0     		beq	.L10
  88 0052 03F50063 		add	r3, r3, #2048
  89 0056 9842     		cmp	r0, r3
  90 0058 08D1     		bne	.L15
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER5:
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER5 */
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
ARM GAS  /tmp/ccOu06Ko.s 			page 4


  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER6:
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER6 */
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER7:
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER7 */
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  91              		.loc 1 86 9 is_stmt 1 view .LVU13
  92 005a 40F20D30 		movw	r0, #781
  93              	.LVL9:
  94              		.loc 1 86 9 is_stmt 0 view .LVU14
  95 005e FFF7FEFF 		bl	rcu_periph_reset_enable
  96              	.LVL10:
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  97              		.loc 1 87 9 is_stmt 1 view .LVU15
  98 0062 40F20D30 		movw	r0, #781
  99 0066 FFF7FEFF 		bl	rcu_periph_reset_disable
 100              	.LVL11:
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 101              		.loc 1 88 9 view .LVU16
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #ifndef GD32F30X_HD
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER8:
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER8 */
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER9:
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER9 */
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER10:
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER10 */
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER11:
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER11 */
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER12:
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER12 */
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER13:
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER13 */
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #endif /* GD32F30X_HD */
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
ARM GAS  /tmp/ccOu06Ko.s 			page 5


 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 102              		.loc 1 124 1 is_stmt 0 view .LVU17
 103 006a 14E0     		b	.L1
 104              	.LVL12:
 105              	.L15:
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
 106              		.loc 1 48 5 view .LVU18
 107 006c A3F59033 		sub	r3, r3, #73728
 108 0070 9842     		cmp	r0, r3
 109 0072 10D1     		bne	.L1
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 110              		.loc 1 81 9 is_stmt 1 view .LVU19
 111 0074 40F20540 		movw	r0, #1029
 112              	.LVL13:
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 113              		.loc 1 81 9 is_stmt 0 view .LVU20
 114 0078 FFF7FEFF 		bl	rcu_periph_reset_enable
 115              	.LVL14:
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 116              		.loc 1 82 9 is_stmt 1 view .LVU21
 117 007c 40F20540 		movw	r0, #1029
 118 0080 FFF7FEFF 		bl	rcu_periph_reset_disable
 119              	.LVL15:
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER7:
 120              		.loc 1 83 9 view .LVU22
 121 0084 07E0     		b	.L1
 122              	.LVL16:
 123              	.L10:
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 124              		.loc 1 51 9 view .LVU23
 125 0086 40F20B30 		movw	r0, #779
 126              	.LVL17:
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 127              		.loc 1 51 9 is_stmt 0 view .LVU24
 128 008a FFF7FEFF 		bl	rcu_periph_reset_enable
 129              	.LVL18:
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 130              		.loc 1 52 9 is_stmt 1 view .LVU25
 131 008e 40F20B30 		movw	r0, #779
 132 0092 FFF7FEFF 		bl	rcu_periph_reset_disable
 133              	.LVL19:
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER1:
 134              		.loc 1 53 9 view .LVU26
 135              	.L1:
 136              		.loc 1 124 1 is_stmt 0 view .LVU27
 137 0096 08BD     		pop	{r3, pc}
 138              	.LVL20:
 139              	.L6:
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 140              		.loc 1 56 9 is_stmt 1 view .LVU28
 141 0098 4FF48060 		mov	r0, #1024
 142              	.LVL21:
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 143              		.loc 1 56 9 is_stmt 0 view .LVU29
 144 009c FFF7FEFF 		bl	rcu_periph_reset_enable
 145              	.LVL22:
ARM GAS  /tmp/ccOu06Ko.s 			page 6


  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 146              		.loc 1 57 9 is_stmt 1 view .LVU30
 147 00a0 4FF48060 		mov	r0, #1024
 148 00a4 FFF7FEFF 		bl	rcu_periph_reset_disable
 149              	.LVL23:
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER2:
 150              		.loc 1 58 9 view .LVU31
 151 00a8 F5E7     		b	.L1
 152              	.LVL24:
 153              	.L4:
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 154              		.loc 1 66 9 view .LVU32
 155 00aa 40F20240 		movw	r0, #1026
 156              	.LVL25:
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 157              		.loc 1 66 9 is_stmt 0 view .LVU33
 158 00ae FFF7FEFF 		bl	rcu_periph_reset_enable
 159              	.LVL26:
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 160              		.loc 1 67 9 is_stmt 1 view .LVU34
 161 00b2 40F20240 		movw	r0, #1026
 162 00b6 FFF7FEFF 		bl	rcu_periph_reset_disable
 163              	.LVL27:
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER4:
 164              		.loc 1 68 9 view .LVU35
 165 00ba ECE7     		b	.L1
 166              	.LVL28:
 167              	.L2:
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 168              		.loc 1 76 9 view .LVU36
 169 00bc 40F20440 		movw	r0, #1028
 170              	.LVL29:
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 171              		.loc 1 76 9 is_stmt 0 view .LVU37
 172 00c0 FFF7FEFF 		bl	rcu_periph_reset_enable
 173              	.LVL30:
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 174              		.loc 1 77 9 is_stmt 1 view .LVU38
 175 00c4 40F20440 		movw	r0, #1028
 176 00c8 FFF7FEFF 		bl	rcu_periph_reset_disable
 177              	.LVL31:
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER6:
 178              		.loc 1 78 9 view .LVU39
 179 00cc E3E7     		b	.L1
 180              	.L17:
 181 00ce 00BF     		.align	2
 182              	.L16:
 183 00d0 00100040 		.word	1073745920
 184 00d4 000C0040 		.word	1073744896
 185 00d8 002C0140 		.word	1073818624
 186              		.cfi_endproc
 187              	.LFE116:
 189              		.section	.text.timer_struct_para_init,"ax",%progbits
 190              		.align	1
 191              		.global	timer_struct_para_init
 192              		.syntax unified
 193              		.thumb
ARM GAS  /tmp/ccOu06Ko.s 			page 7


 194              		.thumb_func
 196              	timer_struct_para_init:
 197              	.LVL32:
 198              	.LFB117:
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  initpara: init parameter struct
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_struct_para_init(timer_parameter_struct* initpara)
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 199              		.loc 1 133 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		@ link register save eliminated.
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the init parameter struct member with the default value */
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->prescaler         = 0U;
 204              		.loc 1 135 5 view .LVU41
 205              		.loc 1 135 33 is_stmt 0 view .LVU42
 206 0000 0023     		movs	r3, #0
 207 0002 0380     		strh	r3, [r0]	@ movhi
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 208              		.loc 1 136 5 is_stmt 1 view .LVU43
 209              		.loc 1 136 33 is_stmt 0 view .LVU44
 210 0004 4380     		strh	r3, [r0, #2]	@ movhi
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 211              		.loc 1 137 5 is_stmt 1 view .LVU45
 212              		.loc 1 137 33 is_stmt 0 view .LVU46
 213 0006 8380     		strh	r3, [r0, #4]	@ movhi
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->period            = 65535U;
 214              		.loc 1 138 5 is_stmt 1 view .LVU47
 215              		.loc 1 138 33 is_stmt 0 view .LVU48
 216 0008 4FF6FF72 		movw	r2, #65535
 217 000c 8260     		str	r2, [r0, #8]
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 218              		.loc 1 139 5 is_stmt 1 view .LVU49
 219              		.loc 1 139 33 is_stmt 0 view .LVU50
 220 000e C380     		strh	r3, [r0, #6]	@ movhi
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->repetitioncounter = 0U;
 221              		.loc 1 140 5 is_stmt 1 view .LVU51
 222              		.loc 1 140 33 is_stmt 0 view .LVU52
 223 0010 0373     		strb	r3, [r0, #12]
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 224              		.loc 1 141 1 view .LVU53
 225 0012 7047     		bx	lr
 226              		.cfi_endproc
 227              	.LFE117:
 229              		.section	.text.timer_init,"ax",%progbits
 230              		.align	1
 231              		.global	timer_init
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 236              	timer_init:
ARM GAS  /tmp/ccOu06Ko.s 			page 8


 237              	.LVL33:
 238              	.LFB118:
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER counter
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  initpara: init parameter struct
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   prescaler: prescaler value of the counter clock, 0~65535
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   alignedmode: TIMER_COUNTER_EDGE, TIMER_COUNTER_CENTER_DOWN, TIMER_COUNTER_CENTER_
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   counterdirection: TIMER_COUNTER_UP, TIMER_COUNTER_DOWN
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   period: counter auto reload value, 0~65535
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   clockdivision: TIMER_CKDIV_DIV1, TIMER_CKDIV_DIV2, TIMER_CKDIV_DIV4
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   repetitioncounter: counter repetition value, 0~255
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 239              		.loc 1 157 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		@ link register save eliminated.
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the counter prescaler value */
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 244              		.loc 1 159 5 view .LVU55
 245              		.loc 1 159 49 is_stmt 0 view .LVU56
 246 0000 0B88     		ldrh	r3, [r1]
 247              		.loc 1 159 29 view .LVU57
 248 0002 8362     		str	r3, [r0, #40]
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the counter direction and aligned mode */
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 249              		.loc 1 162 5 is_stmt 1 view .LVU58
 250              		.loc 1 162 7 is_stmt 0 view .LVU59
 251 0004 204B     		ldr	r3, .L25
 252 0006 9842     		cmp	r0, r3
 253 0008 12D0     		beq	.L20
 254              		.loc 1 162 33 discriminator 1 view .LVU60
 255 000a B0F1804F 		cmp	r0, #1073741824
 256 000e 0FD0     		beq	.L20
 257              		.loc 1 162 61 discriminator 2 view .LVU61
 258 0010 A3F59433 		sub	r3, r3, #75776
 259 0014 9842     		cmp	r0, r3
 260 0016 0BD0     		beq	.L20
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) || (TIMER7 == timer_periph)){
 261              		.loc 1 163 9 view .LVU62
 262 0018 03F58063 		add	r3, r3, #1024
 263 001c 9842     		cmp	r0, r3
 264 001e 07D0     		beq	.L20
 265              		.loc 1 163 37 discriminator 1 view .LVU63
 266 0020 03F58063 		add	r3, r3, #1024
 267 0024 9842     		cmp	r0, r3
 268 0026 03D0     		beq	.L20
 269              		.loc 1 163 65 discriminator 2 view .LVU64
 270 0028 03F59433 		add	r3, r3, #75776
 271 002c 9842     		cmp	r0, r3
ARM GAS  /tmp/ccOu06Ko.s 			page 9


 272 002e 0BD1     		bne	.L21
 273              	.L20:
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)(TIMER_CTL0_DIR|TIMER_CTL0_CAM);
 274              		.loc 1 164 9 is_stmt 1 view .LVU65
 275              		.loc 1 164 34 is_stmt 0 view .LVU66
 276 0030 0368     		ldr	r3, [r0]
 277 0032 23F07003 		bic	r3, r3, #112
 278 0036 0360     		str	r3, [r0]
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 279              		.loc 1 165 9 is_stmt 1 view .LVU67
 280              		.loc 1 165 34 is_stmt 0 view .LVU68
 281 0038 0368     		ldr	r3, [r0]
 282              		.loc 1 165 55 view .LVU69
 283 003a 4A88     		ldrh	r2, [r1, #2]
 284              		.loc 1 165 34 view .LVU70
 285 003c 1343     		orrs	r3, r3, r2
 286 003e 0360     		str	r3, [r0]
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 287              		.loc 1 166 9 is_stmt 1 view .LVU71
 288              		.loc 1 166 34 is_stmt 0 view .LVU72
 289 0040 0368     		ldr	r3, [r0]
 290              		.loc 1 166 55 view .LVU73
 291 0042 8A88     		ldrh	r2, [r1, #4]
 292              		.loc 1 166 34 view .LVU74
 293 0044 1343     		orrs	r3, r3, r2
 294 0046 0360     		str	r3, [r0]
 295              	.L21:
 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the autoreload value */
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 296              		.loc 1 170 5 is_stmt 1 view .LVU75
 297              		.loc 1 170 49 is_stmt 0 view .LVU76
 298 0048 8B68     		ldr	r3, [r1, #8]
 299              		.loc 1 170 29 view .LVU77
 300 004a C362     		str	r3, [r0, #44]
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)){
 301              		.loc 1 172 5 is_stmt 1 view .LVU78
 302              		.loc 1 172 7 is_stmt 0 view .LVU79
 303 004c 0F4B     		ldr	r3, .L25+4
 304 004e 9842     		cmp	r0, r3
 305 0050 0BD0     		beq	.L22
 306              		.loc 1 172 33 discriminator 1 view .LVU80
 307 0052 03F58063 		add	r3, r3, #1024
 308 0056 9842     		cmp	r0, r3
 309 0058 07D0     		beq	.L22
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CKDIV bit */
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 310              		.loc 1 174 9 is_stmt 1 view .LVU81
 311              		.loc 1 174 34 is_stmt 0 view .LVU82
 312 005a 0368     		ldr	r3, [r0]
 313 005c 23F44073 		bic	r3, r3, #768
 314 0060 0360     		str	r3, [r0]
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 315              		.loc 1 175 9 is_stmt 1 view .LVU83
 316              		.loc 1 175 34 is_stmt 0 view .LVU84
ARM GAS  /tmp/ccOu06Ko.s 			page 10


 317 0062 0368     		ldr	r3, [r0]
 318              		.loc 1 175 55 view .LVU85
 319 0064 CA88     		ldrh	r2, [r1, #6]
 320              		.loc 1 175 34 view .LVU86
 321 0066 1343     		orrs	r3, r3, r2
 322 0068 0360     		str	r3, [r0]
 323              	.L22:
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 324              		.loc 1 178 5 is_stmt 1 view .LVU87
 325              		.loc 1 178 7 is_stmt 0 view .LVU88
 326 006a 074B     		ldr	r3, .L25
 327 006c 9842     		cmp	r0, r3
 328 006e 03D0     		beq	.L23
 329              		.loc 1 178 33 discriminator 1 view .LVU89
 330 0070 03F50063 		add	r3, r3, #2048
 331 0074 9842     		cmp	r0, r3
 332 0076 01D1     		bne	.L24
 333              	.L23:
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure the repetition counter value */
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 334              		.loc 1 180 9 is_stmt 1 view .LVU90
 335              		.loc 1 180 54 is_stmt 0 view .LVU91
 336 0078 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 337              		.loc 1 180 34 view .LVU92
 338 007a 0363     		str	r3, [r0, #48]
 339              	.L24:
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* generate an update event */
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 340              		.loc 1 184 5 is_stmt 1 view .LVU93
 341              		.loc 1 184 31 is_stmt 0 view .LVU94
 342 007c 4369     		ldr	r3, [r0, #20]
 343 007e 43F00103 		orr	r3, r3, #1
 344 0082 4361     		str	r3, [r0, #20]
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 345              		.loc 1 185 1 view .LVU95
 346 0084 7047     		bx	lr
 347              	.L26:
 348 0086 00BF     		.align	2
 349              	.L25:
 350 0088 002C0140 		.word	1073818624
 351 008c 00100040 		.word	1073745920
 352              		.cfi_endproc
 353              	.LFE118:
 355              		.section	.text.timer_enable,"ax",%progbits
 356              		.align	1
 357              		.global	timer_enable
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	timer_enable:
 363              	.LVL34:
 364              	.LFB119:
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
ARM GAS  /tmp/ccOu06Ko.s 			page 11


 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable a TIMER
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_enable(uint32_t timer_periph)
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 365              		.loc 1 194 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 370              		.loc 1 195 5 view .LVU97
 371              		.loc 1 195 30 is_stmt 0 view .LVU98
 372 0000 0368     		ldr	r3, [r0]
 373 0002 43F00103 		orr	r3, r3, #1
 374 0006 0360     		str	r3, [r0]
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 375              		.loc 1 196 1 view .LVU99
 376 0008 7047     		bx	lr
 377              		.cfi_endproc
 378              	.LFE119:
 380              		.section	.text.timer_disable,"ax",%progbits
 381              		.align	1
 382              		.global	timer_disable
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 387              	timer_disable:
 388              	.LVL35:
 389              	.LFB120:
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable a TIMER
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_disable(uint32_t timer_periph)
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 390              		.loc 1 205 1 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394              		@ link register save eliminated.
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 395              		.loc 1 206 5 view .LVU101
 396              		.loc 1 206 30 is_stmt 0 view .LVU102
 397 0000 0368     		ldr	r3, [r0]
 398 0002 23F00103 		bic	r3, r3, #1
 399 0006 0360     		str	r3, [r0]
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 400              		.loc 1 207 1 view .LVU103
 401 0008 7047     		bx	lr
 402              		.cfi_endproc
ARM GAS  /tmp/ccOu06Ko.s 			page 12


 403              	.LFE120:
 405              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 406              		.align	1
 407              		.global	timer_auto_reload_shadow_enable
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	timer_auto_reload_shadow_enable:
 413              	.LVL36:
 414              	.LFB121:
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the auto reload shadow function
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 415              		.loc 1 216 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 420              		.loc 1 217 5 view .LVU105
 421              		.loc 1 217 30 is_stmt 0 view .LVU106
 422 0000 0368     		ldr	r3, [r0]
 423 0002 43F08003 		orr	r3, r3, #128
 424 0006 0360     		str	r3, [r0]
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 425              		.loc 1 218 1 view .LVU107
 426 0008 7047     		bx	lr
 427              		.cfi_endproc
 428              	.LFE121:
 430              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 431              		.align	1
 432              		.global	timer_auto_reload_shadow_disable
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 437              	timer_auto_reload_shadow_disable:
 438              	.LVL37:
 439              	.LFB122:
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the auto reload shadow function
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 440              		.loc 1 227 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccOu06Ko.s 			page 13


 444              		@ link register save eliminated.
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 445              		.loc 1 228 5 view .LVU109
 446              		.loc 1 228 30 is_stmt 0 view .LVU110
 447 0000 0368     		ldr	r3, [r0]
 448 0002 23F08003 		bic	r3, r3, #128
 449 0006 0360     		str	r3, [r0]
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 450              		.loc 1 229 1 view .LVU111
 451 0008 7047     		bx	lr
 452              		.cfi_endproc
 453              	.LFE122:
 455              		.section	.text.timer_update_event_enable,"ax",%progbits
 456              		.align	1
 457              		.global	timer_update_event_enable
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 462              	timer_update_event_enable:
 463              	.LVL38:
 464              	.LFB123:
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the update event
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 465              		.loc 1 238 1 is_stmt 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469              		@ link register save eliminated.
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 470              		.loc 1 239 5 view .LVU113
 471              		.loc 1 239 30 is_stmt 0 view .LVU114
 472 0000 0368     		ldr	r3, [r0]
 473 0002 23F00203 		bic	r3, r3, #2
 474 0006 0360     		str	r3, [r0]
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 475              		.loc 1 240 1 view .LVU115
 476 0008 7047     		bx	lr
 477              		.cfi_endproc
 478              	.LFE123:
 480              		.section	.text.timer_update_event_disable,"ax",%progbits
 481              		.align	1
 482              		.global	timer_update_event_disable
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 487              	timer_update_event_disable:
 488              	.LVL39:
 489              	.LFB124:
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
ARM GAS  /tmp/ccOu06Ko.s 			page 14


 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the update event
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 490              		.loc 1 249 1 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 0
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 494              		@ link register save eliminated.
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 495              		.loc 1 250 5 view .LVU117
 496              		.loc 1 250 30 is_stmt 0 view .LVU118
 497 0000 0368     		ldr	r3, [r0]
 498 0002 43F00203 		orr	r3, r3, #2
 499 0006 0360     		str	r3, [r0]
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 500              		.loc 1 251 1 view .LVU119
 501 0008 7047     		bx	lr
 502              		.cfi_endproc
 503              	.LFE124:
 505              		.section	.text.timer_counter_alignment,"ax",%progbits
 506              		.align	1
 507              		.global	timer_counter_alignment
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	timer_counter_alignment:
 513              	.LVL40:
 514              	.LFB125:
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter alignment mode
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  aligned:
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 515              		.loc 1 266 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519              		@ link register save eliminated.
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 520              		.loc 1 267 5 view .LVU121
 521              		.loc 1 267 30 is_stmt 0 view .LVU122
 522 0000 0268     		ldr	r2, [r0]
 523 0002 22F06002 		bic	r2, r2, #96
ARM GAS  /tmp/ccOu06Ko.s 			page 15


 524 0006 0260     		str	r2, [r0]
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 525              		.loc 1 268 5 is_stmt 1 view .LVU123
 526              		.loc 1 268 30 is_stmt 0 view .LVU124
 527 0008 0368     		ldr	r3, [r0]
 528 000a 0B43     		orrs	r3, r3, r1
 529 000c 0360     		str	r3, [r0]
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 530              		.loc 1 269 1 view .LVU125
 531 000e 7047     		bx	lr
 532              		.cfi_endproc
 533              	.LFE125:
 535              		.section	.text.timer_counter_up_direction,"ax",%progbits
 536              		.align	1
 537              		.global	timer_counter_up_direction
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 542              	timer_counter_up_direction:
 543              	.LVL41:
 544              	.LFB126:
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter up direction
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 545              		.loc 1 278 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 550              		.loc 1 279 5 view .LVU127
 551              		.loc 1 279 30 is_stmt 0 view .LVU128
 552 0000 0368     		ldr	r3, [r0]
 553 0002 23F01003 		bic	r3, r3, #16
 554 0006 0360     		str	r3, [r0]
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 555              		.loc 1 280 1 view .LVU129
 556 0008 7047     		bx	lr
 557              		.cfi_endproc
 558              	.LFE126:
 560              		.section	.text.timer_counter_down_direction,"ax",%progbits
 561              		.align	1
 562              		.global	timer_counter_down_direction
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 567              	timer_counter_down_direction:
 568              	.LVL42:
 569              	.LFB127:
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
ARM GAS  /tmp/ccOu06Ko.s 			page 16


 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter down direction
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 570              		.loc 1 289 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 0
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 574              		@ link register save eliminated.
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 575              		.loc 1 290 5 view .LVU131
 576              		.loc 1 290 30 is_stmt 0 view .LVU132
 577 0000 0368     		ldr	r3, [r0]
 578 0002 43F01003 		orr	r3, r3, #16
 579 0006 0360     		str	r3, [r0]
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 580              		.loc 1 291 1 view .LVU133
 581 0008 7047     		bx	lr
 582              		.cfi_endproc
 583              	.LFE127:
 585              		.section	.text.timer_prescaler_config,"ax",%progbits
 586              		.align	1
 587              		.global	timer_prescaler_config
 588              		.syntax unified
 589              		.thumb
 590              		.thumb_func
 592              	timer_prescaler_config:
 593              	.LVL43:
 594              	.LFB128:
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER prescaler
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  prescaler: prescaler value,0~65535
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  pscreload: prescaler reload mode
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 595              		.loc 1 305 1 is_stmt 1 view -0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 0
 598              		@ frame_needed = 0, uses_anonymous_args = 0
 599              		@ link register save eliminated.
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 600              		.loc 1 306 5 view .LVU135
 601              		.loc 1 306 29 is_stmt 0 view .LVU136
 602 0000 8162     		str	r1, [r0, #40]
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
ARM GAS  /tmp/ccOu06Ko.s 			page 17


 603              		.loc 1 308 5 is_stmt 1 view .LVU137
 604              		.loc 1 308 7 is_stmt 0 view .LVU138
 605 0002 1AB9     		cbnz	r2, .L36
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 606              		.loc 1 309 9 is_stmt 1 view .LVU139
 607              		.loc 1 309 35 is_stmt 0 view .LVU140
 608 0004 4369     		ldr	r3, [r0, #20]
 609 0006 43F00103 		orr	r3, r3, #1
 610 000a 4361     		str	r3, [r0, #20]
 611              	.L36:
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 612              		.loc 1 311 1 view .LVU141
 613 000c 7047     		bx	lr
 614              		.cfi_endproc
 615              	.LFE128:
 617              		.section	.text.timer_repetition_value_config,"ax",%progbits
 618              		.align	1
 619              		.global	timer_repetition_value_config
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 624              	timer_repetition_value_config:
 625              	.LVL44:
 626              	.LFB129:
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER repetition register value
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 627              		.loc 1 321 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		@ link register save eliminated.
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 632              		.loc 1 322 5 view .LVU143
 633              		.loc 1 322 30 is_stmt 0 view .LVU144
 634 0000 0163     		str	r1, [r0, #48]
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** } 
 635              		.loc 1 323 1 view .LVU145
 636 0002 7047     		bx	lr
 637              		.cfi_endproc
 638              	.LFE129:
 640              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 641              		.align	1
 642              		.global	timer_autoreload_value_config
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
 647              	timer_autoreload_value_config:
 648              	.LVL45:
ARM GAS  /tmp/ccOu06Ko.s 			page 18


 649              	.LFB130:
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****  
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER autoreload register value
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  autoreload: the counter auto-reload value,0~65535
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint16_t autoreload)
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 650              		.loc 1 333 1 is_stmt 1 view -0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654              		@ link register save eliminated.
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 655              		.loc 1 334 5 view .LVU147
 656              		.loc 1 334 29 is_stmt 0 view .LVU148
 657 0000 C162     		str	r1, [r0, #44]
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 658              		.loc 1 335 1 view .LVU149
 659 0002 7047     		bx	lr
 660              		.cfi_endproc
 661              	.LFE130:
 663              		.section	.text.timer_counter_value_config,"ax",%progbits
 664              		.align	1
 665              		.global	timer_counter_value_config
 666              		.syntax unified
 667              		.thumb
 668              		.thumb_func
 670              	timer_counter_value_config:
 671              	.LVL46:
 672              	.LFB131:
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER counter register value
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  counter: the counter value,0~65535
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint16_t counter)
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 673              		.loc 1 345 1 is_stmt 1 view -0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 0
 676              		@ frame_needed = 0, uses_anonymous_args = 0
 677              		@ link register save eliminated.
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 678              		.loc 1 346 5 view .LVU151
 679              		.loc 1 346 29 is_stmt 0 view .LVU152
 680 0000 4162     		str	r1, [r0, #36]
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 681              		.loc 1 347 1 view .LVU153
 682 0002 7047     		bx	lr
 683              		.cfi_endproc
ARM GAS  /tmp/ccOu06Ko.s 			page 19


 684              	.LFE131:
 686              		.section	.text.timer_counter_read,"ax",%progbits
 687              		.align	1
 688              		.global	timer_counter_read
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 693              	timer_counter_read:
 694              	.LVL47:
 695              	.LFB132:
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER counter value
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     counter value
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 696              		.loc 1 356 1 is_stmt 1 view -0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 0
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 700              		@ link register save eliminated.
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t count_value = 0U;
 701              		.loc 1 357 5 view .LVU155
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     count_value = TIMER_CNT(timer_periph);
 702              		.loc 1 358 5 view .LVU156
 703              		.loc 1 358 17 is_stmt 0 view .LVU157
 704 0000 406A     		ldr	r0, [r0, #36]
 705              	.LVL48:
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (count_value);
 706              		.loc 1 359 5 is_stmt 1 view .LVU158
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 707              		.loc 1 360 1 is_stmt 0 view .LVU159
 708 0002 7047     		bx	lr
 709              		.cfi_endproc
 710              	.LFE132:
 712              		.section	.text.timer_prescaler_read,"ax",%progbits
 713              		.align	1
 714              		.global	timer_prescaler_read
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	timer_prescaler_read:
 720              	.LVL49:
 721              	.LFB133:
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER prescaler value
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     prescaler register value
 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 722              		.loc 1 369 1 is_stmt 1 view -0
ARM GAS  /tmp/ccOu06Ko.s 			page 20


 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 0
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 726              		@ link register save eliminated.
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t prescaler_value = 0U;
 727              		.loc 1 370 5 view .LVU161
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 728              		.loc 1 371 5 view .LVU162
 729              		.loc 1 371 34 is_stmt 0 view .LVU163
 730 0000 806A     		ldr	r0, [r0, #40]
 731              	.LVL50:
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (prescaler_value);
 732              		.loc 1 372 5 is_stmt 1 view .LVU164
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 733              		.loc 1 373 1 is_stmt 0 view .LVU165
 734 0002 80B2     		uxth	r0, r0
 735              		.loc 1 373 1 view .LVU166
 736 0004 7047     		bx	lr
 737              		.cfi_endproc
 738              	.LFE133:
 740              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 741              		.align	1
 742              		.global	timer_single_pulse_mode_config
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 747              	timer_single_pulse_mode_config:
 748              	.LVL51:
 749              	.LFB134:
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER single pulse mode
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  spmode:
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 750              		.loc 1 386 1 is_stmt 1 view -0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 0
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754              		@ link register save eliminated.
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 755              		.loc 1 387 5 view .LVU168
 756              		.loc 1 387 7 is_stmt 0 view .LVU169
 757 0000 21B9     		cbnz	r1, .L44
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 758              		.loc 1 388 9 is_stmt 1 view .LVU170
 759              		.loc 1 388 34 is_stmt 0 view .LVU171
 760 0002 0368     		ldr	r3, [r0]
 761 0004 43F00803 		orr	r3, r3, #8
 762 0008 0360     		str	r3, [r0]
ARM GAS  /tmp/ccOu06Ko.s 			page 21


 763 000a 7047     		bx	lr
 764              	.L44:
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 765              		.loc 1 389 11 is_stmt 1 view .LVU172
 766              		.loc 1 389 13 is_stmt 0 view .LVU173
 767 000c 0129     		cmp	r1, #1
 768 000e 00D0     		beq	.L46
 769              	.L43:
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 770              		.loc 1 394 1 view .LVU174
 771 0010 7047     		bx	lr
 772              	.L46:
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 773              		.loc 1 390 9 is_stmt 1 view .LVU175
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 774              		.loc 1 390 34 is_stmt 0 view .LVU176
 775 0012 0368     		ldr	r3, [r0]
 776 0014 23F00803 		bic	r3, r3, #8
 777 0018 0360     		str	r3, [r0]
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 778              		.loc 1 393 5 is_stmt 1 view .LVU177
 779              		.loc 1 394 1 is_stmt 0 view .LVU178
 780 001a F9E7     		b	.L43
 781              		.cfi_endproc
 782              	.LFE134:
 784              		.section	.text.timer_update_source_config,"ax",%progbits
 785              		.align	1
 786              		.global	timer_update_source_config
 787              		.syntax unified
 788              		.thumb
 789              		.thumb_func
 791              	timer_update_source_config:
 792              	.LVL52:
 793              	.LFB135:
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER update source 
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  update: 
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 794              		.loc 1 407 1 is_stmt 1 view -0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 0
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 798              		@ link register save eliminated.
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
ARM GAS  /tmp/ccOu06Ko.s 			page 22


 799              		.loc 1 408 5 view .LVU180
 800              		.loc 1 408 7 is_stmt 0 view .LVU181
 801 0000 21B9     		cbnz	r1, .L48
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 802              		.loc 1 409 9 is_stmt 1 view .LVU182
 803              		.loc 1 409 34 is_stmt 0 view .LVU183
 804 0002 0368     		ldr	r3, [r0]
 805 0004 43F00403 		orr	r3, r3, #4
 806 0008 0360     		str	r3, [r0]
 807 000a 7047     		bx	lr
 808              	.L48:
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 809              		.loc 1 410 11 is_stmt 1 view .LVU184
 810              		.loc 1 410 13 is_stmt 0 view .LVU185
 811 000c 0129     		cmp	r1, #1
 812 000e 00D0     		beq	.L50
 813              	.L47:
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 814              		.loc 1 415 1 view .LVU186
 815 0010 7047     		bx	lr
 816              	.L50:
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 817              		.loc 1 411 9 is_stmt 1 view .LVU187
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 818              		.loc 1 411 34 is_stmt 0 view .LVU188
 819 0012 0368     		ldr	r3, [r0]
 820 0014 23F00403 		bic	r3, r3, #4
 821 0018 0360     		str	r3, [r0]
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 822              		.loc 1 414 5 is_stmt 1 view .LVU189
 823              		.loc 1 415 1 is_stmt 0 view .LVU190
 824 001a F9E7     		b	.L47
 825              		.cfi_endproc
 826              	.LFE135:
 828              		.section	.text.timer_interrupt_enable,"ax",%progbits
 829              		.align	1
 830              		.global	timer_interrupt_enable
 831              		.syntax unified
 832              		.thumb
 833              		.thumb_func
 835              	timer_interrupt_enable:
 836              	.LVL53:
 837              	.LFB136:
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the TIMER interrupt
 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters 
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: timer interrupt enable source
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
ARM GAS  /tmp/ccOu06Ko.s 			page 23


 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 838              		.loc 1 434 1 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 843              		.loc 1 435 5 view .LVU192
 844              		.loc 1 435 34 is_stmt 0 view .LVU193
 845 0000 C368     		ldr	r3, [r0, #12]
 846 0002 0B43     		orrs	r3, r3, r1
 847 0004 C360     		str	r3, [r0, #12]
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 848              		.loc 1 436 1 view .LVU194
 849 0006 7047     		bx	lr
 850              		.cfi_endproc
 851              	.LFE136:
 853              		.section	.text.timer_interrupt_disable,"ax",%progbits
 854              		.align	1
 855              		.global	timer_interrupt_disable
 856              		.syntax unified
 857              		.thumb
 858              		.thumb_func
 860              	timer_interrupt_disable:
 861              	.LVL54:
 862              	.LFB137:
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the TIMER interrupt
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: timer interrupt source disable 
 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_UP: update interrupt disable, TIMERx(x=0..13)
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt disable, TIMERx(x=0..4,7..13)
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt disable, TIMERx(x=0..4,7,8,11)
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt disable, TIMERx(x=0..4,7)
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt disable , TIMERx(x=0..4,7)
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt disable, TIMERx(x=0,7)
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt disable, TIMERx(x=0..4,7,8,11)
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,7)
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 863              		.loc 1 455 1 is_stmt 1 view -0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccOu06Ko.s 			page 24


 867              		@ link register save eliminated.
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt); 
 868              		.loc 1 456 5 view .LVU196
 869              		.loc 1 456 34 is_stmt 0 view .LVU197
 870 0000 C368     		ldr	r3, [r0, #12]
 871 0002 23EA0103 		bic	r3, r3, r1
 872 0006 C360     		str	r3, [r0, #12]
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 873              		.loc 1 457 1 view .LVU198
 874 0008 7047     		bx	lr
 875              		.cfi_endproc
 876              	.LFE137:
 878              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 879              		.align	1
 880              		.global	timer_interrupt_flag_get
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	timer_interrupt_flag_get:
 886              	.LVL55:
 887              	.LFB138:
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      get timer interrupt flag
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     FlagStatus: SET or RESET
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 888              		.loc 1 476 1 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t val;
 893              		.loc 1 477 5 view .LVU200
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 894              		.loc 1 478 5 view .LVU201
 895              		.loc 1 478 12 is_stmt 0 view .LVU202
 896 0000 C368     		ldr	r3, [r0, #12]
 897              		.loc 1 478 9 view .LVU203
 898 0002 0B40     		ands	r3, r3, r1
 899              	.LVL56:
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt) ) && (RESET != val)){
 900              		.loc 1 479 5 is_stmt 1 view .LVU204
 901              		.loc 1 479 19 is_stmt 0 view .LVU205
ARM GAS  /tmp/ccOu06Ko.s 			page 25


 902 0004 0269     		ldr	r2, [r0, #16]
 903              		.loc 1 479 7 view .LVU206
 904 0006 0A42     		tst	r2, r1
 905 0008 02D0     		beq	.L55
 906              		.loc 1 479 59 discriminator 1 view .LVU207
 907 000a 1BB9     		cbnz	r3, .L56
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return RESET;
 908              		.loc 1 482 16 view .LVU208
 909 000c 0020     		movs	r0, #0
 910              	.LVL57:
 911              		.loc 1 482 16 view .LVU209
 912 000e 7047     		bx	lr
 913              	.LVL58:
 914              	.L55:
 915              		.loc 1 482 16 view .LVU210
 916 0010 0020     		movs	r0, #0
 917              	.LVL59:
 918              		.loc 1 482 16 view .LVU211
 919 0012 7047     		bx	lr
 920              	.LVL60:
 921              	.L56:
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 922              		.loc 1 480 16 view .LVU212
 923 0014 0120     		movs	r0, #1
 924              	.LVL61:
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 925              		.loc 1 484 1 view .LVU213
 926 0016 7047     		bx	lr
 927              		.cfi_endproc
 928              	.LFE138:
 930              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 931              		.align	1
 932              		.global	timer_interrupt_flag_clear
 933              		.syntax unified
 934              		.thumb
 935              		.thumb_func
 937              	timer_interrupt_flag_clear:
 938              	.LVL62:
 939              	.LFB139:
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      clear TIMER interrupt flag
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
ARM GAS  /tmp/ccOu06Ko.s 			page 26


 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 940              		.loc 1 503 1 is_stmt 1 view -0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 0
 943              		@ frame_needed = 0, uses_anonymous_args = 0
 944              		@ link register save eliminated.
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 945              		.loc 1 504 5 view .LVU215
 946              		.loc 1 504 33 is_stmt 0 view .LVU216
 947 0000 C943     		mvns	r1, r1
 948              	.LVL63:
 949              		.loc 1 504 30 view .LVU217
 950 0002 0161     		str	r1, [r0, #16]
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 951              		.loc 1 505 1 view .LVU218
 952 0004 7047     		bx	lr
 953              		.cfi_endproc
 954              	.LFE139:
 956              		.section	.text.timer_flag_get,"ax",%progbits
 957              		.align	1
 958              		.global	timer_flag_get
 959              		.syntax unified
 960              		.thumb
 961              		.thumb_func
 963              	timer_flag_get:
 964              	.LVL64:
 965              	.LFB140:
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      get TIMER flags
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  flag: the timer interrupt flags
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     FlagStatus: SET or RESET
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 966              		.loc 1 528 1 is_stmt 1 view -0
 967              		.cfi_startproc
 968              		@ args = 0, pretend = 0, frame = 0
 969              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccOu06Ko.s 			page 27


 970              		@ link register save eliminated.
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)){
 971              		.loc 1 529 5 view .LVU220
 972              		.loc 1 529 18 is_stmt 0 view .LVU221
 973 0000 0369     		ldr	r3, [r0, #16]
 974              		.loc 1 529 7 view .LVU222
 975 0002 0B42     		tst	r3, r1
 976 0004 01D0     		beq	.L60
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 977              		.loc 1 530 16 view .LVU223
 978 0006 0120     		movs	r0, #1
 979              	.LVL65:
 980              		.loc 1 530 16 view .LVU224
 981 0008 7047     		bx	lr
 982              	.LVL66:
 983              	.L60:
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return RESET;
 984              		.loc 1 532 16 view .LVU225
 985 000a 0020     		movs	r0, #0
 986              	.LVL67:
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 987              		.loc 1 534 1 view .LVU226
 988 000c 7047     		bx	lr
 989              		.cfi_endproc
 990              	.LFE140:
 992              		.section	.text.timer_flag_clear,"ax",%progbits
 993              		.align	1
 994              		.global	timer_flag_clear
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 999              	timer_flag_clear:
 1000              	.LVL68:
 1001              	.LFB141:
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      clear TIMER flags
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  flag: the timer interrupt flags
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
ARM GAS  /tmp/ccOu06Ko.s 			page 28


 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1002              		.loc 1 557 1 is_stmt 1 view -0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 0
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              		@ link register save eliminated.
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 1007              		.loc 1 558 5 view .LVU228
 1008              		.loc 1 558 33 is_stmt 0 view .LVU229
 1009 0000 C943     		mvns	r1, r1
 1010              	.LVL69:
 1011              		.loc 1 558 30 view .LVU230
 1012 0002 0161     		str	r1, [r0, #16]
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1013              		.loc 1 559 1 view .LVU231
 1014 0004 7047     		bx	lr
 1015              		.cfi_endproc
 1016              	.LFE141:
 1018              		.section	.text.timer_dma_enable,"ax",%progbits
 1019              		.align	1
 1020              		.global	timer_dma_enable
 1021              		.syntax unified
 1022              		.thumb
 1023              		.thumb_func
 1025              	timer_dma_enable:
 1026              	.LVL70:
 1027              	.LFB142:
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the TIMER DMA
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma: specify which DMA to enable
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable,TIMERx(x=0..7)
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable,TIMERx(x=0..4,7)
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable,TIMERx(x=0..4,7)
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable,TIMERx(x=0..4,7)
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable,TIMERx(x=0..4,7)
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request enable,TIMERx(x=0,7)
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable,TIMERx(x=0..4,7)
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1028              		.loc 1 577 1 is_stmt 1 view -0
 1029              		.cfi_startproc
 1030              		@ args = 0, pretend = 0, frame = 0
 1031              		@ frame_needed = 0, uses_anonymous_args = 0
 1032              		@ link register save eliminated.
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 1033              		.loc 1 578 5 view .LVU233
 1034              		.loc 1 578 34 is_stmt 0 view .LVU234
 1035 0000 C368     		ldr	r3, [r0, #12]
 1036 0002 0B43     		orrs	r3, r3, r1
 1037 0004 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/ccOu06Ko.s 			page 29


 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1038              		.loc 1 579 1 view .LVU235
 1039 0006 7047     		bx	lr
 1040              		.cfi_endproc
 1041              	.LFE142:
 1043              		.section	.text.timer_dma_disable,"ax",%progbits
 1044              		.align	1
 1045              		.global	timer_dma_disable
 1046              		.syntax unified
 1047              		.thumb
 1048              		.thumb_func
 1050              	timer_dma_disable:
 1051              	.LVL71:
 1052              	.LFB143:
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the TIMER DMA
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma: specify which DMA to enable
 585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 one or more parameters can be selected which are shown as below:
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA ,TIMERx(x=0..7)
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request ,TIMERx(x=0,7)
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1053              		.loc 1 597 1 is_stmt 1 view -0
 1054              		.cfi_startproc
 1055              		@ args = 0, pretend = 0, frame = 0
 1056              		@ frame_needed = 0, uses_anonymous_args = 0
 1057              		@ link register save eliminated.
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 1058              		.loc 1 598 5 view .LVU237
 1059              		.loc 1 598 34 is_stmt 0 view .LVU238
 1060 0000 C368     		ldr	r3, [r0, #12]
 1061 0002 23EA0103 		bic	r3, r3, r1
 1062 0006 C360     		str	r3, [r0, #12]
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1063              		.loc 1 599 1 view .LVU239
 1064 0008 7047     		bx	lr
 1065              		.cfi_endproc
 1066              	.LFE143:
 1068              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 1069              		.align	1
 1070              		.global	timer_channel_dma_request_source_select
 1071              		.syntax unified
 1072              		.thumb
 1073              		.thumb_func
 1075              	timer_channel_dma_request_source_select:
 1076              	.LVL72:
 1077              	.LFB144:
ARM GAS  /tmp/ccOu06Ko.s 			page 30


 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      channel DMA request source selection
 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1078              		.loc 1 612 1 is_stmt 1 view -0
 1079              		.cfi_startproc
 1080              		@ args = 0, pretend = 0, frame = 0
 1081              		@ frame_needed = 0, uses_anonymous_args = 0
 1082              		@ link register save eliminated.
 613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 1083              		.loc 1 613 5 view .LVU241
 1084              		.loc 1 613 7 is_stmt 0 view .LVU242
 1085 0000 21B9     		cbnz	r1, .L65
 614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1086              		.loc 1 614 9 is_stmt 1 view .LVU243
 1087              		.loc 1 614 34 is_stmt 0 view .LVU244
 1088 0002 4368     		ldr	r3, [r0, #4]
 1089 0004 43F00803 		orr	r3, r3, #8
 1090 0008 4360     		str	r3, [r0, #4]
 1091 000a 7047     		bx	lr
 1092              	.L65:
 615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1093              		.loc 1 615 11 is_stmt 1 view .LVU245
 1094              		.loc 1 615 13 is_stmt 0 view .LVU246
 1095 000c 0129     		cmp	r1, #1
 1096 000e 00D0     		beq	.L67
 1097              	.L64:
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1098              		.loc 1 620 1 view .LVU247
 1099 0010 7047     		bx	lr
 1100              	.L67:
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1101              		.loc 1 616 9 is_stmt 1 view .LVU248
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1102              		.loc 1 616 34 is_stmt 0 view .LVU249
 1103 0012 4368     		ldr	r3, [r0, #4]
 1104 0014 23F00803 		bic	r3, r3, #8
 1105 0018 4360     		str	r3, [r0, #4]
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1106              		.loc 1 619 5 is_stmt 1 view .LVU250
 1107              		.loc 1 620 1 is_stmt 0 view .LVU251
 1108 001a F9E7     		b	.L64
 1109              		.cfi_endproc
 1110              	.LFE144:
ARM GAS  /tmp/ccOu06Ko.s 			page 31


 1112              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1113              		.align	1
 1114              		.global	timer_dma_transfer_config
 1115              		.syntax unified
 1116              		.thumb
 1117              		.thumb_func
 1119              	timer_dma_transfer_config:
 1120              	.LVL73:
 1121              	.LFB145:
 621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure the TIMER DMA transfer
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_baseaddr:
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
 629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0,7)
 645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB,TIMERx(x=0..4,7)
 647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_lenth:
 648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1122              		.loc 1 654 1 is_stmt 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1127              		.loc 1 655 5 view .LVU253
 1128              		.loc 1 655 32 is_stmt 0 view .LVU254
 1129 0000 836C     		ldr	r3, [r0, #72]
 1130 0002 23F4F853 		bic	r3, r3, #7936
 1131 0006 23F01F03 		bic	r3, r3, #31
 1132 000a 8364     		str	r3, [r0, #72]
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1133              		.loc 1 656 5 is_stmt 1 view .LVU255
ARM GAS  /tmp/ccOu06Ko.s 			page 32


 1134              		.loc 1 656 32 is_stmt 0 view .LVU256
 1135 000c 836C     		ldr	r3, [r0, #72]
 1136              		.loc 1 656 59 view .LVU257
 1137 000e 1143     		orrs	r1, r1, r2
 1138              	.LVL74:
 1139              		.loc 1 656 32 view .LVU258
 1140 0010 0B43     		orrs	r3, r3, r1
 1141 0012 8364     		str	r3, [r0, #72]
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1142              		.loc 1 657 1 view .LVU259
 1143 0014 7047     		bx	lr
 1144              		.cfi_endproc
 1145              	.LFE145:
 1147              		.section	.text.timer_event_software_generate,"ax",%progbits
 1148              		.align	1
 1149              		.global	timer_event_software_generate
 1150              		.syntax unified
 1151              		.thumb
 1152              		.thumb_func
 1154              	timer_event_software_generate:
 1155              	.LVL75:
 1156              	.LFB146:
 658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      software generate events 
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  event: the timer software event generation sources
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 one or more parameters can be selected which are shown as below:
 664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0..13)
 665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation,TIMERx(x=0..4
 666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation,TIMERx(x=0..4
 667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation,TIMERx(x=0..4
 668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation,TIMERx(x=0..4
 669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation,TIMERx(x=0,7) 
 670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation,TIMERx(x=0..4,7,8,11)
 671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation,TIMERx(x=0,7)
 672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1157              		.loc 1 676 1 is_stmt 1 view -0
 1158              		.cfi_startproc
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161              		@ link register save eliminated.
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1162              		.loc 1 677 5 view .LVU261
 1163              		.loc 1 677 31 is_stmt 0 view .LVU262
 1164 0000 4369     		ldr	r3, [r0, #20]
 1165 0002 0B43     		orrs	r3, r3, r1
 1166 0004 4361     		str	r3, [r0, #20]
 678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1167              		.loc 1 678 1 view .LVU263
 1168 0006 7047     		bx	lr
 1169              		.cfi_endproc
 1170              	.LFE146:
ARM GAS  /tmp/ccOu06Ko.s 			page 33


 1172              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1173              		.align	1
 1174              		.global	timer_break_struct_para_init
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1179              	timer_break_struct_para_init:
 1180              	.LVL76:
 1181              	.LFB147:
 679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1182              		.loc 1 687 1 is_stmt 1 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the break parameter struct member with the default value */
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1187              		.loc 1 689 5 view .LVU265
 1188              		.loc 1 689 32 is_stmt 0 view .LVU266
 1189 0000 0023     		movs	r3, #0
 1190 0002 0380     		strh	r3, [r0]	@ movhi
 690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1191              		.loc 1 690 5 is_stmt 1 view .LVU267
 1192              		.loc 1 690 32 is_stmt 0 view .LVU268
 1193 0004 4380     		strh	r3, [r0, #2]	@ movhi
 691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->deadtime        = 0U;
 1194              		.loc 1 691 5 is_stmt 1 view .LVU269
 1195              		.loc 1 691 32 is_stmt 0 view .LVU270
 1196 0006 8380     		strh	r3, [r0, #4]	@ movhi
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1197              		.loc 1 692 5 is_stmt 1 view .LVU271
 1198              		.loc 1 692 32 is_stmt 0 view .LVU272
 1199 0008 C380     		strh	r3, [r0, #6]	@ movhi
 693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1200              		.loc 1 693 5 is_stmt 1 view .LVU273
 1201              		.loc 1 693 32 is_stmt 0 view .LVU274
 1202 000a 0381     		strh	r3, [r0, #8]	@ movhi
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1203              		.loc 1 694 5 is_stmt 1 view .LVU275
 1204              		.loc 1 694 32 is_stmt 0 view .LVU276
 1205 000c 4381     		strh	r3, [r0, #10]	@ movhi
 695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1206              		.loc 1 695 5 is_stmt 1 view .LVU277
 1207              		.loc 1 695 32 is_stmt 0 view .LVU278
 1208 000e 8381     		strh	r3, [r0, #12]	@ movhi
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1209              		.loc 1 696 1 view .LVU279
 1210 0010 7047     		bx	lr
 1211              		.cfi_endproc
ARM GAS  /tmp/ccOu06Ko.s 			page 34


 1212              	.LFE147:
 1214              		.section	.text.timer_break_config,"ax",%progbits
 1215              		.align	1
 1216              		.global	timer_break_config
 1217              		.syntax unified
 1218              		.thumb
 1219              		.thumb_func
 1221              	timer_break_config:
 1222              	.LVL77:
 1223              	.LFB148:
 697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER break function 
 700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 deadtime: 0~255
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1224              		.loc 1 713 1 is_stmt 1 view -0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228              		.loc 1 713 1 is_stmt 0 view .LVU281
 1229 0000 70B5     		push	{r4, r5, r6, lr}
 1230              	.LCFI1:
 1231              		.cfi_def_cfa_offset 16
 1232              		.cfi_offset 4, -16
 1233              		.cfi_offset 5, -12
 1234              		.cfi_offset 6, -8
 1235              		.cfi_offset 14, -4
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate))|
 1236              		.loc 1 714 5 is_stmt 1 view .LVU282
 1237              		.loc 1 714 64 is_stmt 0 view .LVU283
 1238 0002 0D88     		ldrh	r5, [r1]
 715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1239              		.loc 1 715 64 view .LVU284
 1240 0004 4E88     		ldrh	r6, [r1, #2]
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->deadtime))|
 1241              		.loc 1 716 64 view .LVU285
 1242 0006 8C88     		ldrh	r4, [r1, #4]
 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity))|
 1243              		.loc 1 717 64 view .LVU286
 1244 0008 B1F806E0 		ldrh	lr, [r1, #6]
 718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1245              		.loc 1 718 64 view .LVU287
 1246 000c B1F808C0 		ldrh	ip, [r1, #8]
 719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->protectmode))|
 1247              		.loc 1 719 64 view .LVU288
ARM GAS  /tmp/ccOu06Ko.s 			page 35


 1248 0010 4A89     		ldrh	r2, [r1, #10]
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 1249              		.loc 1 720 64 view .LVU289
 1250 0012 8B89     		ldrh	r3, [r1, #12]
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1251              		.loc 1 714 32 view .LVU290
 1252 0014 45EA0601 		orr	r1, r5, r6
 1253              	.LVL78:
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1254              		.loc 1 714 32 view .LVU291
 1255 0018 2143     		orrs	r1, r1, r4
 1256 001a 4EEA0101 		orr	r1, lr, r1
 1257 001e 4CEA0101 		orr	r1, ip, r1
 1258 0022 0A43     		orrs	r2, r2, r1
 1259 0024 1343     		orrs	r3, r3, r2
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1260              		.loc 1 714 30 view .LVU292
 1261 0026 4364     		str	r3, [r0, #68]
 721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1262              		.loc 1 721 1 view .LVU293
 1263 0028 70BD     		pop	{r4, r5, r6, pc}
 1264              		.cfi_endproc
 1265              	.LFE148:
 1267              		.section	.text.timer_break_enable,"ax",%progbits
 1268              		.align	1
 1269              		.global	timer_break_enable
 1270              		.syntax unified
 1271              		.thumb
 1272              		.thumb_func
 1274              	timer_break_enable:
 1275              	.LVL79:
 1276              	.LFB149:
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable TIMER break function
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_enable(uint32_t timer_periph)
 730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1277              		.loc 1 730 1 is_stmt 1 view -0
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 0
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
 1281              		@ link register save eliminated.
 731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1282              		.loc 1 731 5 view .LVU295
 1283              		.loc 1 731 30 is_stmt 0 view .LVU296
 1284 0000 436C     		ldr	r3, [r0, #68]
 1285 0002 43F48053 		orr	r3, r3, #4096
 1286 0006 4364     		str	r3, [r0, #68]
 732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1287              		.loc 1 732 1 view .LVU297
 1288 0008 7047     		bx	lr
 1289              		.cfi_endproc
 1290              	.LFE149:
ARM GAS  /tmp/ccOu06Ko.s 			page 36


 1292              		.section	.text.timer_break_disable,"ax",%progbits
 1293              		.align	1
 1294              		.global	timer_break_disable
 1295              		.syntax unified
 1296              		.thumb
 1297              		.thumb_func
 1299              	timer_break_disable:
 1300              	.LVL80:
 1301              	.LFB150:
 733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER break function
 736:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 737:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 738:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 739:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 740:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_disable(uint32_t timer_periph)
 741:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1302              		.loc 1 741 1 is_stmt 1 view -0
 1303              		.cfi_startproc
 1304              		@ args = 0, pretend = 0, frame = 0
 1305              		@ frame_needed = 0, uses_anonymous_args = 0
 1306              		@ link register save eliminated.
 742:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1307              		.loc 1 742 5 view .LVU299
 1308              		.loc 1 742 30 is_stmt 0 view .LVU300
 1309 0000 436C     		ldr	r3, [r0, #68]
 1310 0002 23F48053 		bic	r3, r3, #4096
 1311 0006 4364     		str	r3, [r0, #68]
 743:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1312              		.loc 1 743 1 view .LVU301
 1313 0008 7047     		bx	lr
 1314              		.cfi_endproc
 1315              	.LFE150:
 1317              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1318              		.align	1
 1319              		.global	timer_automatic_output_enable
 1320              		.syntax unified
 1321              		.thumb
 1322              		.thumb_func
 1324              	timer_automatic_output_enable:
 1325              	.LVL81:
 1326              	.LFB151:
 744:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 745:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 746:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable TIMER output automatic function
 747:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 748:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 749:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 750:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 751:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 752:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1327              		.loc 1 752 1 is_stmt 1 view -0
 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 0, uses_anonymous_args = 0
 1331              		@ link register save eliminated.
ARM GAS  /tmp/ccOu06Ko.s 			page 37


 753:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1332              		.loc 1 753 5 view .LVU303
 1333              		.loc 1 753 30 is_stmt 0 view .LVU304
 1334 0000 436C     		ldr	r3, [r0, #68]
 1335 0002 43F48043 		orr	r3, r3, #16384
 1336 0006 4364     		str	r3, [r0, #68]
 754:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1337              		.loc 1 754 1 view .LVU305
 1338 0008 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE151:
 1342              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1343              		.align	1
 1344              		.global	timer_automatic_output_disable
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1349              	timer_automatic_output_disable:
 1350              	.LVL82:
 1351              	.LFB152:
 755:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 756:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 757:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER output automatic function
 758:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 759:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 760:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 761:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 762:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 763:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1352              		.loc 1 763 1 is_stmt 1 view -0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 0
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 764:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1357              		.loc 1 764 5 view .LVU307
 1358              		.loc 1 764 30 is_stmt 0 view .LVU308
 1359 0000 436C     		ldr	r3, [r0, #68]
 1360 0002 23F48043 		bic	r3, r3, #16384
 1361 0006 4364     		str	r3, [r0, #68]
 765:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1362              		.loc 1 765 1 view .LVU309
 1363 0008 7047     		bx	lr
 1364              		.cfi_endproc
 1365              	.LFE152:
 1367              		.section	.text.timer_primary_output_config,"ax",%progbits
 1368              		.align	1
 1369              		.global	timer_primary_output_config
 1370              		.syntax unified
 1371              		.thumb
 1372              		.thumb_func
 1374              	timer_primary_output_config:
 1375              	.LVL83:
 1376              	.LFB153:
 766:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 767:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 768:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER primary output function
ARM GAS  /tmp/ccOu06Ko.s 			page 38


 769:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 770:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 771:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 772:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 773:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 774:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 775:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1377              		.loc 1 775 1 is_stmt 1 view -0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 0
 1380              		@ frame_needed = 0, uses_anonymous_args = 0
 1381              		@ link register save eliminated.
 776:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(ENABLE == newvalue){
 1382              		.loc 1 776 5 view .LVU311
 1383              		.loc 1 776 7 is_stmt 0 view .LVU312
 1384 0000 0129     		cmp	r1, #1
 1385 0002 04D0     		beq	.L80
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 778:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 779:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1386              		.loc 1 779 9 is_stmt 1 view .LVU313
 1387              		.loc 1 779 34 is_stmt 0 view .LVU314
 1388 0004 436C     		ldr	r3, [r0, #68]
 1389 0006 23F40043 		bic	r3, r3, #32768
 1390 000a 4364     		str	r3, [r0, #68]
 780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 781:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1391              		.loc 1 781 1 view .LVU315
 1392 000c 7047     		bx	lr
 1393              	.L80:
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1394              		.loc 1 777 9 is_stmt 1 view .LVU316
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1395              		.loc 1 777 34 is_stmt 0 view .LVU317
 1396 000e 436C     		ldr	r3, [r0, #68]
 1397 0010 43F40043 		orr	r3, r3, #32768
 1398 0014 4364     		str	r3, [r0, #68]
 1399 0016 7047     		bx	lr
 1400              		.cfi_endproc
 1401              	.LFE153:
 1403              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1404              		.align	1
 1405              		.global	timer_channel_control_shadow_config
 1406              		.syntax unified
 1407              		.thumb
 1408              		.thumb_func
 1410              	timer_channel_control_shadow_config:
 1411              	.LVL84:
 1412              	.LFB154:
 782:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 784:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
 785:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 786:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 787:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 788:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 789:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
ARM GAS  /tmp/ccOu06Ko.s 			page 39


 790:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 791:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1413              		.loc 1 791 1 is_stmt 1 view -0
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
 1416              		@ frame_needed = 0, uses_anonymous_args = 0
 1417              		@ link register save eliminated.
 792:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      if(ENABLE == newvalue){
 1418              		.loc 1 792 6 view .LVU319
 1419              		.loc 1 792 8 is_stmt 0 view .LVU320
 1420 0000 0129     		cmp	r1, #1
 1421 0002 04D0     		beq	.L84
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 794:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 795:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1422              		.loc 1 795 9 is_stmt 1 view .LVU321
 1423              		.loc 1 795 34 is_stmt 0 view .LVU322
 1424 0004 4368     		ldr	r3, [r0, #4]
 1425 0006 23F00103 		bic	r3, r3, #1
 1426 000a 4360     		str	r3, [r0, #4]
 796:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 797:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1427              		.loc 1 797 1 view .LVU323
 1428 000c 7047     		bx	lr
 1429              	.L84:
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1430              		.loc 1 793 9 is_stmt 1 view .LVU324
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1431              		.loc 1 793 34 is_stmt 0 view .LVU325
 1432 000e 4368     		ldr	r3, [r0, #4]
 1433 0010 43F00103 		orr	r3, r3, #1
 1434 0014 4360     		str	r3, [r0, #4]
 1435 0016 7047     		bx	lr
 1436              		.cfi_endproc
 1437              	.LFE154:
 1439              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1440              		.align	1
 1441              		.global	timer_channel_control_shadow_update_config
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1446              	timer_channel_control_shadow_update_config:
 1447              	.LVL85:
 1448              	.LFB155:
 798:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 799:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 800:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel control shadow register update control
 801:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 802:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 803:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 804:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 805:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 806:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 807:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 808:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */              
 809:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 810:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
ARM GAS  /tmp/ccOu06Ko.s 			page 40


 1449              		.loc 1 810 1 is_stmt 1 view -0
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 1453              		@ link register save eliminated.
 811:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 1454              		.loc 1 811 5 view .LVU327
 1455              		.loc 1 811 7 is_stmt 0 view .LVU328
 1456 0000 21B9     		cbnz	r1, .L86
 812:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1457              		.loc 1 812 9 is_stmt 1 view .LVU329
 1458              		.loc 1 812 34 is_stmt 0 view .LVU330
 1459 0002 4368     		ldr	r3, [r0, #4]
 1460 0004 23F00403 		bic	r3, r3, #4
 1461 0008 4360     		str	r3, [r0, #4]
 1462 000a 7047     		bx	lr
 1463              	.L86:
 813:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1464              		.loc 1 813 11 is_stmt 1 view .LVU331
 1465              		.loc 1 813 13 is_stmt 0 view .LVU332
 1466 000c 0129     		cmp	r1, #1
 1467 000e 00D0     		beq	.L88
 1468              	.L85:
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 815:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 816:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 818:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1469              		.loc 1 818 1 view .LVU333
 1470 0010 7047     		bx	lr
 1471              	.L88:
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1472              		.loc 1 814 9 is_stmt 1 view .LVU334
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1473              		.loc 1 814 34 is_stmt 0 view .LVU335
 1474 0012 4368     		ldr	r3, [r0, #4]
 1475 0014 43F00403 		orr	r3, r3, #4
 1476 0018 4360     		str	r3, [r0, #4]
 817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1477              		.loc 1 817 5 is_stmt 1 view .LVU336
 1478              		.loc 1 818 1 is_stmt 0 view .LVU337
 1479 001a F9E7     		b	.L85
 1480              		.cfi_endproc
 1481              	.LFE155:
 1483              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 1484              		.align	1
 1485              		.global	timer_channel_output_struct_para_init
 1486              		.syntax unified
 1487              		.thumb
 1488              		.thumb_func
 1490              	timer_channel_output_struct_para_init:
 1491              	.LVL86:
 1492              	.LFB156:
 819:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 820:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 821:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 822:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
ARM GAS  /tmp/ccOu06Ko.s 			page 41


 823:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 824:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 825:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 826:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)
 827:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1493              		.loc 1 827 1 is_stmt 1 view -0
 1494              		.cfi_startproc
 1495              		@ args = 0, pretend = 0, frame = 0
 1496              		@ frame_needed = 0, uses_anonymous_args = 0
 1497              		@ link register save eliminated.
 828:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 829:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->outputstate  = (uint16_t)TIMER_CCX_DISABLE;
 1498              		.loc 1 829 5 view .LVU339
 1499              		.loc 1 829 26 is_stmt 0 view .LVU340
 1500 0000 0023     		movs	r3, #0
 1501 0002 0380     		strh	r3, [r0]	@ movhi
 830:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1502              		.loc 1 830 5 is_stmt 1 view .LVU341
 1503              		.loc 1 830 26 is_stmt 0 view .LVU342
 1504 0004 4380     		strh	r3, [r0, #2]	@ movhi
 831:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1505              		.loc 1 831 5 is_stmt 1 view .LVU343
 1506              		.loc 1 831 26 is_stmt 0 view .LVU344
 1507 0006 8380     		strh	r3, [r0, #4]	@ movhi
 832:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1508              		.loc 1 832 5 is_stmt 1 view .LVU345
 1509              		.loc 1 832 26 is_stmt 0 view .LVU346
 1510 0008 C380     		strh	r3, [r0, #6]	@ movhi
 833:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1511              		.loc 1 833 5 is_stmt 1 view .LVU347
 1512              		.loc 1 833 26 is_stmt 0 view .LVU348
 1513 000a 0381     		strh	r3, [r0, #8]	@ movhi
 834:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1514              		.loc 1 834 5 is_stmt 1 view .LVU349
 1515              		.loc 1 834 26 is_stmt 0 view .LVU350
 1516 000c 4381     		strh	r3, [r0, #10]	@ movhi
 835:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1517              		.loc 1 835 1 view .LVU351
 1518 000e 7047     		bx	lr
 1519              		.cfi_endproc
 1520              	.LFE156:
 1522              		.section	.text.timer_channel_output_config,"ax",%progbits
 1523              		.align	1
 1524              		.global	timer_channel_output_config
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1529              	timer_channel_output_config:
 1530              	.LVL87:
 1531              	.LFB157:
 836:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 837:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 838:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output function
 839:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 840:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
 841:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 842:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
ARM GAS  /tmp/ccOu06Ko.s 			page 42


 843:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 844:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 845:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 846:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 847:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 848:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 849:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 850:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 851:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 852:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 853:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 854:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 855:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 856:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 857:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1532              		.loc 1 857 1 is_stmt 1 view -0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 0
 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 1536              		@ link register save eliminated.
 858:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 1537              		.loc 1 858 5 view .LVU353
 1538 0000 0329     		cmp	r1, #3
 1539 0002 00F2EE80 		bhi	.L90
 1540 0006 DFE811F0 		tbh	[pc, r1, lsl #1]
 1541              	.L93:
 1542 000a 0400     		.2byte	(.L96-.L93)/2
 1543 000c 4100     		.2byte	(.L95-.L93)/2
 1544 000e 8400     		.2byte	(.L94-.L93)/2
 1545 0010 C600     		.2byte	(.L92-.L93)/2
 1546              		.p2align 1
 1547              	.L96:
 859:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
 860:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
 861:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
 862:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1548              		.loc 1 862 9 view .LVU354
 1549              		.loc 1 862 36 is_stmt 0 view .LVU355
 1550 0012 036A     		ldr	r3, [r0, #32]
 1551 0014 23F00103 		bic	r3, r3, #1
 1552 0018 0362     		str	r3, [r0, #32]
 863:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1553              		.loc 1 863 9 is_stmt 1 view .LVU356
 1554              		.loc 1 863 36 is_stmt 0 view .LVU357
 1555 001a 8369     		ldr	r3, [r0, #24]
 1556 001c 23F00303 		bic	r3, r3, #3
 1557 0020 8361     		str	r3, [r0, #24]
 864:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 865:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1558              		.loc 1 865 9 is_stmt 1 view .LVU358
 1559              		.loc 1 865 36 is_stmt 0 view .LVU359
 1560 0022 036A     		ldr	r3, [r0, #32]
 1561              		.loc 1 865 55 view .LVU360
 1562 0024 1188     		ldrh	r1, [r2]
 1563              	.LVL88:
 1564              		.loc 1 865 36 view .LVU361
 1565 0026 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/ccOu06Ko.s 			page 43


 1566 0028 0362     		str	r3, [r0, #32]
 866:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P bit */
 867:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 1567              		.loc 1 867 9 is_stmt 1 view .LVU362
 1568              		.loc 1 867 36 is_stmt 0 view .LVU363
 1569 002a 036A     		ldr	r3, [r0, #32]
 1570 002c 23F00203 		bic	r3, r3, #2
 1571 0030 0362     		str	r3, [r0, #32]
 868:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P bit */
 869:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1572              		.loc 1 869 9 is_stmt 1 view .LVU364
 1573              		.loc 1 869 36 is_stmt 0 view .LVU365
 1574 0032 036A     		ldr	r3, [r0, #32]
 1575              		.loc 1 869 55 view .LVU366
 1576 0034 9188     		ldrh	r1, [r2, #4]
 1577              		.loc 1 869 36 view .LVU367
 1578 0036 0B43     		orrs	r3, r3, r1
 1579 0038 0362     		str	r3, [r0, #32]
 870:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 871:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1580              		.loc 1 871 9 is_stmt 1 view .LVU368
 1581              		.loc 1 871 11 is_stmt 0 view .LVU369
 1582 003a 6A4B     		ldr	r3, .L101
 1583 003c 9842     		cmp	r0, r3
 1584 003e 04D0     		beq	.L97
 1585              		.loc 1 871 37 discriminator 1 view .LVU370
 1586 0040 03F50063 		add	r3, r3, #2048
 1587 0044 9842     		cmp	r0, r3
 1588 0046 40F0CC80 		bne	.L90
 1589              	.L97:
 872:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH0NEN bit */
 873:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 1590              		.loc 1 873 13 is_stmt 1 view .LVU371
 1591              		.loc 1 873 40 is_stmt 0 view .LVU372
 1592 004a 036A     		ldr	r3, [r0, #32]
 1593 004c 23F00403 		bic	r3, r3, #4
 1594 0050 0362     		str	r3, [r0, #32]
 874:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH0NEN bit */
 875:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1595              		.loc 1 875 13 is_stmt 1 view .LVU373
 1596              		.loc 1 875 40 is_stmt 0 view .LVU374
 1597 0052 036A     		ldr	r3, [r0, #32]
 1598              		.loc 1 875 59 view .LVU375
 1599 0054 5188     		ldrh	r1, [r2, #2]
 1600              		.loc 1 875 40 view .LVU376
 1601 0056 0B43     		orrs	r3, r3, r1
 1602 0058 0362     		str	r3, [r0, #32]
 876:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH0NP bit */
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 1603              		.loc 1 877 13 is_stmt 1 view .LVU377
 1604              		.loc 1 877 40 is_stmt 0 view .LVU378
 1605 005a 036A     		ldr	r3, [r0, #32]
 1606 005c 23F00803 		bic	r3, r3, #8
 1607 0060 0362     		str	r3, [r0, #32]
 878:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH0NP bit */
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1608              		.loc 1 879 13 is_stmt 1 view .LVU379
ARM GAS  /tmp/ccOu06Ko.s 			page 44


 1609              		.loc 1 879 40 is_stmt 0 view .LVU380
 1610 0062 036A     		ldr	r3, [r0, #32]
 1611              		.loc 1 879 59 view .LVU381
 1612 0064 D188     		ldrh	r1, [r2, #6]
 1613              		.loc 1 879 40 view .LVU382
 1614 0066 0B43     		orrs	r3, r3, r1
 1615 0068 0362     		str	r3, [r0, #32]
 880:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO0 bit */
 881:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 1616              		.loc 1 881 13 is_stmt 1 view .LVU383
 1617              		.loc 1 881 38 is_stmt 0 view .LVU384
 1618 006a 4368     		ldr	r3, [r0, #4]
 1619 006c 23F48073 		bic	r3, r3, #256
 1620 0070 4360     		str	r3, [r0, #4]
 882:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO0 bit */
 883:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1621              		.loc 1 883 13 is_stmt 1 view .LVU385
 1622              		.loc 1 883 38 is_stmt 0 view .LVU386
 1623 0072 4368     		ldr	r3, [r0, #4]
 1624              		.loc 1 883 57 view .LVU387
 1625 0074 1189     		ldrh	r1, [r2, #8]
 1626              		.loc 1 883 38 view .LVU388
 1627 0076 0B43     		orrs	r3, r3, r1
 1628 0078 4360     		str	r3, [r0, #4]
 884:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO0N bit */
 885:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 1629              		.loc 1 885 13 is_stmt 1 view .LVU389
 1630              		.loc 1 885 38 is_stmt 0 view .LVU390
 1631 007a 4368     		ldr	r3, [r0, #4]
 1632 007c 23F40073 		bic	r3, r3, #512
 1633 0080 4360     		str	r3, [r0, #4]
 886:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO0N bit */
 887:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1634              		.loc 1 887 13 is_stmt 1 view .LVU391
 1635              		.loc 1 887 38 is_stmt 0 view .LVU392
 1636 0082 4368     		ldr	r3, [r0, #4]
 1637              		.loc 1 887 57 view .LVU393
 1638 0084 5289     		ldrh	r2, [r2, #10]
 1639              	.LVL89:
 1640              		.loc 1 887 38 view .LVU394
 1641 0086 1343     		orrs	r3, r3, r2
 1642 0088 4360     		str	r3, [r0, #4]
 1643 008a 7047     		bx	lr
 1644              	.LVL90:
 1645              	.L95:
 888:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 889:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 890:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 891:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
 892:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
 893:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 1646              		.loc 1 893 9 is_stmt 1 view .LVU395
 1647              		.loc 1 893 36 is_stmt 0 view .LVU396
 1648 008c 036A     		ldr	r3, [r0, #32]
 1649 008e 23F01003 		bic	r3, r3, #16
 1650 0092 0362     		str	r3, [r0, #32]
 894:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
ARM GAS  /tmp/ccOu06Ko.s 			page 45


 1651              		.loc 1 894 9 is_stmt 1 view .LVU397
 1652              		.loc 1 894 36 is_stmt 0 view .LVU398
 1653 0094 8369     		ldr	r3, [r0, #24]
 1654 0096 23F44073 		bic	r3, r3, #768
 1655 009a 8361     		str	r3, [r0, #24]
 895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 4U);
 1656              		.loc 1 896 9 is_stmt 1 view .LVU399
 1657              		.loc 1 896 36 is_stmt 0 view .LVU400
 1658 009c 036A     		ldr	r3, [r0, #32]
 1659              		.loc 1 896 66 view .LVU401
 1660 009e 1188     		ldrh	r1, [r2]
 1661              	.LVL91:
 1662              		.loc 1 896 36 view .LVU402
 1663 00a0 43EA0113 		orr	r3, r3, r1, lsl #4
 1664 00a4 0362     		str	r3, [r0, #32]
 897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P bit */
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 1665              		.loc 1 898 9 is_stmt 1 view .LVU403
 1666              		.loc 1 898 36 is_stmt 0 view .LVU404
 1667 00a6 036A     		ldr	r3, [r0, #32]
 1668 00a8 23F02003 		bic	r3, r3, #32
 1669 00ac 0362     		str	r3, [r0, #32]
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P bit */
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 1670              		.loc 1 900 9 is_stmt 1 view .LVU405
 1671              		.loc 1 900 36 is_stmt 0 view .LVU406
 1672 00ae 036A     		ldr	r3, [r0, #32]
 1673              		.loc 1 900 67 view .LVU407
 1674 00b0 9188     		ldrh	r1, [r2, #4]
 1675              		.loc 1 900 36 view .LVU408
 1676 00b2 43EA0113 		orr	r3, r3, r1, lsl #4
 1677 00b6 0362     		str	r3, [r0, #32]
 901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1678              		.loc 1 902 9 is_stmt 1 view .LVU409
 1679              		.loc 1 902 11 is_stmt 0 view .LVU410
 1680 00b8 4A4B     		ldr	r3, .L101
 1681 00ba 9842     		cmp	r0, r3
 1682 00bc 04D0     		beq	.L98
 1683              		.loc 1 902 37 discriminator 1 view .LVU411
 1684 00be 03F50063 		add	r3, r3, #2048
 1685 00c2 9842     		cmp	r0, r3
 1686 00c4 40F08D80 		bne	.L90
 1687              	.L98:
 903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH1NEN bit */
 904:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 1688              		.loc 1 904 13 is_stmt 1 view .LVU412
 1689              		.loc 1 904 40 is_stmt 0 view .LVU413
 1690 00c8 036A     		ldr	r3, [r0, #32]
 1691 00ca 23F04003 		bic	r3, r3, #64
 1692 00ce 0362     		str	r3, [r0, #32]
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH1NEN bit */
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 1693              		.loc 1 906 13 is_stmt 1 view .LVU414
 1694              		.loc 1 906 40 is_stmt 0 view .LVU415
 1695 00d0 036A     		ldr	r3, [r0, #32]
ARM GAS  /tmp/ccOu06Ko.s 			page 46


 1696              		.loc 1 906 71 view .LVU416
 1697 00d2 5188     		ldrh	r1, [r2, #2]
 1698              		.loc 1 906 40 view .LVU417
 1699 00d4 43EA0113 		orr	r3, r3, r1, lsl #4
 1700 00d8 0362     		str	r3, [r0, #32]
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH1NP bit */
 908:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 1701              		.loc 1 908 13 is_stmt 1 view .LVU418
 1702              		.loc 1 908 40 is_stmt 0 view .LVU419
 1703 00da 036A     		ldr	r3, [r0, #32]
 1704 00dc 23F08003 		bic	r3, r3, #128
 1705 00e0 0362     		str	r3, [r0, #32]
 909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH1NP bit */
 910:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 1706              		.loc 1 910 13 is_stmt 1 view .LVU420
 1707              		.loc 1 910 40 is_stmt 0 view .LVU421
 1708 00e2 036A     		ldr	r3, [r0, #32]
 1709              		.loc 1 910 71 view .LVU422
 1710 00e4 D188     		ldrh	r1, [r2, #6]
 1711              		.loc 1 910 40 view .LVU423
 1712 00e6 43EA0113 		orr	r3, r3, r1, lsl #4
 1713 00ea 0362     		str	r3, [r0, #32]
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO1 bit */
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 1714              		.loc 1 912 13 is_stmt 1 view .LVU424
 1715              		.loc 1 912 38 is_stmt 0 view .LVU425
 1716 00ec 4368     		ldr	r3, [r0, #4]
 1717 00ee 23F48063 		bic	r3, r3, #1024
 1718 00f2 4360     		str	r3, [r0, #4]
 913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO1 bit */
 914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 1719              		.loc 1 914 13 is_stmt 1 view .LVU426
 1720              		.loc 1 914 38 is_stmt 0 view .LVU427
 1721 00f4 4368     		ldr	r3, [r0, #4]
 1722              		.loc 1 914 69 view .LVU428
 1723 00f6 1189     		ldrh	r1, [r2, #8]
 1724              		.loc 1 914 38 view .LVU429
 1725 00f8 43EA8103 		orr	r3, r3, r1, lsl #2
 1726 00fc 4360     		str	r3, [r0, #4]
 915:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO1N bit */
 916:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 1727              		.loc 1 916 13 is_stmt 1 view .LVU430
 1728              		.loc 1 916 38 is_stmt 0 view .LVU431
 1729 00fe 4368     		ldr	r3, [r0, #4]
 1730 0100 23F40063 		bic	r3, r3, #2048
 1731 0104 4360     		str	r3, [r0, #4]
 917:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO1N bit */
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 1732              		.loc 1 918 13 is_stmt 1 view .LVU432
 1733              		.loc 1 918 38 is_stmt 0 view .LVU433
 1734 0106 4368     		ldr	r3, [r0, #4]
 1735              		.loc 1 918 69 view .LVU434
 1736 0108 5289     		ldrh	r2, [r2, #10]
 1737              	.LVL92:
 1738              		.loc 1 918 38 view .LVU435
 1739 010a 43EA8203 		orr	r3, r3, r2, lsl #2
 1740 010e 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccOu06Ko.s 			page 47


 1741 0110 7047     		bx	lr
 1742              	.LVL93:
 1743              	.L94:
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 921:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 922:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
 923:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2EN bit */
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 1744              		.loc 1 924 9 is_stmt 1 view .LVU436
 1745              		.loc 1 924 36 is_stmt 0 view .LVU437
 1746 0112 036A     		ldr	r3, [r0, #32]
 1747 0114 23F48073 		bic	r3, r3, #256
 1748 0118 0362     		str	r3, [r0, #32]
 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1749              		.loc 1 925 9 is_stmt 1 view .LVU438
 1750              		.loc 1 925 36 is_stmt 0 view .LVU439
 1751 011a C369     		ldr	r3, [r0, #28]
 1752 011c 23F00303 		bic	r3, r3, #3
 1753 0120 C361     		str	r3, [r0, #28]
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2EN bit */
 927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 8U);
 1754              		.loc 1 927 9 is_stmt 1 view .LVU440
 1755              		.loc 1 927 36 is_stmt 0 view .LVU441
 1756 0122 036A     		ldr	r3, [r0, #32]
 1757              		.loc 1 927 66 view .LVU442
 1758 0124 1188     		ldrh	r1, [r2]
 1759              	.LVL94:
 1760              		.loc 1 927 36 view .LVU443
 1761 0126 43EA0123 		orr	r3, r3, r1, lsl #8
 1762 012a 0362     		str	r3, [r0, #32]
 928:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2P bit */
 929:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 1763              		.loc 1 929 9 is_stmt 1 view .LVU444
 1764              		.loc 1 929 36 is_stmt 0 view .LVU445
 1765 012c 036A     		ldr	r3, [r0, #32]
 1766 012e 23F40073 		bic	r3, r3, #512
 1767 0132 0362     		str	r3, [r0, #32]
 930:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2P bit */
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 1768              		.loc 1 931 9 is_stmt 1 view .LVU446
 1769              		.loc 1 931 36 is_stmt 0 view .LVU447
 1770 0134 036A     		ldr	r3, [r0, #32]
 1771              		.loc 1 931 67 view .LVU448
 1772 0136 9188     		ldrh	r1, [r2, #4]
 1773              		.loc 1 931 36 view .LVU449
 1774 0138 43EA0123 		orr	r3, r3, r1, lsl #8
 1775 013c 0362     		str	r3, [r0, #32]
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1776              		.loc 1 933 9 is_stmt 1 view .LVU450
 1777              		.loc 1 933 11 is_stmt 0 view .LVU451
 1778 013e 294B     		ldr	r3, .L101
 1779 0140 9842     		cmp	r0, r3
 1780 0142 03D0     		beq	.L99
 1781              		.loc 1 933 37 discriminator 1 view .LVU452
 1782 0144 03F50063 		add	r3, r3, #2048
ARM GAS  /tmp/ccOu06Ko.s 			page 48


 1783 0148 9842     		cmp	r0, r3
 1784 014a 4AD1     		bne	.L90
 1785              	.L99:
 934:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH2NEN bit */
 935:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 1786              		.loc 1 935 13 is_stmt 1 view .LVU453
 1787              		.loc 1 935 40 is_stmt 0 view .LVU454
 1788 014c 036A     		ldr	r3, [r0, #32]
 1789 014e 23F48063 		bic	r3, r3, #1024
 1790 0152 0362     		str	r3, [r0, #32]
 936:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH2NEN bit */
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 1791              		.loc 1 937 13 is_stmt 1 view .LVU455
 1792              		.loc 1 937 40 is_stmt 0 view .LVU456
 1793 0154 036A     		ldr	r3, [r0, #32]
 1794              		.loc 1 937 71 view .LVU457
 1795 0156 5188     		ldrh	r1, [r2, #2]
 1796              		.loc 1 937 40 view .LVU458
 1797 0158 43EA0123 		orr	r3, r3, r1, lsl #8
 1798 015c 0362     		str	r3, [r0, #32]
 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH2NP bit */
 939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 1799              		.loc 1 939 13 is_stmt 1 view .LVU459
 1800              		.loc 1 939 40 is_stmt 0 view .LVU460
 1801 015e 036A     		ldr	r3, [r0, #32]
 1802 0160 23F40063 		bic	r3, r3, #2048
 1803 0164 0362     		str	r3, [r0, #32]
 940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH2NP bit */
 941:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 1804              		.loc 1 941 13 is_stmt 1 view .LVU461
 1805              		.loc 1 941 40 is_stmt 0 view .LVU462
 1806 0166 036A     		ldr	r3, [r0, #32]
 1807              		.loc 1 941 71 view .LVU463
 1808 0168 D188     		ldrh	r1, [r2, #6]
 1809              		.loc 1 941 40 view .LVU464
 1810 016a 43EA0123 		orr	r3, r3, r1, lsl #8
 1811 016e 0362     		str	r3, [r0, #32]
 942:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO2 bit */
 943:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 1812              		.loc 1 943 13 is_stmt 1 view .LVU465
 1813              		.loc 1 943 38 is_stmt 0 view .LVU466
 1814 0170 4368     		ldr	r3, [r0, #4]
 1815 0172 23F48053 		bic	r3, r3, #4096
 1816 0176 4360     		str	r3, [r0, #4]
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO2 bit */
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 1817              		.loc 1 945 13 is_stmt 1 view .LVU467
 1818              		.loc 1 945 38 is_stmt 0 view .LVU468
 1819 0178 4368     		ldr	r3, [r0, #4]
 1820              		.loc 1 945 69 view .LVU469
 1821 017a 1189     		ldrh	r1, [r2, #8]
 1822              		.loc 1 945 38 view .LVU470
 1823 017c 43EA0113 		orr	r3, r3, r1, lsl #4
 1824 0180 4360     		str	r3, [r0, #4]
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO2N bit */
 947:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 1825              		.loc 1 947 13 is_stmt 1 view .LVU471
ARM GAS  /tmp/ccOu06Ko.s 			page 49


 1826              		.loc 1 947 38 is_stmt 0 view .LVU472
 1827 0182 4368     		ldr	r3, [r0, #4]
 1828 0184 23F40053 		bic	r3, r3, #8192
 1829 0188 4360     		str	r3, [r0, #4]
 948:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO2N bit */
 949:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 1830              		.loc 1 949 13 is_stmt 1 view .LVU473
 1831              		.loc 1 949 38 is_stmt 0 view .LVU474
 1832 018a 4368     		ldr	r3, [r0, #4]
 1833              		.loc 1 949 69 view .LVU475
 1834 018c 5289     		ldrh	r2, [r2, #10]
 1835              	.LVL95:
 1836              		.loc 1 949 38 view .LVU476
 1837 018e 43EA0213 		orr	r3, r3, r2, lsl #4
 1838 0192 4360     		str	r3, [r0, #4]
 1839 0194 7047     		bx	lr
 1840              	.LVL96:
 1841              	.L92:
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
 953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
 954:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3EN bit */
 955:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &=(~(uint32_t)TIMER_CHCTL2_CH3EN);
 1842              		.loc 1 955 9 is_stmt 1 view .LVU477
 1843              		.loc 1 955 36 is_stmt 0 view .LVU478
 1844 0196 036A     		ldr	r3, [r0, #32]
 1845 0198 23F48053 		bic	r3, r3, #4096
 1846 019c 0362     		str	r3, [r0, #32]
 956:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1847              		.loc 1 956 9 is_stmt 1 view .LVU479
 1848              		.loc 1 956 36 is_stmt 0 view .LVU480
 1849 019e C369     		ldr	r3, [r0, #28]
 1850 01a0 23F44073 		bic	r3, r3, #768
 1851 01a4 C361     		str	r3, [r0, #28]
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3EN bit */
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 12U);
 1852              		.loc 1 958 9 is_stmt 1 view .LVU481
 1853              		.loc 1 958 36 is_stmt 0 view .LVU482
 1854 01a6 036A     		ldr	r3, [r0, #32]
 1855              		.loc 1 958 66 view .LVU483
 1856 01a8 1188     		ldrh	r1, [r2]
 1857              	.LVL97:
 1858              		.loc 1 958 36 view .LVU484
 1859 01aa 43EA0133 		orr	r3, r3, r1, lsl #12
 1860 01ae 0362     		str	r3, [r0, #32]
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3P bit */
 960:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 1861              		.loc 1 960 9 is_stmt 1 view .LVU485
 1862              		.loc 1 960 36 is_stmt 0 view .LVU486
 1863 01b0 036A     		ldr	r3, [r0, #32]
 1864 01b2 23F40053 		bic	r3, r3, #8192
 1865 01b6 0362     		str	r3, [r0, #32]
 961:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3P bit */
 962:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 1866              		.loc 1 962 9 is_stmt 1 view .LVU487
 1867              		.loc 1 962 36 is_stmt 0 view .LVU488
ARM GAS  /tmp/ccOu06Ko.s 			page 50


 1868 01b8 036A     		ldr	r3, [r0, #32]
 1869              		.loc 1 962 67 view .LVU489
 1870 01ba 9188     		ldrh	r1, [r2, #4]
 1871              		.loc 1 962 36 view .LVU490
 1872 01bc 43EA0133 		orr	r3, r3, r1, lsl #12
 1873 01c0 0362     		str	r3, [r0, #32]
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1874              		.loc 1 964 9 is_stmt 1 view .LVU491
 1875              		.loc 1 964 11 is_stmt 0 view .LVU492
 1876 01c2 084B     		ldr	r3, .L101
 1877 01c4 9842     		cmp	r0, r3
 1878 01c6 03D0     		beq	.L100
 1879              		.loc 1 964 37 discriminator 1 view .LVU493
 1880 01c8 03F50063 		add	r3, r3, #2048
 1881 01cc 9842     		cmp	r0, r3
 1882 01ce 08D1     		bne	.L90
 1883              	.L100:
 965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO3 bit */
 966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 1884              		.loc 1 966 13 is_stmt 1 view .LVU494
 1885              		.loc 1 966 38 is_stmt 0 view .LVU495
 1886 01d0 4368     		ldr	r3, [r0, #4]
 1887 01d2 23F48043 		bic	r3, r3, #16384
 1888 01d6 4360     		str	r3, [r0, #4]
 967:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO3 bit */
 968:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 1889              		.loc 1 968 13 is_stmt 1 view .LVU496
 1890              		.loc 1 968 38 is_stmt 0 view .LVU497
 1891 01d8 4368     		ldr	r3, [r0, #4]
 1892              		.loc 1 968 69 view .LVU498
 1893 01da 1289     		ldrh	r2, [r2, #8]
 1894              	.LVL98:
 1895              		.loc 1 968 38 view .LVU499
 1896 01dc 43EA8213 		orr	r3, r3, r2, lsl #6
 1897 01e0 4360     		str	r3, [r0, #4]
 1898              	.L90:
 969:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 973:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 974:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1899              		.loc 1 974 1 view .LVU500
 1900 01e2 7047     		bx	lr
 1901              	.L102:
 1902              		.align	2
 1903              	.L101:
 1904 01e4 002C0140 		.word	1073818624
 1905              		.cfi_endproc
 1906              	.LFE157:
 1908              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1909              		.align	1
 1910              		.global	timer_channel_output_mode_config
 1911              		.syntax unified
 1912              		.thumb
 1913              		.thumb_func
ARM GAS  /tmp/ccOu06Ko.s 			page 51


 1915              	timer_channel_output_mode_config:
 1916              	.LVL99:
 1917              	.LFB158:
 975:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output compare mode
 978:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 979:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
 980:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 982:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 983:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 984:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 985:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocmode: channel output compare mode
 986:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 987:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 988:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 989:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 990:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 991:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 992:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 993:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 994:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 995:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 996:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 997:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 998:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 999:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1918              		.loc 1 999 1 is_stmt 1 view -0
 1919              		.cfi_startproc
 1920              		@ args = 0, pretend = 0, frame = 0
 1921              		@ frame_needed = 0, uses_anonymous_args = 0
 1922              		@ link register save eliminated.
1000:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 1923              		.loc 1 1000 5 view .LVU502
 1924 0000 0329     		cmp	r1, #3
 1925 0002 24D8     		bhi	.L103
 1926 0004 DFE801F0 		tbb	[pc, r1]
 1927              	.L106:
 1928 0008 02       		.byte	(.L109-.L106)/2
 1929 0009 0A       		.byte	(.L108-.L106)/2
 1930 000a 13       		.byte	(.L107-.L106)/2
 1931 000b 1B       		.byte	(.L105-.L106)/2
 1932              		.p2align 1
 1933              	.L109:
1001:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1002:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1003:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 1934              		.loc 1 1003 9 view .LVU503
 1935              		.loc 1 1003 36 is_stmt 0 view .LVU504
 1936 000c 8369     		ldr	r3, [r0, #24]
 1937 000e 23F07003 		bic	r3, r3, #112
 1938 0012 8361     		str	r3, [r0, #24]
1004:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1939              		.loc 1 1004 9 is_stmt 1 view .LVU505
 1940              		.loc 1 1004 36 is_stmt 0 view .LVU506
 1941 0014 8369     		ldr	r3, [r0, #24]
ARM GAS  /tmp/ccOu06Ko.s 			page 52


 1942 0016 1A43     		orrs	r2, r2, r3
 1943              	.LVL100:
 1944              		.loc 1 1004 36 view .LVU507
 1945 0018 8261     		str	r2, [r0, #24]
1005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 1946              		.loc 1 1005 9 is_stmt 1 view .LVU508
 1947 001a 7047     		bx	lr
 1948              	.LVL101:
 1949              	.L108:
1006:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1007:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1008:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 1950              		.loc 1 1008 9 view .LVU509
 1951              		.loc 1 1008 36 is_stmt 0 view .LVU510
 1952 001c 8369     		ldr	r3, [r0, #24]
 1953 001e 23F4E043 		bic	r3, r3, #28672
 1954 0022 8361     		str	r3, [r0, #24]
1009:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1955              		.loc 1 1009 9 is_stmt 1 view .LVU511
 1956              		.loc 1 1009 36 is_stmt 0 view .LVU512
 1957 0024 8369     		ldr	r3, [r0, #24]
 1958 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 1959              	.LVL102:
 1960              		.loc 1 1009 36 view .LVU513
 1961 002a 8261     		str	r2, [r0, #24]
1010:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 1962              		.loc 1 1010 9 is_stmt 1 view .LVU514
 1963 002c 7047     		bx	lr
 1964              	.LVL103:
 1965              	.L107:
1011:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1012:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1013:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 1966              		.loc 1 1013 9 view .LVU515
 1967              		.loc 1 1013 36 is_stmt 0 view .LVU516
 1968 002e C369     		ldr	r3, [r0, #28]
 1969 0030 23F07003 		bic	r3, r3, #112
 1970 0034 C361     		str	r3, [r0, #28]
1014:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1971              		.loc 1 1014 9 is_stmt 1 view .LVU517
 1972              		.loc 1 1014 36 is_stmt 0 view .LVU518
 1973 0036 C369     		ldr	r3, [r0, #28]
 1974 0038 1A43     		orrs	r2, r2, r3
 1975              	.LVL104:
 1976              		.loc 1 1014 36 view .LVU519
 1977 003a C261     		str	r2, [r0, #28]
1015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 1978              		.loc 1 1015 9 is_stmt 1 view .LVU520
 1979 003c 7047     		bx	lr
 1980              	.LVL105:
 1981              	.L105:
1016:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1017:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1018:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 1982              		.loc 1 1018 9 view .LVU521
 1983              		.loc 1 1018 36 is_stmt 0 view .LVU522
 1984 003e C369     		ldr	r3, [r0, #28]
ARM GAS  /tmp/ccOu06Ko.s 			page 53


 1985 0040 23F4E043 		bic	r3, r3, #28672
 1986 0044 C361     		str	r3, [r0, #28]
1019:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1987              		.loc 1 1019 9 is_stmt 1 view .LVU523
 1988              		.loc 1 1019 36 is_stmt 0 view .LVU524
 1989 0046 C369     		ldr	r3, [r0, #28]
 1990 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 1991              	.LVL106:
 1992              		.loc 1 1019 36 view .LVU525
 1993 004c C261     		str	r2, [r0, #28]
1020:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 1994              		.loc 1 1020 9 is_stmt 1 view .LVU526
 1995              	.L103:
1021:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1022:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1023:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1024:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1996              		.loc 1 1024 1 is_stmt 0 view .LVU527
 1997 004e 7047     		bx	lr
 1998              		.cfi_endproc
 1999              	.LFE158:
 2001              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 2002              		.align	1
 2003              		.global	timer_channel_output_pulse_value_config
 2004              		.syntax unified
 2005              		.thumb
 2006              		.thumb_func
 2008              	timer_channel_output_pulse_value_config:
 2009              	.LVL107:
 2010              	.LFB159:
1025:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1026:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1027:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output pulse value
1028:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1029:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1030:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1031:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1032:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1033:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1034:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1035:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535
1036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1037:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1038:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1039:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
1040:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2011              		.loc 1 1040 1 is_stmt 1 view -0
 2012              		.cfi_startproc
 2013              		@ args = 0, pretend = 0, frame = 0
 2014              		@ frame_needed = 0, uses_anonymous_args = 0
 2015              		@ link register save eliminated.
1041:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2016              		.loc 1 1041 5 view .LVU529
 2017 0000 0329     		cmp	r1, #3
 2018 0002 0AD8     		bhi	.L110
 2019 0004 DFE801F0 		tbb	[pc, r1]
 2020              	.L113:
ARM GAS  /tmp/ccOu06Ko.s 			page 54


 2021 0008 02       		.byte	(.L116-.L113)/2
 2022 0009 04       		.byte	(.L115-.L113)/2
 2023 000a 06       		.byte	(.L114-.L113)/2
 2024 000b 08       		.byte	(.L112-.L113)/2
 2025              		.p2align 1
 2026              	.L116:
1042:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1043:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1044:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 2027              		.loc 1 1044 9 view .LVU530
 2028              		.loc 1 1044 35 is_stmt 0 view .LVU531
 2029 000c 4263     		str	r2, [r0, #52]
1045:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2030              		.loc 1 1045 9 is_stmt 1 view .LVU532
 2031 000e 7047     		bx	lr
 2032              	.L115:
1046:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1047:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1048:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 2033              		.loc 1 1048 9 view .LVU533
 2034              		.loc 1 1048 35 is_stmt 0 view .LVU534
 2035 0010 8263     		str	r2, [r0, #56]
1049:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2036              		.loc 1 1049 9 is_stmt 1 view .LVU535
 2037 0012 7047     		bx	lr
 2038              	.L114:
1050:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1051:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1052:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 2039              		.loc 1 1052 9 view .LVU536
 2040              		.loc 1 1052 35 is_stmt 0 view .LVU537
 2041 0014 C263     		str	r2, [r0, #60]
1053:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2042              		.loc 1 1053 9 is_stmt 1 view .LVU538
 2043 0016 7047     		bx	lr
 2044              	.L112:
1054:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1055:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1056:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 2045              		.loc 1 1056 10 view .LVU539
 2046              		.loc 1 1056 36 is_stmt 0 view .LVU540
 2047 0018 0264     		str	r2, [r0, #64]
1057:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2048              		.loc 1 1057 9 is_stmt 1 view .LVU541
 2049              	.L110:
1058:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1059:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1060:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1061:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2050              		.loc 1 1061 1 is_stmt 0 view .LVU542
 2051 001a 7047     		bx	lr
 2052              		.cfi_endproc
 2053              	.LFE159:
 2055              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 2056              		.align	1
 2057              		.global	timer_channel_output_shadow_config
 2058              		.syntax unified
ARM GAS  /tmp/ccOu06Ko.s 			page 55


 2059              		.thumb
 2060              		.thumb_func
 2062              	timer_channel_output_shadow_config:
 2063              	.LVL108:
 2064              	.LFB160:
1062:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1063:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1064:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output shadow function
1065:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1066:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1067:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1068:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1069:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1070:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1071:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1072:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocshadow: channel output shadow state
1073:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1074:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
1075:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
1076:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1077:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1078:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1079:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
1080:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2065              		.loc 1 1080 1 is_stmt 1 view -0
 2066              		.cfi_startproc
 2067              		@ args = 0, pretend = 0, frame = 0
 2068              		@ frame_needed = 0, uses_anonymous_args = 0
 2069              		@ link register save eliminated.
1081:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2070              		.loc 1 1081 5 view .LVU544
 2071 0000 0329     		cmp	r1, #3
 2072 0002 24D8     		bhi	.L117
 2073 0004 DFE801F0 		tbb	[pc, r1]
 2074              	.L120:
 2075 0008 02       		.byte	(.L123-.L120)/2
 2076 0009 0A       		.byte	(.L122-.L120)/2
 2077 000a 13       		.byte	(.L121-.L120)/2
 2078 000b 1B       		.byte	(.L119-.L120)/2
 2079              		.p2align 1
 2080              	.L123:
1082:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1083:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1084:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 2081              		.loc 1 1084 9 view .LVU545
 2082              		.loc 1 1084 36 is_stmt 0 view .LVU546
 2083 000c 8369     		ldr	r3, [r0, #24]
 2084 000e 23F00803 		bic	r3, r3, #8
 2085 0012 8361     		str	r3, [r0, #24]
1085:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 2086              		.loc 1 1085 9 is_stmt 1 view .LVU547
 2087              		.loc 1 1085 36 is_stmt 0 view .LVU548
 2088 0014 8369     		ldr	r3, [r0, #24]
 2089 0016 1A43     		orrs	r2, r2, r3
 2090              	.LVL109:
 2091              		.loc 1 1085 36 view .LVU549
 2092 0018 8261     		str	r2, [r0, #24]
ARM GAS  /tmp/ccOu06Ko.s 			page 56


1086:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2093              		.loc 1 1086 9 is_stmt 1 view .LVU550
 2094 001a 7047     		bx	lr
 2095              	.LVL110:
 2096              	.L122:
1087:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1088:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1089:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 2097              		.loc 1 1089 9 view .LVU551
 2098              		.loc 1 1089 36 is_stmt 0 view .LVU552
 2099 001c 8369     		ldr	r3, [r0, #24]
 2100 001e 23F40063 		bic	r3, r3, #2048
 2101 0022 8361     		str	r3, [r0, #24]
1090:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2102              		.loc 1 1090 9 is_stmt 1 view .LVU553
 2103              		.loc 1 1090 36 is_stmt 0 view .LVU554
 2104 0024 8369     		ldr	r3, [r0, #24]
 2105 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2106              	.LVL111:
 2107              		.loc 1 1090 36 view .LVU555
 2108 002a 8261     		str	r2, [r0, #24]
1091:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2109              		.loc 1 1091 9 is_stmt 1 view .LVU556
 2110 002c 7047     		bx	lr
 2111              	.LVL112:
 2112              	.L121:
1092:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1093:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1094:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 2113              		.loc 1 1094 9 view .LVU557
 2114              		.loc 1 1094 36 is_stmt 0 view .LVU558
 2115 002e C369     		ldr	r3, [r0, #28]
 2116 0030 23F00803 		bic	r3, r3, #8
 2117 0034 C361     		str	r3, [r0, #28]
1095:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 2118              		.loc 1 1095 9 is_stmt 1 view .LVU559
 2119              		.loc 1 1095 36 is_stmt 0 view .LVU560
 2120 0036 C369     		ldr	r3, [r0, #28]
 2121 0038 1A43     		orrs	r2, r2, r3
 2122              	.LVL113:
 2123              		.loc 1 1095 36 view .LVU561
 2124 003a C261     		str	r2, [r0, #28]
1096:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2125              		.loc 1 1096 9 is_stmt 1 view .LVU562
 2126 003c 7047     		bx	lr
 2127              	.LVL114:
 2128              	.L119:
1097:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1098:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1099:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 2129              		.loc 1 1099 9 view .LVU563
 2130              		.loc 1 1099 36 is_stmt 0 view .LVU564
 2131 003e C369     		ldr	r3, [r0, #28]
 2132 0040 23F40063 		bic	r3, r3, #2048
 2133 0044 C361     		str	r3, [r0, #28]
1100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2134              		.loc 1 1100 9 is_stmt 1 view .LVU565
ARM GAS  /tmp/ccOu06Ko.s 			page 57


 2135              		.loc 1 1100 36 is_stmt 0 view .LVU566
 2136 0046 C369     		ldr	r3, [r0, #28]
 2137 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2138              	.LVL115:
 2139              		.loc 1 1100 36 view .LVU567
 2140 004c C261     		str	r2, [r0, #28]
1101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2141              		.loc 1 1101 9 is_stmt 1 view .LVU568
 2142              	.L117:
1102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2143              		.loc 1 1105 1 is_stmt 0 view .LVU569
 2144 004e 7047     		bx	lr
 2145              		.cfi_endproc
 2146              	.LFE160:
 2148              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 2149              		.align	1
 2150              		.global	timer_channel_output_fast_config
 2151              		.syntax unified
 2152              		.thumb
 2153              		.thumb_func
 2155              	timer_channel_output_fast_config:
 2156              	.LVL116:
 2157              	.LFB161:
1106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output fast function
1109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocfast: channel output fast function
1117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
1119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
1120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
1124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2158              		.loc 1 1124 1 is_stmt 1 view -0
 2159              		.cfi_startproc
 2160              		@ args = 0, pretend = 0, frame = 0
 2161              		@ frame_needed = 0, uses_anonymous_args = 0
 2162              		@ link register save eliminated.
1125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2163              		.loc 1 1125 5 view .LVU571
 2164 0000 0329     		cmp	r1, #3
 2165 0002 24D8     		bhi	.L124
 2166 0004 DFE801F0 		tbb	[pc, r1]
 2167              	.L127:
 2168 0008 02       		.byte	(.L130-.L127)/2
ARM GAS  /tmp/ccOu06Ko.s 			page 58


 2169 0009 0A       		.byte	(.L129-.L127)/2
 2170 000a 13       		.byte	(.L128-.L127)/2
 2171 000b 1B       		.byte	(.L126-.L127)/2
 2172              		.p2align 1
 2173              	.L130:
1126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 2174              		.loc 1 1128 9 view .LVU572
 2175              		.loc 1 1128 36 is_stmt 0 view .LVU573
 2176 000c 8369     		ldr	r3, [r0, #24]
 2177 000e 23F00403 		bic	r3, r3, #4
 2178 0012 8361     		str	r3, [r0, #24]
1129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2179              		.loc 1 1129 9 is_stmt 1 view .LVU574
 2180              		.loc 1 1129 36 is_stmt 0 view .LVU575
 2181 0014 8369     		ldr	r3, [r0, #24]
 2182 0016 1A43     		orrs	r2, r2, r3
 2183              	.LVL117:
 2184              		.loc 1 1129 36 view .LVU576
 2185 0018 8261     		str	r2, [r0, #24]
1130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2186              		.loc 1 1130 9 is_stmt 1 view .LVU577
 2187 001a 7047     		bx	lr
 2188              	.LVL118:
 2189              	.L129:
1131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 2190              		.loc 1 1133 9 view .LVU578
 2191              		.loc 1 1133 36 is_stmt 0 view .LVU579
 2192 001c 8369     		ldr	r3, [r0, #24]
 2193 001e 23F48063 		bic	r3, r3, #1024
 2194 0022 8361     		str	r3, [r0, #24]
1134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2195              		.loc 1 1134 9 is_stmt 1 view .LVU580
 2196              		.loc 1 1134 36 is_stmt 0 view .LVU581
 2197 0024 8369     		ldr	r3, [r0, #24]
 2198 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2199              	.LVL119:
 2200              		.loc 1 1134 36 view .LVU582
 2201 002a 8261     		str	r2, [r0, #24]
1135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2202              		.loc 1 1135 9 is_stmt 1 view .LVU583
 2203 002c 7047     		bx	lr
 2204              	.LVL120:
 2205              	.L128:
1136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 2206              		.loc 1 1138 9 view .LVU584
 2207              		.loc 1 1138 36 is_stmt 0 view .LVU585
 2208 002e C369     		ldr	r3, [r0, #28]
 2209 0030 23F00403 		bic	r3, r3, #4
 2210 0034 C361     		str	r3, [r0, #28]
1139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2211              		.loc 1 1139 9 is_stmt 1 view .LVU586
ARM GAS  /tmp/ccOu06Ko.s 			page 59


 2212              		.loc 1 1139 36 is_stmt 0 view .LVU587
 2213 0036 C369     		ldr	r3, [r0, #28]
 2214 0038 1A43     		orrs	r2, r2, r3
 2215              	.LVL121:
 2216              		.loc 1 1139 36 view .LVU588
 2217 003a C261     		str	r2, [r0, #28]
1140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2218              		.loc 1 1140 9 is_stmt 1 view .LVU589
 2219 003c 7047     		bx	lr
 2220              	.LVL122:
 2221              	.L126:
1141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 2222              		.loc 1 1143 9 view .LVU590
 2223              		.loc 1 1143 36 is_stmt 0 view .LVU591
 2224 003e C369     		ldr	r3, [r0, #28]
 2225 0040 23F48063 		bic	r3, r3, #1024
 2226 0044 C361     		str	r3, [r0, #28]
1144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2227              		.loc 1 1144 9 is_stmt 1 view .LVU592
 2228              		.loc 1 1144 36 is_stmt 0 view .LVU593
 2229 0046 C369     		ldr	r3, [r0, #28]
 2230 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2231              	.LVL123:
 2232              		.loc 1 1144 36 view .LVU594
 2233 004c C261     		str	r2, [r0, #28]
1145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2234              		.loc 1 1145 9 is_stmt 1 view .LVU595
 2235              	.L124:
1146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2236              		.loc 1 1149 1 is_stmt 0 view .LVU596
 2237 004e 7047     		bx	lr
 2238              		.cfi_endproc
 2239              	.LFE161:
 2241              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2242              		.align	1
 2243              		.global	timer_channel_output_clear_config
 2244              		.syntax unified
 2245              		.thumb
 2246              		.thumb_func
 2248              	timer_channel_output_clear_config:
 2249              	.LVL124:
 2250              	.LFB162:
1150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output clear function
1153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3
ARM GAS  /tmp/ccOu06Ko.s 			page 60


1160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  occlear: channel output clear function
1161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2251              		.loc 1 1168 1 is_stmt 1 view -0
 2252              		.cfi_startproc
 2253              		@ args = 0, pretend = 0, frame = 0
 2254              		@ frame_needed = 0, uses_anonymous_args = 0
 2255              		@ link register save eliminated.
1169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2256              		.loc 1 1169 5 view .LVU598
 2257 0000 0329     		cmp	r1, #3
 2258 0002 24D8     		bhi	.L131
 2259 0004 DFE801F0 		tbb	[pc, r1]
 2260              	.L134:
 2261 0008 02       		.byte	(.L137-.L134)/2
 2262 0009 0A       		.byte	(.L136-.L134)/2
 2263 000a 13       		.byte	(.L135-.L134)/2
 2264 000b 1B       		.byte	(.L133-.L134)/2
 2265              		.p2align 1
 2266              	.L137:
1170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 2267              		.loc 1 1172 9 view .LVU599
 2268              		.loc 1 1172 36 is_stmt 0 view .LVU600
 2269 000c 8369     		ldr	r3, [r0, #24]
 2270 000e 23F08003 		bic	r3, r3, #128
 2271 0012 8361     		str	r3, [r0, #24]
1173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2272              		.loc 1 1173 9 is_stmt 1 view .LVU601
 2273              		.loc 1 1173 36 is_stmt 0 view .LVU602
 2274 0014 8369     		ldr	r3, [r0, #24]
 2275 0016 1A43     		orrs	r2, r2, r3
 2276              	.LVL125:
 2277              		.loc 1 1173 36 view .LVU603
 2278 0018 8261     		str	r2, [r0, #24]
1174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2279              		.loc 1 1174 9 is_stmt 1 view .LVU604
 2280 001a 7047     		bx	lr
 2281              	.LVL126:
 2282              	.L136:
1175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 2283              		.loc 1 1177 9 view .LVU605
 2284              		.loc 1 1177 36 is_stmt 0 view .LVU606
 2285 001c 8369     		ldr	r3, [r0, #24]
 2286 001e 23F40043 		bic	r3, r3, #32768
 2287 0022 8361     		str	r3, [r0, #24]
1178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2288              		.loc 1 1178 9 is_stmt 1 view .LVU607
ARM GAS  /tmp/ccOu06Ko.s 			page 61


 2289              		.loc 1 1178 36 is_stmt 0 view .LVU608
 2290 0024 8369     		ldr	r3, [r0, #24]
 2291 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2292              	.LVL127:
 2293              		.loc 1 1178 36 view .LVU609
 2294 002a 8261     		str	r2, [r0, #24]
1179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2295              		.loc 1 1179 9 is_stmt 1 view .LVU610
 2296 002c 7047     		bx	lr
 2297              	.LVL128:
 2298              	.L135:
1180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 2299              		.loc 1 1182 9 view .LVU611
 2300              		.loc 1 1182 36 is_stmt 0 view .LVU612
 2301 002e C369     		ldr	r3, [r0, #28]
 2302 0030 23F08003 		bic	r3, r3, #128
 2303 0034 C361     		str	r3, [r0, #28]
1183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2304              		.loc 1 1183 9 is_stmt 1 view .LVU613
 2305              		.loc 1 1183 36 is_stmt 0 view .LVU614
 2306 0036 C369     		ldr	r3, [r0, #28]
 2307 0038 1A43     		orrs	r2, r2, r3
 2308              	.LVL129:
 2309              		.loc 1 1183 36 view .LVU615
 2310 003a C261     		str	r2, [r0, #28]
1184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2311              		.loc 1 1184 9 is_stmt 1 view .LVU616
 2312 003c 7047     		bx	lr
 2313              	.LVL130:
 2314              	.L133:
1185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 2315              		.loc 1 1187 9 view .LVU617
 2316              		.loc 1 1187 36 is_stmt 0 view .LVU618
 2317 003e C369     		ldr	r3, [r0, #28]
 2318 0040 23F40043 		bic	r3, r3, #32768
 2319 0044 C361     		str	r3, [r0, #28]
1188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2320              		.loc 1 1188 9 is_stmt 1 view .LVU619
 2321              		.loc 1 1188 36 is_stmt 0 view .LVU620
 2322 0046 C369     		ldr	r3, [r0, #28]
 2323 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2324              	.LVL131:
 2325              		.loc 1 1188 36 view .LVU621
 2326 004c C261     		str	r2, [r0, #28]
1189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2327              		.loc 1 1189 9 is_stmt 1 view .LVU622
 2328              	.L131:
1190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2329              		.loc 1 1193 1 is_stmt 0 view .LVU623
 2330 004e 7047     		bx	lr
ARM GAS  /tmp/ccOu06Ko.s 			page 62


 2331              		.cfi_endproc
 2332              	.LFE162:
 2334              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2335              		.align	1
 2336              		.global	timer_channel_output_polarity_config
 2337              		.syntax unified
 2338              		.thumb
 2339              		.thumb_func
 2341              	timer_channel_output_polarity_config:
 2342              	.LVL132:
 2343              	.LFB163:
1194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output polarity 
1197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpolarity: channel output polarity 
1205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2344              		.loc 1 1212 1 is_stmt 1 view -0
 2345              		.cfi_startproc
 2346              		@ args = 0, pretend = 0, frame = 0
 2347              		@ frame_needed = 0, uses_anonymous_args = 0
 2348              		@ link register save eliminated.
1213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2349              		.loc 1 1213 5 view .LVU625
 2350 0000 0329     		cmp	r1, #3
 2351 0002 25D8     		bhi	.L138
 2352 0004 DFE801F0 		tbb	[pc, r1]
 2353              	.L141:
 2354 0008 02       		.byte	(.L144-.L141)/2
 2355 0009 0A       		.byte	(.L143-.L141)/2
 2356 000a 13       		.byte	(.L142-.L141)/2
 2357 000b 1C       		.byte	(.L140-.L141)/2
 2358              		.p2align 1
 2359              	.L144:
1214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2360              		.loc 1 1216 9 view .LVU626
 2361              		.loc 1 1216 36 is_stmt 0 view .LVU627
 2362 000c 036A     		ldr	r3, [r0, #32]
 2363 000e 23F00203 		bic	r3, r3, #2
 2364 0012 0362     		str	r3, [r0, #32]
1217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2365              		.loc 1 1217 9 is_stmt 1 view .LVU628
ARM GAS  /tmp/ccOu06Ko.s 			page 63


 2366              		.loc 1 1217 36 is_stmt 0 view .LVU629
 2367 0014 036A     		ldr	r3, [r0, #32]
 2368 0016 1A43     		orrs	r2, r2, r3
 2369              	.LVL133:
 2370              		.loc 1 1217 36 view .LVU630
 2371 0018 0262     		str	r2, [r0, #32]
1218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2372              		.loc 1 1218 9 is_stmt 1 view .LVU631
 2373 001a 7047     		bx	lr
 2374              	.LVL134:
 2375              	.L143:
1219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2376              		.loc 1 1221 9 view .LVU632
 2377              		.loc 1 1221 36 is_stmt 0 view .LVU633
 2378 001c 036A     		ldr	r3, [r0, #32]
 2379 001e 23F02003 		bic	r3, r3, #32
 2380 0022 0362     		str	r3, [r0, #32]
1222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2381              		.loc 1 1222 9 is_stmt 1 view .LVU634
 2382              		.loc 1 1222 36 is_stmt 0 view .LVU635
 2383 0024 036A     		ldr	r3, [r0, #32]
 2384 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2385              	.LVL135:
 2386              		.loc 1 1222 36 view .LVU636
 2387 002a 0262     		str	r2, [r0, #32]
1223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2388              		.loc 1 1223 9 is_stmt 1 view .LVU637
 2389 002c 7047     		bx	lr
 2390              	.LVL136:
 2391              	.L142:
1224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2392              		.loc 1 1226 9 view .LVU638
 2393              		.loc 1 1226 36 is_stmt 0 view .LVU639
 2394 002e 036A     		ldr	r3, [r0, #32]
 2395 0030 23F40073 		bic	r3, r3, #512
 2396 0034 0362     		str	r3, [r0, #32]
1227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2397              		.loc 1 1227 9 is_stmt 1 view .LVU640
 2398              		.loc 1 1227 36 is_stmt 0 view .LVU641
 2399 0036 036A     		ldr	r3, [r0, #32]
 2400 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2401              	.LVL137:
 2402              		.loc 1 1227 36 view .LVU642
 2403 003c 0262     		str	r2, [r0, #32]
1228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2404              		.loc 1 1228 9 is_stmt 1 view .LVU643
 2405 003e 7047     		bx	lr
 2406              	.LVL138:
 2407              	.L140:
1229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2408              		.loc 1 1231 9 view .LVU644
ARM GAS  /tmp/ccOu06Ko.s 			page 64


 2409              		.loc 1 1231 36 is_stmt 0 view .LVU645
 2410 0040 036A     		ldr	r3, [r0, #32]
 2411 0042 23F40053 		bic	r3, r3, #8192
 2412 0046 0362     		str	r3, [r0, #32]
1232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2413              		.loc 1 1232 9 is_stmt 1 view .LVU646
 2414              		.loc 1 1232 36 is_stmt 0 view .LVU647
 2415 0048 036A     		ldr	r3, [r0, #32]
 2416 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2417              	.LVL139:
 2418              		.loc 1 1232 36 view .LVU648
 2419 004e 0262     		str	r2, [r0, #32]
1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2420              		.loc 1 1233 9 is_stmt 1 view .LVU649
 2421              	.L138:
1234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2422              		.loc 1 1237 1 is_stmt 0 view .LVU650
 2423 0050 7047     		bx	lr
 2424              		.cfi_endproc
 2425              	.LFE163:
 2427              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2428              		.align	1
 2429              		.global	timer_channel_complementary_output_polarity_config
 2430              		.syntax unified
 2431              		.thumb
 2432              		.thumb_func
 2434              	timer_channel_complementary_output_polarity_config:
 2435              	.LVL140:
 2436              	.LFB164:
1238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,7..13))
1245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,7,8,11))
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,7))
1247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity 
1248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2437              		.loc 1 1255 1 is_stmt 1 view -0
 2438              		.cfi_startproc
 2439              		@ args = 0, pretend = 0, frame = 0
 2440              		@ frame_needed = 0, uses_anonymous_args = 0
 2441              		@ link register save eliminated.
1256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2442              		.loc 1 1256 5 view .LVU652
ARM GAS  /tmp/ccOu06Ko.s 			page 65


 2443 0000 0129     		cmp	r1, #1
 2444 0002 0BD0     		beq	.L146
 2445 0004 0229     		cmp	r1, #2
 2446 0006 12D0     		beq	.L147
 2447 0008 01B1     		cbz	r1, .L149
 2448              	.LVL141:
 2449              	.L145:
1257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2450              		.loc 1 1275 1 is_stmt 0 view .LVU653
 2451 000a 7047     		bx	lr
 2452              	.LVL142:
 2453              	.L149:
1259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2454              		.loc 1 1259 9 is_stmt 1 view .LVU654
1259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2455              		.loc 1 1259 36 is_stmt 0 view .LVU655
 2456 000c 036A     		ldr	r3, [r0, #32]
 2457 000e 23F00803 		bic	r3, r3, #8
 2458 0012 0362     		str	r3, [r0, #32]
1260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2459              		.loc 1 1260 9 is_stmt 1 view .LVU656
1260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2460              		.loc 1 1260 36 is_stmt 0 view .LVU657
 2461 0014 036A     		ldr	r3, [r0, #32]
 2462 0016 1A43     		orrs	r2, r2, r3
 2463              	.LVL143:
1260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2464              		.loc 1 1260 36 view .LVU658
 2465 0018 0262     		str	r2, [r0, #32]
1261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 2466              		.loc 1 1261 9 is_stmt 1 view .LVU659
 2467 001a 7047     		bx	lr
 2468              	.LVL144:
 2469              	.L146:
1264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2470              		.loc 1 1264 9 view .LVU660
1264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2471              		.loc 1 1264 36 is_stmt 0 view .LVU661
 2472 001c 036A     		ldr	r3, [r0, #32]
ARM GAS  /tmp/ccOu06Ko.s 			page 66


 2473 001e 23F08003 		bic	r3, r3, #128
 2474 0022 0362     		str	r3, [r0, #32]
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2475              		.loc 1 1265 9 is_stmt 1 view .LVU662
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2476              		.loc 1 1265 36 is_stmt 0 view .LVU663
 2477 0024 036A     		ldr	r3, [r0, #32]
 2478 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2479              	.LVL145:
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2480              		.loc 1 1265 36 view .LVU664
 2481 002a 0262     		str	r2, [r0, #32]
1266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 2482              		.loc 1 1266 9 is_stmt 1 view .LVU665
 2483 002c 7047     		bx	lr
 2484              	.LVL146:
 2485              	.L147:
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2486              		.loc 1 1269 9 view .LVU666
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2487              		.loc 1 1269 36 is_stmt 0 view .LVU667
 2488 002e 036A     		ldr	r3, [r0, #32]
 2489 0030 23F40063 		bic	r3, r3, #2048
 2490 0034 0362     		str	r3, [r0, #32]
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2491              		.loc 1 1270 9 is_stmt 1 view .LVU668
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2492              		.loc 1 1270 36 is_stmt 0 view .LVU669
 2493 0036 036A     		ldr	r3, [r0, #32]
 2494 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2495              	.LVL147:
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2496              		.loc 1 1270 36 view .LVU670
 2497 003c 0262     		str	r2, [r0, #32]
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 2498              		.loc 1 1271 9 is_stmt 1 view .LVU671
 2499              		.loc 1 1275 1 is_stmt 0 view .LVU672
 2500 003e E4E7     		b	.L145
 2501              		.cfi_endproc
 2502              	.LFE164:
 2504              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2505              		.align	1
 2506              		.global	timer_channel_output_state_config
 2507              		.syntax unified
 2508              		.thumb
 2509              		.thumb_func
 2511              	timer_channel_output_state_config:
 2512              	.LVL148:
 2513              	.LFB165:
1276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel enable state
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
ARM GAS  /tmp/ccOu06Ko.s 			page 67


1284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  state: TIMER channel enable state
1287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2514              		.loc 1 1294 1 is_stmt 1 view -0
 2515              		.cfi_startproc
 2516              		@ args = 0, pretend = 0, frame = 0
 2517              		@ frame_needed = 0, uses_anonymous_args = 0
 2518              		@ link register save eliminated.
1295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2519              		.loc 1 1295 5 view .LVU674
 2520 0000 0329     		cmp	r1, #3
 2521 0002 25D8     		bhi	.L150
 2522 0004 DFE801F0 		tbb	[pc, r1]
 2523              	.L153:
 2524 0008 02       		.byte	(.L156-.L153)/2
 2525 0009 0A       		.byte	(.L155-.L153)/2
 2526 000a 13       		.byte	(.L154-.L153)/2
 2527 000b 1C       		.byte	(.L152-.L153)/2
 2528              		.p2align 1
 2529              	.L156:
1296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2530              		.loc 1 1298 9 view .LVU675
 2531              		.loc 1 1298 36 is_stmt 0 view .LVU676
 2532 000c 036A     		ldr	r3, [r0, #32]
 2533 000e 23F00103 		bic	r3, r3, #1
 2534 0012 0362     		str	r3, [r0, #32]
1299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2535              		.loc 1 1299 9 is_stmt 1 view .LVU677
 2536              		.loc 1 1299 36 is_stmt 0 view .LVU678
 2537 0014 036A     		ldr	r3, [r0, #32]
 2538 0016 1A43     		orrs	r2, r2, r3
 2539              	.LVL149:
 2540              		.loc 1 1299 36 view .LVU679
 2541 0018 0262     		str	r2, [r0, #32]
1300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2542              		.loc 1 1300 9 is_stmt 1 view .LVU680
 2543 001a 7047     		bx	lr
 2544              	.LVL150:
 2545              	.L155:
1301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2546              		.loc 1 1303 9 view .LVU681
 2547              		.loc 1 1303 36 is_stmt 0 view .LVU682
 2548 001c 036A     		ldr	r3, [r0, #32]
 2549 001e 23F01003 		bic	r3, r3, #16
 2550 0022 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccOu06Ko.s 			page 68


1304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2551              		.loc 1 1304 9 is_stmt 1 view .LVU683
 2552              		.loc 1 1304 36 is_stmt 0 view .LVU684
 2553 0024 036A     		ldr	r3, [r0, #32]
 2554 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2555              	.LVL151:
 2556              		.loc 1 1304 36 view .LVU685
 2557 002a 0262     		str	r2, [r0, #32]
1305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2558              		.loc 1 1305 9 is_stmt 1 view .LVU686
 2559 002c 7047     		bx	lr
 2560              	.LVL152:
 2561              	.L154:
1306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2562              		.loc 1 1308 9 view .LVU687
 2563              		.loc 1 1308 36 is_stmt 0 view .LVU688
 2564 002e 036A     		ldr	r3, [r0, #32]
 2565 0030 23F48073 		bic	r3, r3, #256
 2566 0034 0362     		str	r3, [r0, #32]
1309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2567              		.loc 1 1309 9 is_stmt 1 view .LVU689
 2568              		.loc 1 1309 36 is_stmt 0 view .LVU690
 2569 0036 036A     		ldr	r3, [r0, #32]
 2570 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2571              	.LVL153:
 2572              		.loc 1 1309 36 view .LVU691
 2573 003c 0262     		str	r2, [r0, #32]
1310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2574              		.loc 1 1310 9 is_stmt 1 view .LVU692
 2575 003e 7047     		bx	lr
 2576              	.LVL154:
 2577              	.L152:
1311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2578              		.loc 1 1313 9 view .LVU693
 2579              		.loc 1 1313 36 is_stmt 0 view .LVU694
 2580 0040 036A     		ldr	r3, [r0, #32]
 2581 0042 23F48053 		bic	r3, r3, #4096
 2582 0046 0362     		str	r3, [r0, #32]
1314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2583              		.loc 1 1314 9 is_stmt 1 view .LVU695
 2584              		.loc 1 1314 36 is_stmt 0 view .LVU696
 2585 0048 036A     		ldr	r3, [r0, #32]
 2586 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2587              	.LVL155:
 2588              		.loc 1 1314 36 view .LVU697
 2589 004e 0262     		str	r2, [r0, #32]
1315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2590              		.loc 1 1315 9 is_stmt 1 view .LVU698
 2591              	.L150:
1316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
ARM GAS  /tmp/ccOu06Ko.s 			page 69


 2592              		.loc 1 1319 1 is_stmt 0 view .LVU699
 2593 0050 7047     		bx	lr
 2594              		.cfi_endproc
 2595              	.LFE165:
 2597              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2598              		.align	1
 2599              		.global	timer_channel_complementary_output_state_config
 2600              		.syntax unified
 2601              		.thumb
 2602              		.thumb_func
 2604              	timer_channel_complementary_output_state_config:
 2605              	.LVL156:
 2606              	.LFB166:
1320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel complementary output enable state
1323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,7))
1327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,7))
1328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,7))
1329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2607              		.loc 1 1337 1 is_stmt 1 view -0
 2608              		.cfi_startproc
 2609              		@ args = 0, pretend = 0, frame = 0
 2610              		@ frame_needed = 0, uses_anonymous_args = 0
 2611              		@ link register save eliminated.
1338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2612              		.loc 1 1338 5 view .LVU701
 2613 0000 0129     		cmp	r1, #1
 2614 0002 0BD0     		beq	.L158
 2615 0004 0229     		cmp	r1, #2
 2616 0006 12D0     		beq	.L159
 2617 0008 01B1     		cbz	r1, .L161
 2618              	.LVL157:
 2619              	.L157:
1339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
ARM GAS  /tmp/ccOu06Ko.s 			page 70


1351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2620              		.loc 1 1357 1 is_stmt 0 view .LVU702
 2621 000a 7047     		bx	lr
 2622              	.LVL158:
 2623              	.L161:
1341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2624              		.loc 1 1341 9 is_stmt 1 view .LVU703
1341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2625              		.loc 1 1341 36 is_stmt 0 view .LVU704
 2626 000c 036A     		ldr	r3, [r0, #32]
 2627 000e 23F00403 		bic	r3, r3, #4
 2628 0012 0362     		str	r3, [r0, #32]
1342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2629              		.loc 1 1342 9 is_stmt 1 view .LVU705
1342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2630              		.loc 1 1342 36 is_stmt 0 view .LVU706
 2631 0014 036A     		ldr	r3, [r0, #32]
 2632 0016 1A43     		orrs	r2, r2, r3
 2633              	.LVL159:
1342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2634              		.loc 1 1342 36 view .LVU707
 2635 0018 0262     		str	r2, [r0, #32]
1343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 2636              		.loc 1 1343 9 is_stmt 1 view .LVU708
 2637 001a 7047     		bx	lr
 2638              	.LVL160:
 2639              	.L158:
1346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2640              		.loc 1 1346 9 view .LVU709
1346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2641              		.loc 1 1346 36 is_stmt 0 view .LVU710
 2642 001c 036A     		ldr	r3, [r0, #32]
 2643 001e 23F04003 		bic	r3, r3, #64
 2644 0022 0362     		str	r3, [r0, #32]
1347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2645              		.loc 1 1347 9 is_stmt 1 view .LVU711
1347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2646              		.loc 1 1347 36 is_stmt 0 view .LVU712
 2647 0024 036A     		ldr	r3, [r0, #32]
 2648 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2649              	.LVL161:
1347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2650              		.loc 1 1347 36 view .LVU713
 2651 002a 0262     		str	r2, [r0, #32]
1348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 2652              		.loc 1 1348 9 is_stmt 1 view .LVU714
 2653 002c 7047     		bx	lr
 2654              	.LVL162:
 2655              	.L159:
1351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2656              		.loc 1 1351 9 view .LVU715
ARM GAS  /tmp/ccOu06Ko.s 			page 71


1351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2657              		.loc 1 1351 36 is_stmt 0 view .LVU716
 2658 002e 036A     		ldr	r3, [r0, #32]
 2659 0030 23F48063 		bic	r3, r3, #1024
 2660 0034 0362     		str	r3, [r0, #32]
1352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2661              		.loc 1 1352 9 is_stmt 1 view .LVU717
1352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2662              		.loc 1 1352 36 is_stmt 0 view .LVU718
 2663 0036 036A     		ldr	r3, [r0, #32]
 2664 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2665              	.LVL163:
1352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2666              		.loc 1 1352 36 view .LVU719
 2667 003c 0262     		str	r2, [r0, #32]
1353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 2668              		.loc 1 1353 9 is_stmt 1 view .LVU720
 2669              		.loc 1 1357 1 is_stmt 0 view .LVU721
 2670 003e E4E7     		b	.L157
 2671              		.cfi_endproc
 2672              	.LFE166:
 2674              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 2675              		.align	1
 2676              		.global	timer_channel_input_struct_para_init
 2677              		.syntax unified
 2678              		.thumb
 2679              		.thumb_func
 2681              	timer_channel_input_struct_para_init:
 2682              	.LVL164:
 2683              	.LFB167:
1358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)
1366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2684              		.loc 1 1366 1 is_stmt 1 view -0
 2685              		.cfi_startproc
 2686              		@ args = 0, pretend = 0, frame = 0
 2687              		@ frame_needed = 0, uses_anonymous_args = 0
 2688              		@ link register save eliminated.
1367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2689              		.loc 1 1368 5 view .LVU723
 2690              		.loc 1 1368 25 is_stmt 0 view .LVU724
 2691 0000 0023     		movs	r3, #0
 2692 0002 0380     		strh	r3, [r0]	@ movhi
1369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2693              		.loc 1 1369 5 is_stmt 1 view .LVU725
 2694              		.loc 1 1369 25 is_stmt 0 view .LVU726
 2695 0004 0122     		movs	r2, #1
 2696 0006 4280     		strh	r2, [r0, #2]	@ movhi
1370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2697              		.loc 1 1370 5 is_stmt 1 view .LVU727
ARM GAS  /tmp/ccOu06Ko.s 			page 72


 2698              		.loc 1 1370 25 is_stmt 0 view .LVU728
 2699 0008 8380     		strh	r3, [r0, #4]	@ movhi
1371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icfilter    = 0U;
 2700              		.loc 1 1371 5 is_stmt 1 view .LVU729
 2701              		.loc 1 1371 25 is_stmt 0 view .LVU730
 2702 000a C380     		strh	r3, [r0, #6]	@ movhi
1372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2703              		.loc 1 1372 1 view .LVU731
 2704 000c 7047     		bx	lr
 2705              		.cfi_endproc
 2706              	.LFE167:
 2708              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2709              		.align	1
 2710              		.global	timer_channel_input_capture_prescaler_config
 2711              		.syntax unified
 2712              		.thumb
 2713              		.thumb_func
 2715              	timer_channel_input_capture_prescaler_config:
 2716              	.LVL165:
 2717              	.LFB169:
1373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER input capture parameter 
1376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icfilter: 0~15
1388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out]  none
1389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval      none
1390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_capture_config(uint32_t timer_periph,uint16_t channel, timer_ic_parameter_struct* 
1392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
1393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
1394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
ARM GAS  /tmp/ccOu06Ko.s 			page 73


1410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
1413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2EN bit */
1434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2P and CH2NP bits */
1437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P|TIMER_CHCTL2_CH2NP));
1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2MS bit */
1441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2CAPFLT bit */
1445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2EN bit */
1449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3EN bit */
1454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3P bits */
1457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3MS bit */
1461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3CAPFLT bit */
1465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
ARM GAS  /tmp/ccOu06Ko.s 			page 74


1467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3EN bit */
1469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER channel input capture prescaler value */
1475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
1477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2718              		.loc 1 1497 1 is_stmt 1 view -0
 2719              		.cfi_startproc
 2720              		@ args = 0, pretend = 0, frame = 0
 2721              		@ frame_needed = 0, uses_anonymous_args = 0
 2722              		@ link register save eliminated.
1498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2723              		.loc 1 1498 5 view .LVU733
 2724 0000 0329     		cmp	r1, #3
 2725 0002 24D8     		bhi	.L163
 2726 0004 DFE801F0 		tbb	[pc, r1]
 2727              	.L166:
 2728 0008 02       		.byte	(.L169-.L166)/2
 2729 0009 0A       		.byte	(.L168-.L166)/2
 2730 000a 13       		.byte	(.L167-.L166)/2
 2731 000b 1B       		.byte	(.L165-.L166)/2
 2732              		.p2align 1
 2733              	.L169:
1499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 2734              		.loc 1 1501 9 view .LVU734
 2735              		.loc 1 1501 36 is_stmt 0 view .LVU735
 2736 000c 8369     		ldr	r3, [r0, #24]
 2737 000e 23F00C03 		bic	r3, r3, #12
 2738 0012 8361     		str	r3, [r0, #24]
1502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
ARM GAS  /tmp/ccOu06Ko.s 			page 75


 2739              		.loc 1 1502 9 is_stmt 1 view .LVU736
 2740              		.loc 1 1502 36 is_stmt 0 view .LVU737
 2741 0014 8369     		ldr	r3, [r0, #24]
 2742 0016 1A43     		orrs	r2, r2, r3
 2743              	.LVL166:
 2744              		.loc 1 1502 36 view .LVU738
 2745 0018 8261     		str	r2, [r0, #24]
1503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2746              		.loc 1 1503 9 is_stmt 1 view .LVU739
 2747 001a 7047     		bx	lr
 2748              	.LVL167:
 2749              	.L168:
1504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 2750              		.loc 1 1506 9 view .LVU740
 2751              		.loc 1 1506 36 is_stmt 0 view .LVU741
 2752 001c 8369     		ldr	r3, [r0, #24]
 2753 001e 23F44063 		bic	r3, r3, #3072
 2754 0022 8361     		str	r3, [r0, #24]
1507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2755              		.loc 1 1507 9 is_stmt 1 view .LVU742
 2756              		.loc 1 1507 36 is_stmt 0 view .LVU743
 2757 0024 8369     		ldr	r3, [r0, #24]
 2758 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2759              	.LVL168:
 2760              		.loc 1 1507 36 view .LVU744
 2761 002a 8261     		str	r2, [r0, #24]
1508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2762              		.loc 1 1508 9 is_stmt 1 view .LVU745
 2763 002c 7047     		bx	lr
 2764              	.LVL169:
 2765              	.L167:
1509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 2766              		.loc 1 1511 9 view .LVU746
 2767              		.loc 1 1511 36 is_stmt 0 view .LVU747
 2768 002e C369     		ldr	r3, [r0, #28]
 2769 0030 23F00C03 		bic	r3, r3, #12
 2770 0034 C361     		str	r3, [r0, #28]
1512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2771              		.loc 1 1512 9 is_stmt 1 view .LVU748
 2772              		.loc 1 1512 36 is_stmt 0 view .LVU749
 2773 0036 C369     		ldr	r3, [r0, #28]
 2774 0038 1A43     		orrs	r2, r2, r3
 2775              	.LVL170:
 2776              		.loc 1 1512 36 view .LVU750
 2777 003a C261     		str	r2, [r0, #28]
1513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2778              		.loc 1 1513 9 is_stmt 1 view .LVU751
 2779 003c 7047     		bx	lr
 2780              	.LVL171:
 2781              	.L165:
1514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
ARM GAS  /tmp/ccOu06Ko.s 			page 76


 2782              		.loc 1 1516 9 view .LVU752
 2783              		.loc 1 1516 36 is_stmt 0 view .LVU753
 2784 003e C369     		ldr	r3, [r0, #28]
 2785 0040 23F44063 		bic	r3, r3, #3072
 2786 0044 C361     		str	r3, [r0, #28]
1517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2787              		.loc 1 1517 9 is_stmt 1 view .LVU754
 2788              		.loc 1 1517 36 is_stmt 0 view .LVU755
 2789 0046 C369     		ldr	r3, [r0, #28]
 2790 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2791              	.LVL172:
 2792              		.loc 1 1517 36 view .LVU756
 2793 004c C261     		str	r2, [r0, #28]
1518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2794              		.loc 1 1518 9 is_stmt 1 view .LVU757
 2795              	.L163:
1519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2796              		.loc 1 1522 1 is_stmt 0 view .LVU758
 2797 004e 7047     		bx	lr
 2798              		.cfi_endproc
 2799              	.LFE169:
 2801              		.section	.text.timer_input_capture_config,"ax",%progbits
 2802              		.align	1
 2803              		.global	timer_input_capture_config
 2804              		.syntax unified
 2805              		.thumb
 2806              		.thumb_func
 2808              	timer_input_capture_config:
 2809              	.LVL173:
 2810              	.LFB168:
1392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2811              		.loc 1 1392 1 is_stmt 1 view -0
 2812              		.cfi_startproc
 2813              		@ args = 0, pretend = 0, frame = 0
 2814              		@ frame_needed = 0, uses_anonymous_args = 0
1392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2815              		.loc 1 1392 1 is_stmt 0 view .LVU760
 2816 0000 08B5     		push	{r3, lr}
 2817              	.LCFI2:
 2818              		.cfi_def_cfa_offset 8
 2819              		.cfi_offset 3, -8
 2820              		.cfi_offset 14, -4
1393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
 2821              		.loc 1 1393 5 is_stmt 1 view .LVU761
 2822 0002 0329     		cmp	r1, #3
 2823 0004 29D8     		bhi	.L171
 2824 0006 DFE801F0 		tbb	[pc, r1]
 2825              	.L173:
 2826 000a 02       		.byte	(.L176-.L173)/2
 2827 000b 2C       		.byte	(.L175-.L173)/2
 2828 000c 53       		.byte	(.L174-.L173)/2
 2829 000d 7A       		.byte	(.L172-.L173)/2
 2830              		.p2align 1
 2831              	.L176:
ARM GAS  /tmp/ccOu06Ko.s 			page 77


1397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2832              		.loc 1 1397 9 view .LVU762
1397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2833              		.loc 1 1397 36 is_stmt 0 view .LVU763
 2834 000e 036A     		ldr	r3, [r0, #32]
 2835 0010 23F00103 		bic	r3, r3, #1
 2836 0014 0362     		str	r3, [r0, #32]
1400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2837              		.loc 1 1400 9 is_stmt 1 view .LVU764
1400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2838              		.loc 1 1400 36 is_stmt 0 view .LVU765
 2839 0016 036A     		ldr	r3, [r0, #32]
 2840 0018 23F00A03 		bic	r3, r3, #10
 2841 001c 0362     		str	r3, [r0, #32]
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 2842              		.loc 1 1401 9 is_stmt 1 view .LVU766
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 2843              		.loc 1 1401 36 is_stmt 0 view .LVU767
 2844 001e 036A     		ldr	r3, [r0, #32]
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 2845              		.loc 1 1401 56 view .LVU768
 2846 0020 B2F800C0 		ldrh	ip, [r2]
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 2847              		.loc 1 1401 36 view .LVU769
 2848 0024 43EA0C03 		orr	r3, r3, ip
 2849 0028 0362     		str	r3, [r0, #32]
1403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2850              		.loc 1 1403 9 is_stmt 1 view .LVU770
1403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2851              		.loc 1 1403 36 is_stmt 0 view .LVU771
 2852 002a 8369     		ldr	r3, [r0, #24]
 2853 002c 23F00303 		bic	r3, r3, #3
 2854 0030 8361     		str	r3, [r0, #24]
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 2855              		.loc 1 1404 9 is_stmt 1 view .LVU772
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 2856              		.loc 1 1404 36 is_stmt 0 view .LVU773
 2857 0032 8369     		ldr	r3, [r0, #24]
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 2858              		.loc 1 1404 56 view .LVU774
 2859 0034 B2F802C0 		ldrh	ip, [r2, #2]
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 2860              		.loc 1 1404 36 view .LVU775
 2861 0038 43EA0C03 		orr	r3, r3, ip
 2862 003c 8361     		str	r3, [r0, #24]
1406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2863              		.loc 1 1406 9 is_stmt 1 view .LVU776
1406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2864              		.loc 1 1406 36 is_stmt 0 view .LVU777
 2865 003e 8369     		ldr	r3, [r0, #24]
 2866 0040 23F0F003 		bic	r3, r3, #240
 2867 0044 8361     		str	r3, [r0, #24]
1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2868              		.loc 1 1407 9 is_stmt 1 view .LVU778
1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2869              		.loc 1 1407 36 is_stmt 0 view .LVU779
 2870 0046 8369     		ldr	r3, [r0, #24]
ARM GAS  /tmp/ccOu06Ko.s 			page 78


1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2871              		.loc 1 1407 67 view .LVU780
 2872 0048 B2F806C0 		ldrh	ip, [r2, #6]
1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2873              		.loc 1 1407 36 view .LVU781
 2874 004c 43EA0C13 		orr	r3, r3, ip, lsl #4
 2875 0050 8361     		str	r3, [r0, #24]
1410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2876              		.loc 1 1410 9 is_stmt 1 view .LVU782
1410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2877              		.loc 1 1410 36 is_stmt 0 view .LVU783
 2878 0052 036A     		ldr	r3, [r0, #32]
 2879 0054 43F00103 		orr	r3, r3, #1
 2880 0058 0362     		str	r3, [r0, #32]
1411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
 2881              		.loc 1 1411 9 is_stmt 1 view .LVU784
 2882              	.L171:
1475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2883              		.loc 1 1475 5 view .LVU785
 2884 005a 9288     		ldrh	r2, [r2, #4]
 2885              	.LVL174:
1475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2886              		.loc 1 1475 5 is_stmt 0 view .LVU786
 2887 005c FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2888              	.LVL175:
1476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2889              		.loc 1 1476 1 view .LVU787
 2890 0060 08BD     		pop	{r3, pc}
 2891              	.LVL176:
 2892              	.L175:
1416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2893              		.loc 1 1416 9 is_stmt 1 view .LVU788
1416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2894              		.loc 1 1416 36 is_stmt 0 view .LVU789
 2895 0062 036A     		ldr	r3, [r0, #32]
 2896 0064 23F01003 		bic	r3, r3, #16
 2897 0068 0362     		str	r3, [r0, #32]
1419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2898              		.loc 1 1419 9 is_stmt 1 view .LVU790
1419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2899              		.loc 1 1419 36 is_stmt 0 view .LVU791
 2900 006a 036A     		ldr	r3, [r0, #32]
 2901 006c 23F0A003 		bic	r3, r3, #160
 2902 0070 0362     		str	r3, [r0, #32]
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 2903              		.loc 1 1420 9 is_stmt 1 view .LVU792
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 2904              		.loc 1 1420 36 is_stmt 0 view .LVU793
 2905 0072 036A     		ldr	r3, [r0, #32]
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 2906              		.loc 1 1420 67 view .LVU794
 2907 0074 B2F800C0 		ldrh	ip, [r2]
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 2908              		.loc 1 1420 36 view .LVU795
 2909 0078 43EA0C13 		orr	r3, r3, ip, lsl #4
 2910 007c 0362     		str	r3, [r0, #32]
1422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
ARM GAS  /tmp/ccOu06Ko.s 			page 79


 2911              		.loc 1 1422 9 is_stmt 1 view .LVU796
1422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2912              		.loc 1 1422 36 is_stmt 0 view .LVU797
 2913 007e 8369     		ldr	r3, [r0, #24]
 2914 0080 23F44073 		bic	r3, r3, #768
 2915 0084 8361     		str	r3, [r0, #24]
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 2916              		.loc 1 1423 9 is_stmt 1 view .LVU798
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 2917              		.loc 1 1423 36 is_stmt 0 view .LVU799
 2918 0086 8369     		ldr	r3, [r0, #24]
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 2919              		.loc 1 1423 67 view .LVU800
 2920 0088 B2F802C0 		ldrh	ip, [r2, #2]
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 2921              		.loc 1 1423 36 view .LVU801
 2922 008c 43EA0C23 		orr	r3, r3, ip, lsl #8
 2923 0090 8361     		str	r3, [r0, #24]
1425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2924              		.loc 1 1425 9 is_stmt 1 view .LVU802
1425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2925              		.loc 1 1425 36 is_stmt 0 view .LVU803
 2926 0092 8369     		ldr	r3, [r0, #24]
 2927 0094 23F47043 		bic	r3, r3, #61440
 2928 0098 8361     		str	r3, [r0, #24]
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2929              		.loc 1 1426 9 is_stmt 1 view .LVU804
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2930              		.loc 1 1426 36 is_stmt 0 view .LVU805
 2931 009a 8369     		ldr	r3, [r0, #24]
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2932              		.loc 1 1426 67 view .LVU806
 2933 009c B2F806C0 		ldrh	ip, [r2, #6]
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2934              		.loc 1 1426 36 view .LVU807
 2935 00a0 43EA0C33 		orr	r3, r3, ip, lsl #12
 2936 00a4 8361     		str	r3, [r0, #24]
1429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2937              		.loc 1 1429 9 is_stmt 1 view .LVU808
1429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2938              		.loc 1 1429 36 is_stmt 0 view .LVU809
 2939 00a6 036A     		ldr	r3, [r0, #32]
 2940 00a8 43F01003 		orr	r3, r3, #16
 2941 00ac 0362     		str	r3, [r0, #32]
1430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 2942              		.loc 1 1430 9 is_stmt 1 view .LVU810
 2943 00ae D4E7     		b	.L171
 2944              	.L174:
1434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2945              		.loc 1 1434 9 view .LVU811
1434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2946              		.loc 1 1434 36 is_stmt 0 view .LVU812
 2947 00b0 036A     		ldr	r3, [r0, #32]
 2948 00b2 23F48073 		bic	r3, r3, #256
 2949 00b6 0362     		str	r3, [r0, #32]
1437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2950              		.loc 1 1437 9 is_stmt 1 view .LVU813
ARM GAS  /tmp/ccOu06Ko.s 			page 80


1437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2951              		.loc 1 1437 36 is_stmt 0 view .LVU814
 2952 00b8 036A     		ldr	r3, [r0, #32]
 2953 00ba 23F42063 		bic	r3, r3, #2560
 2954 00be 0362     		str	r3, [r0, #32]
1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2955              		.loc 1 1438 9 is_stmt 1 view .LVU815
1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2956              		.loc 1 1438 36 is_stmt 0 view .LVU816
 2957 00c0 036A     		ldr	r3, [r0, #32]
1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2958              		.loc 1 1438 67 view .LVU817
 2959 00c2 B2F800C0 		ldrh	ip, [r2]
1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2960              		.loc 1 1438 36 view .LVU818
 2961 00c6 43EA0C23 		orr	r3, r3, ip, lsl #8
 2962 00ca 0362     		str	r3, [r0, #32]
1441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2963              		.loc 1 1441 9 is_stmt 1 view .LVU819
1441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2964              		.loc 1 1441 36 is_stmt 0 view .LVU820
 2965 00cc C369     		ldr	r3, [r0, #28]
 2966 00ce 23F00303 		bic	r3, r3, #3
 2967 00d2 C361     		str	r3, [r0, #28]
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2968              		.loc 1 1442 9 is_stmt 1 view .LVU821
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2969              		.loc 1 1442 36 is_stmt 0 view .LVU822
 2970 00d4 C369     		ldr	r3, [r0, #28]
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2971              		.loc 1 1442 67 view .LVU823
 2972 00d6 B2F802C0 		ldrh	ip, [r2, #2]
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2973              		.loc 1 1442 36 view .LVU824
 2974 00da 43EA0C03 		orr	r3, r3, ip
 2975 00de C361     		str	r3, [r0, #28]
1445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2976              		.loc 1 1445 9 is_stmt 1 view .LVU825
1445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2977              		.loc 1 1445 36 is_stmt 0 view .LVU826
 2978 00e0 C369     		ldr	r3, [r0, #28]
 2979 00e2 23F0F003 		bic	r3, r3, #240
 2980 00e6 C361     		str	r3, [r0, #28]
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2981              		.loc 1 1446 9 is_stmt 1 view .LVU827
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2982              		.loc 1 1446 36 is_stmt 0 view .LVU828
 2983 00e8 C369     		ldr	r3, [r0, #28]
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2984              		.loc 1 1446 67 view .LVU829
 2985 00ea B2F806C0 		ldrh	ip, [r2, #6]
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2986              		.loc 1 1446 36 view .LVU830
 2987 00ee 43EA0C13 		orr	r3, r3, ip, lsl #4
 2988 00f2 C361     		str	r3, [r0, #28]
1449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2989              		.loc 1 1449 9 is_stmt 1 view .LVU831
ARM GAS  /tmp/ccOu06Ko.s 			page 81


1449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2990              		.loc 1 1449 36 is_stmt 0 view .LVU832
 2991 00f4 036A     		ldr	r3, [r0, #32]
 2992 00f6 43F48073 		orr	r3, r3, #256
 2993 00fa 0362     		str	r3, [r0, #32]
1450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
 2994              		.loc 1 1450 9 is_stmt 1 view .LVU833
 2995 00fc ADE7     		b	.L171
 2996              	.L172:
1454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2997              		.loc 1 1454 9 view .LVU834
1454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2998              		.loc 1 1454 36 is_stmt 0 view .LVU835
 2999 00fe 036A     		ldr	r3, [r0, #32]
 3000 0100 23F48053 		bic	r3, r3, #4096
 3001 0104 0362     		str	r3, [r0, #32]
1457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 3002              		.loc 1 1457 9 is_stmt 1 view .LVU836
1457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 3003              		.loc 1 1457 36 is_stmt 0 view .LVU837
 3004 0106 036A     		ldr	r3, [r0, #32]
 3005 0108 23F40053 		bic	r3, r3, #8192
 3006 010c 0362     		str	r3, [r0, #32]
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3007              		.loc 1 1458 9 is_stmt 1 view .LVU838
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3008              		.loc 1 1458 36 is_stmt 0 view .LVU839
 3009 010e 036A     		ldr	r3, [r0, #32]
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3010              		.loc 1 1458 67 view .LVU840
 3011 0110 B2F800C0 		ldrh	ip, [r2]
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3012              		.loc 1 1458 36 view .LVU841
 3013 0114 43EA0C33 		orr	r3, r3, ip, lsl #12
 3014 0118 0362     		str	r3, [r0, #32]
1461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3015              		.loc 1 1461 9 is_stmt 1 view .LVU842
1461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3016              		.loc 1 1461 36 is_stmt 0 view .LVU843
 3017 011a C369     		ldr	r3, [r0, #28]
 3018 011c 23F44073 		bic	r3, r3, #768
 3019 0120 C361     		str	r3, [r0, #28]
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3020              		.loc 1 1462 9 is_stmt 1 view .LVU844
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3021              		.loc 1 1462 36 is_stmt 0 view .LVU845
 3022 0122 C369     		ldr	r3, [r0, #28]
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3023              		.loc 1 1462 67 view .LVU846
 3024 0124 B2F802C0 		ldrh	ip, [r2, #2]
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3025              		.loc 1 1462 36 view .LVU847
 3026 0128 43EA0C23 		orr	r3, r3, ip, lsl #8
 3027 012c C361     		str	r3, [r0, #28]
1465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 3028              		.loc 1 1465 9 is_stmt 1 view .LVU848
1465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
ARM GAS  /tmp/ccOu06Ko.s 			page 82


 3029              		.loc 1 1465 36 is_stmt 0 view .LVU849
 3030 012e C369     		ldr	r3, [r0, #28]
 3031 0130 23F47043 		bic	r3, r3, #61440
 3032 0134 C361     		str	r3, [r0, #28]
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3033              		.loc 1 1466 9 is_stmt 1 view .LVU850
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3034              		.loc 1 1466 36 is_stmt 0 view .LVU851
 3035 0136 C369     		ldr	r3, [r0, #28]
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3036              		.loc 1 1466 67 view .LVU852
 3037 0138 B2F806C0 		ldrh	ip, [r2, #6]
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3038              		.loc 1 1466 36 view .LVU853
 3039 013c 43EA0C33 		orr	r3, r3, ip, lsl #12
 3040 0140 C361     		str	r3, [r0, #28]
1469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3041              		.loc 1 1469 9 is_stmt 1 view .LVU854
1469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3042              		.loc 1 1469 36 is_stmt 0 view .LVU855
 3043 0142 036A     		ldr	r3, [r0, #32]
 3044 0144 43F48053 		orr	r3, r3, #4096
 3045 0148 0362     		str	r3, [r0, #32]
1470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 3046              		.loc 1 1470 9 is_stmt 1 view .LVU856
 3047 014a 86E7     		b	.L171
 3048              		.cfi_endproc
 3049              	.LFE168:
 3051              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 3052              		.align	1
 3053              		.global	timer_channel_capture_value_register_read
 3054              		.syntax unified
 3055              		.thumb
 3056              		.thumb_func
 3058              	timer_channel_capture_value_register_read:
 3059              	.LVL177:
 3060              	.LFB170:
1523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER channel capture compare register value
1526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     channel capture compare register value
1535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3061              		.loc 1 1537 1 view -0
 3062              		.cfi_startproc
 3063              		@ args = 0, pretend = 0, frame = 0
 3064              		@ frame_needed = 0, uses_anonymous_args = 0
 3065              		@ link register save eliminated.
ARM GAS  /tmp/ccOu06Ko.s 			page 83


1538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t count_value = 0U;
 3066              		.loc 1 1538 5 view .LVU858
1539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 3067              		.loc 1 1540 5 view .LVU859
 3068 0000 0329     		cmp	r1, #3
 3069 0002 0BD8     		bhi	.L185
 3070 0004 DFE801F0 		tbb	[pc, r1]
 3071              	.L181:
 3072 0008 02       		.byte	(.L184-.L181)/2
 3073 0009 04       		.byte	(.L183-.L181)/2
 3074 000a 06       		.byte	(.L182-.L181)/2
 3075 000b 08       		.byte	(.L180-.L181)/2
 3076              		.p2align 1
 3077              	.L184:
1541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 0 capture compare register value */
1542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 3078              		.loc 1 1543 9 view .LVU860
 3079              		.loc 1 1543 21 is_stmt 0 view .LVU861
 3080 000c 406B     		ldr	r0, [r0, #52]
 3081              	.LVL178:
1544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3082              		.loc 1 1544 9 is_stmt 1 view .LVU862
 3083 000e 7047     		bx	lr
 3084              	.LVL179:
 3085              	.L183:
1545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 1 capture compare register value */
1546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 3086              		.loc 1 1547 9 view .LVU863
 3087              		.loc 1 1547 21 is_stmt 0 view .LVU864
 3088 0010 806B     		ldr	r0, [r0, #56]
 3089              	.LVL180:
1548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3090              		.loc 1 1548 9 is_stmt 1 view .LVU865
 3091 0012 7047     		bx	lr
 3092              	.LVL181:
 3093              	.L182:
1549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 2 capture compare register value */
1550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 3094              		.loc 1 1551 9 view .LVU866
 3095              		.loc 1 1551 21 is_stmt 0 view .LVU867
 3096 0014 C06B     		ldr	r0, [r0, #60]
 3097              	.LVL182:
1552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3098              		.loc 1 1552 9 is_stmt 1 view .LVU868
 3099 0016 7047     		bx	lr
 3100              	.LVL183:
 3101              	.L180:
1553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 3 capture compare register value */
1554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 3102              		.loc 1 1555 9 view .LVU869
 3103              		.loc 1 1555 21 is_stmt 0 view .LVU870
 3104 0018 006C     		ldr	r0, [r0, #64]
ARM GAS  /tmp/ccOu06Ko.s 			page 84


 3105              	.LVL184:
1556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3106              		.loc 1 1556 9 is_stmt 1 view .LVU871
 3107 001a 7047     		bx	lr
 3108              	.LVL185:
 3109              	.L185:
1540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 0 capture compare register value */
 3110              		.loc 1 1540 5 is_stmt 0 view .LVU872
 3111 001c 0020     		movs	r0, #0
 3112              	.LVL186:
1557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (count_value);
 3113              		.loc 1 1560 5 is_stmt 1 view .LVU873
1561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3114              		.loc 1 1561 1 is_stmt 0 view .LVU874
 3115 001e 7047     		bx	lr
 3116              		.cfi_endproc
 3117              	.LFE170:
 3119              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 3120              		.align	1
 3121              		.global	timer_input_pwm_capture_config
 3122              		.syntax unified
 3123              		.thumb
 3124              		.thumb_func
 3126              	timer_input_pwm_capture_config:
 3127              	.LVL187:
 3128              	.LFB171:
1562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER input pwm capture function 
1565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icfilter: 0~15
1575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3129              		.loc 1 1579 1 is_stmt 1 view -0
 3130              		.cfi_startproc
 3131              		@ args = 0, pretend = 0, frame = 0
 3132              		@ frame_needed = 0, uses_anonymous_args = 0
 3133              		.loc 1 1579 1 is_stmt 0 view .LVU876
 3134 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3135              	.LCFI3:
 3136              		.cfi_def_cfa_offset 24
 3137              		.cfi_offset 3, -24
 3138              		.cfi_offset 4, -20
ARM GAS  /tmp/ccOu06Ko.s 			page 85


 3139              		.cfi_offset 5, -16
 3140              		.cfi_offset 6, -12
 3141              		.cfi_offset 7, -8
 3142              		.cfi_offset 14, -4
 3143 0002 0446     		mov	r4, r0
 3144 0004 1546     		mov	r5, r2
1580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t icpolarity  = 0x0U;
 3145              		.loc 1 1580 5 is_stmt 1 view .LVU877
 3146              	.LVL188:
1581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t icselection = 0x0U;
 3147              		.loc 1 1581 5 view .LVU878
1582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* Set channel input polarity */
1584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 3148              		.loc 1 1584 5 view .LVU879
 3149              		.loc 1 1584 41 is_stmt 0 view .LVU880
 3150 0006 1388     		ldrh	r3, [r2]
 3151              		.loc 1 1584 7 view .LVU881
 3152 0008 002B     		cmp	r3, #0
 3153 000a 52D1     		bne	.L191
1585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 3154              		.loc 1 1585 20 view .LVU882
 3155 000c 0227     		movs	r7, #2
 3156              	.L187:
 3157              	.LVL189:
1586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* Set channel input mode selection */
1591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
 3158              		.loc 1 1591 5 is_stmt 1 view .LVU883
 3159              		.loc 1 1591 44 is_stmt 0 view .LVU884
 3160 000e 6B88     		ldrh	r3, [r5, #2]
 3161              		.loc 1 1591 7 view .LVU885
 3162 0010 012B     		cmp	r3, #1
 3163 0012 50D0     		beq	.L194
1592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 3164              		.loc 1 1594 21 view .LVU886
 3165 0014 0126     		movs	r6, #1
 3166              	.L188:
 3167              	.LVL190:
1595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_CH_0 == channel){
 3168              		.loc 1 1597 5 is_stmt 1 view .LVU887
 3169              		.loc 1 1597 7 is_stmt 0 view .LVU888
 3170 0016 0029     		cmp	r1, #0
 3171 0018 4FD1     		bne	.L189
1598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3172              		.loc 1 1599 9 is_stmt 1 view .LVU889
 3173              		.loc 1 1599 36 is_stmt 0 view .LVU890
 3174 001a 236A     		ldr	r3, [r4, #32]
 3175 001c 23F00103 		bic	r3, r3, #1
ARM GAS  /tmp/ccOu06Ko.s 			page 86


 3176 0020 2362     		str	r3, [r4, #32]
1600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 3177              		.loc 1 1601 9 is_stmt 1 view .LVU891
 3178              		.loc 1 1601 36 is_stmt 0 view .LVU892
 3179 0022 236A     		ldr	r3, [r4, #32]
 3180 0024 23F00A03 		bic	r3, r3, #10
 3181 0028 2362     		str	r3, [r4, #32]
1602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 3182              		.loc 1 1603 9 is_stmt 1 view .LVU893
 3183              		.loc 1 1603 36 is_stmt 0 view .LVU894
 3184 002a 236A     		ldr	r3, [r4, #32]
 3185              		.loc 1 1603 55 view .LVU895
 3186 002c 2A88     		ldrh	r2, [r5]
 3187              	.LVL191:
 3188              		.loc 1 1603 36 view .LVU896
 3189 002e 1343     		orrs	r3, r3, r2
 3190 0030 2362     		str	r3, [r4, #32]
1604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3191              		.loc 1 1605 9 is_stmt 1 view .LVU897
 3192              		.loc 1 1605 36 is_stmt 0 view .LVU898
 3193 0032 A369     		ldr	r3, [r4, #24]
 3194 0034 23F00303 		bic	r3, r3, #3
 3195 0038 A361     		str	r3, [r4, #24]
1606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 3196              		.loc 1 1607 9 is_stmt 1 view .LVU899
 3197              		.loc 1 1607 36 is_stmt 0 view .LVU900
 3198 003a A369     		ldr	r3, [r4, #24]
 3199              		.loc 1 1607 55 view .LVU901
 3200 003c 6A88     		ldrh	r2, [r5, #2]
 3201              		.loc 1 1607 36 view .LVU902
 3202 003e 1343     		orrs	r3, r3, r2
 3203 0040 A361     		str	r3, [r4, #24]
1608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3204              		.loc 1 1609 9 is_stmt 1 view .LVU903
 3205              		.loc 1 1609 36 is_stmt 0 view .LVU904
 3206 0042 A369     		ldr	r3, [r4, #24]
 3207 0044 23F0F003 		bic	r3, r3, #240
 3208 0048 A361     		str	r3, [r4, #24]
1610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
1611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 3209              		.loc 1 1611 9 is_stmt 1 view .LVU905
 3210              		.loc 1 1611 36 is_stmt 0 view .LVU906
 3211 004a A369     		ldr	r3, [r4, #24]
 3212              		.loc 1 1611 56 view .LVU907
 3213 004c EA88     		ldrh	r2, [r5, #6]
 3214              		.loc 1 1611 36 view .LVU908
 3215 004e 43EA0213 		orr	r3, r3, r2, lsl #4
 3216 0052 A361     		str	r3, [r4, #24]
1612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3217              		.loc 1 1613 9 is_stmt 1 view .LVU909
 3218              		.loc 1 1613 36 is_stmt 0 view .LVU910
ARM GAS  /tmp/ccOu06Ko.s 			page 87


 3219 0054 236A     		ldr	r3, [r4, #32]
 3220 0056 43F00103 		orr	r3, r3, #1
 3221 005a 2362     		str	r3, [r4, #32]
1614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint16_t)(icpwm->icpr
 3222              		.loc 1 1615 9 is_stmt 1 view .LVU911
 3223 005c AA88     		ldrh	r2, [r5, #4]
 3224 005e 2046     		mov	r0, r4
 3225              	.LVL192:
 3226              		.loc 1 1615 9 is_stmt 0 view .LVU912
 3227 0060 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3228              	.LVL193:
1616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 3229              		.loc 1 1618 9 is_stmt 1 view .LVU913
 3230              		.loc 1 1618 36 is_stmt 0 view .LVU914
 3231 0064 236A     		ldr	r3, [r4, #32]
 3232 0066 23F01003 		bic	r3, r3, #16
 3233 006a 2362     		str	r3, [r4, #32]
1619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 3234              		.loc 1 1620 9 is_stmt 1 view .LVU915
 3235              		.loc 1 1620 36 is_stmt 0 view .LVU916
 3236 006c 236A     		ldr	r3, [r4, #32]
 3237 006e 23F0A003 		bic	r3, r3, #160
 3238 0072 2362     		str	r3, [r4, #32]
1621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
1622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4U);
 3239              		.loc 1 1622 9 is_stmt 1 view .LVU917
 3240              		.loc 1 1622 36 is_stmt 0 view .LVU918
 3241 0074 236A     		ldr	r3, [r4, #32]
 3242 0076 43EA0713 		orr	r3, r3, r7, lsl #4
 3243 007a 2362     		str	r3, [r4, #32]
1623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 3244              		.loc 1 1624 9 is_stmt 1 view .LVU919
 3245              		.loc 1 1624 36 is_stmt 0 view .LVU920
 3246 007c A369     		ldr	r3, [r4, #24]
 3247 007e 23F44073 		bic	r3, r3, #768
 3248 0082 A361     		str	r3, [r4, #24]
1625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 3249              		.loc 1 1626 9 is_stmt 1 view .LVU921
 3250              		.loc 1 1626 36 is_stmt 0 view .LVU922
 3251 0084 A369     		ldr	r3, [r4, #24]
 3252 0086 43EA0623 		orr	r3, r3, r6, lsl #8
 3253 008a A361     		str	r3, [r4, #24]
1627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3254              		.loc 1 1628 9 is_stmt 1 view .LVU923
 3255              		.loc 1 1628 36 is_stmt 0 view .LVU924
 3256 008c A369     		ldr	r3, [r4, #24]
 3257 008e 23F47043 		bic	r3, r3, #61440
 3258 0092 A361     		str	r3, [r4, #24]
1629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
ARM GAS  /tmp/ccOu06Ko.s 			page 88


 3259              		.loc 1 1630 9 is_stmt 1 view .LVU925
 3260              		.loc 1 1630 36 is_stmt 0 view .LVU926
 3261 0094 A369     		ldr	r3, [r4, #24]
 3262              		.loc 1 1630 66 view .LVU927
 3263 0096 EA88     		ldrh	r2, [r5, #6]
 3264              		.loc 1 1630 36 view .LVU928
 3265 0098 43EA0233 		orr	r3, r3, r2, lsl #12
 3266 009c A361     		str	r3, [r4, #24]
1631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3267              		.loc 1 1632 9 is_stmt 1 view .LVU929
 3268              		.loc 1 1632 36 is_stmt 0 view .LVU930
 3269 009e 236A     		ldr	r3, [r4, #32]
 3270 00a0 43F01003 		orr	r3, r3, #16
 3271 00a4 2362     		str	r3, [r4, #32]
1633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint16_t)(icpwm->icpr
 3272              		.loc 1 1634 9 is_stmt 1 view .LVU931
 3273 00a6 AA88     		ldrh	r2, [r5, #4]
 3274 00a8 0121     		movs	r1, #1
 3275 00aa 2046     		mov	r0, r4
 3276 00ac FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3277              	.LVL194:
 3278              	.L186:
1635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
ARM GAS  /tmp/ccOu06Ko.s 			page 89


1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3279              		.loc 1 1674 1 is_stmt 0 view .LVU932
 3280 00b0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3281              	.LVL195:
 3282              	.L191:
1587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 3283              		.loc 1 1587 20 view .LVU933
 3284 00b2 0027     		movs	r7, #0
 3285 00b4 ABE7     		b	.L187
 3286              	.LVL196:
 3287              	.L194:
1592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 3288              		.loc 1 1592 21 view .LVU934
 3289 00b6 0226     		movs	r6, #2
 3290 00b8 ADE7     		b	.L188
 3291              	.LVL197:
 3292              	.L189:
1637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
 3293              		.loc 1 1637 9 is_stmt 1 view .LVU935
1637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
 3294              		.loc 1 1637 36 is_stmt 0 view .LVU936
 3295 00ba 236A     		ldr	r3, [r4, #32]
 3296 00bc 23F01003 		bic	r3, r3, #16
 3297 00c0 2362     		str	r3, [r4, #32]
1639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
 3298              		.loc 1 1639 9 is_stmt 1 view .LVU937
1639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
 3299              		.loc 1 1639 36 is_stmt 0 view .LVU938
 3300 00c2 236A     		ldr	r3, [r4, #32]
 3301 00c4 23F0A003 		bic	r3, r3, #160
 3302 00c8 2362     		str	r3, [r4, #32]
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3303              		.loc 1 1641 9 is_stmt 1 view .LVU939
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3304              		.loc 1 1641 36 is_stmt 0 view .LVU940
 3305 00ca 236A     		ldr	r3, [r4, #32]
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3306              		.loc 1 1641 66 view .LVU941
 3307 00cc 2A88     		ldrh	r2, [r5]
 3308              	.LVL198:
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3309              		.loc 1 1641 36 view .LVU942
 3310 00ce 43EA0213 		orr	r3, r3, r2, lsl #4
 3311 00d2 2362     		str	r3, [r4, #32]
1643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3312              		.loc 1 1643 9 is_stmt 1 view .LVU943
1643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3313              		.loc 1 1643 36 is_stmt 0 view .LVU944
 3314 00d4 A369     		ldr	r3, [r4, #24]
 3315 00d6 23F44073 		bic	r3, r3, #768
 3316 00da A361     		str	r3, [r4, #24]
ARM GAS  /tmp/ccOu06Ko.s 			page 90


1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3317              		.loc 1 1645 9 is_stmt 1 view .LVU945
1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3318              		.loc 1 1645 36 is_stmt 0 view .LVU946
 3319 00dc A369     		ldr	r3, [r4, #24]
1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3320              		.loc 1 1645 66 view .LVU947
 3321 00de 6A88     		ldrh	r2, [r5, #2]
1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3322              		.loc 1 1645 36 view .LVU948
 3323 00e0 43EA0223 		orr	r3, r3, r2, lsl #8
 3324 00e4 A361     		str	r3, [r4, #24]
1647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3325              		.loc 1 1647 9 is_stmt 1 view .LVU949
1647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3326              		.loc 1 1647 36 is_stmt 0 view .LVU950
 3327 00e6 A369     		ldr	r3, [r4, #24]
 3328 00e8 23F47043 		bic	r3, r3, #61440
 3329 00ec A361     		str	r3, [r4, #24]
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3330              		.loc 1 1649 9 is_stmt 1 view .LVU951
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3331              		.loc 1 1649 36 is_stmt 0 view .LVU952
 3332 00ee A369     		ldr	r3, [r4, #24]
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3333              		.loc 1 1649 66 view .LVU953
 3334 00f0 EA88     		ldrh	r2, [r5, #6]
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3335              		.loc 1 1649 36 view .LVU954
 3336 00f2 43EA0233 		orr	r3, r3, r2, lsl #12
 3337 00f6 A361     		str	r3, [r4, #24]
1651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3338              		.loc 1 1651 9 is_stmt 1 view .LVU955
1651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3339              		.loc 1 1651 36 is_stmt 0 view .LVU956
 3340 00f8 236A     		ldr	r3, [r4, #32]
 3341 00fa 43F01003 		orr	r3, r3, #16
 3342 00fe 2362     		str	r3, [r4, #32]
1653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3343              		.loc 1 1653 9 is_stmt 1 view .LVU957
 3344 0100 AA88     		ldrh	r2, [r5, #4]
 3345 0102 0121     		movs	r1, #1
 3346              	.LVL199:
1653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3347              		.loc 1 1653 9 is_stmt 0 view .LVU958
 3348 0104 2046     		mov	r0, r4
 3349              	.LVL200:
1653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3350              		.loc 1 1653 9 view .LVU959
 3351 0106 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3352              	.LVL201:
1656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3353              		.loc 1 1656 9 is_stmt 1 view .LVU960
1656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3354              		.loc 1 1656 36 is_stmt 0 view .LVU961
 3355 010a 236A     		ldr	r3, [r4, #32]
 3356 010c 23F00103 		bic	r3, r3, #1
ARM GAS  /tmp/ccOu06Ko.s 			page 91


 3357 0110 2362     		str	r3, [r4, #32]
1658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
 3358              		.loc 1 1658 9 is_stmt 1 view .LVU962
1658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
 3359              		.loc 1 1658 36 is_stmt 0 view .LVU963
 3360 0112 236A     		ldr	r3, [r4, #32]
 3361 0114 23F00A03 		bic	r3, r3, #10
 3362 0118 2362     		str	r3, [r4, #32]
1660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3363              		.loc 1 1660 9 is_stmt 1 view .LVU964
1660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3364              		.loc 1 1660 36 is_stmt 0 view .LVU965
 3365 011a 236A     		ldr	r3, [r4, #32]
 3366 011c 3B43     		orrs	r3, r3, r7
 3367 011e 2362     		str	r3, [r4, #32]
1662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
 3368              		.loc 1 1662 9 is_stmt 1 view .LVU966
1662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
 3369              		.loc 1 1662 36 is_stmt 0 view .LVU967
 3370 0120 A369     		ldr	r3, [r4, #24]
 3371 0122 23F00303 		bic	r3, r3, #3
 3372 0126 A361     		str	r3, [r4, #24]
1664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3373              		.loc 1 1664 9 is_stmt 1 view .LVU968
1664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3374              		.loc 1 1664 36 is_stmt 0 view .LVU969
 3375 0128 A369     		ldr	r3, [r4, #24]
 3376 012a 3343     		orrs	r3, r3, r6
 3377 012c A361     		str	r3, [r4, #24]
1666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
 3378              		.loc 1 1666 9 is_stmt 1 view .LVU970
1666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
 3379              		.loc 1 1666 36 is_stmt 0 view .LVU971
 3380 012e A369     		ldr	r3, [r4, #24]
 3381 0130 23F0F003 		bic	r3, r3, #240
 3382 0134 A361     		str	r3, [r4, #24]
1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3383              		.loc 1 1668 9 is_stmt 1 view .LVU972
1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3384              		.loc 1 1668 36 is_stmt 0 view .LVU973
 3385 0136 A369     		ldr	r3, [r4, #24]
1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3386              		.loc 1 1668 56 view .LVU974
 3387 0138 EA88     		ldrh	r2, [r5, #6]
1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3388              		.loc 1 1668 36 view .LVU975
 3389 013a 43EA0213 		orr	r3, r3, r2, lsl #4
 3390 013e A361     		str	r3, [r4, #24]
1670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3391              		.loc 1 1670 9 is_stmt 1 view .LVU976
1670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3392              		.loc 1 1670 36 is_stmt 0 view .LVU977
 3393 0140 236A     		ldr	r3, [r4, #32]
 3394 0142 43F00103 		orr	r3, r3, #1
 3395 0146 2362     		str	r3, [r4, #32]
1672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 3396              		.loc 1 1672 9 is_stmt 1 view .LVU978
ARM GAS  /tmp/ccOu06Ko.s 			page 92


 3397 0148 AA88     		ldrh	r2, [r5, #4]
 3398 014a 0021     		movs	r1, #0
 3399 014c 2046     		mov	r0, r4
 3400 014e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3401              	.LVL202:
 3402              		.loc 1 1674 1 is_stmt 0 view .LVU979
 3403 0152 ADE7     		b	.L186
 3404              		.cfi_endproc
 3405              	.LFE171:
 3407              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3408              		.align	1
 3409              		.global	timer_hall_mode_config
 3410              		.syntax unified
 3411              		.thumb
 3412              		.thumb_func
 3414              	timer_hall_mode_config:
 3415              	.LVL203:
 3416              	.LFB172:
1675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER hall sensor mode
1678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  hallmode: 
1680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)
1687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3417              		.loc 1 1687 1 is_stmt 1 view -0
 3418              		.cfi_startproc
 3419              		@ args = 0, pretend = 0, frame = 0
 3420              		@ frame_needed = 0, uses_anonymous_args = 0
 3421              		@ link register save eliminated.
1688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 3422              		.loc 1 1688 5 view .LVU981
 3423              		.loc 1 1688 7 is_stmt 0 view .LVU982
 3424 0000 21B9     		cbnz	r1, .L196
1689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 3425              		.loc 1 1689 9 is_stmt 1 view .LVU983
 3426              		.loc 1 1689 34 is_stmt 0 view .LVU984
 3427 0002 4368     		ldr	r3, [r0, #4]
 3428 0004 43F08003 		orr	r3, r3, #128
 3429 0008 4360     		str	r3, [r0, #4]
 3430 000a 7047     		bx	lr
 3431              	.L196:
1690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3432              		.loc 1 1690 11 is_stmt 1 view .LVU985
 3433              		.loc 1 1690 13 is_stmt 0 view .LVU986
 3434 000c 0129     		cmp	r1, #1
 3435 000e 00D0     		beq	.L198
 3436              	.L195:
1691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
1692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
ARM GAS  /tmp/ccOu06Ko.s 			page 93


1694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3437              		.loc 1 1695 1 view .LVU987
 3438 0010 7047     		bx	lr
 3439              	.L198:
1691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3440              		.loc 1 1691 9 is_stmt 1 view .LVU988
1691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3441              		.loc 1 1691 34 is_stmt 0 view .LVU989
 3442 0012 4368     		ldr	r3, [r0, #4]
 3443 0014 23F08003 		bic	r3, r3, #128
 3444 0018 4360     		str	r3, [r0, #4]
1694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3445              		.loc 1 1694 5 is_stmt 1 view .LVU990
 3446              		.loc 1 1695 1 is_stmt 0 view .LVU991
 3447 001a F9E7     		b	.L195
 3448              		.cfi_endproc
 3449              	.LFE172:
 3451              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3452              		.align	1
 3453              		.global	timer_input_trigger_source_select
 3454              		.syntax unified
 3455              		.thumb
 3456              		.thumb_func
 3458              	timer_input_trigger_source_select:
 3459              	.LVL204:
 3460              	.LFB173:
1696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER input trigger source 
1699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  intrigger:
1701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(x=0..4,7)
1710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3461              		.loc 1 1714 1 is_stmt 1 view -0
 3462              		.cfi_startproc
 3463              		@ args = 0, pretend = 0, frame = 0
 3464              		@ frame_needed = 0, uses_anonymous_args = 0
 3465              		@ link register save eliminated.
1715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3466              		.loc 1 1715 5 view .LVU993
 3467              		.loc 1 1715 31 is_stmt 0 view .LVU994
 3468 0000 8268     		ldr	r2, [r0, #8]
 3469 0002 22F07002 		bic	r2, r2, #112
 3470 0006 8260     		str	r2, [r0, #8]
ARM GAS  /tmp/ccOu06Ko.s 			page 94


1716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3471              		.loc 1 1716 5 is_stmt 1 view .LVU995
 3472              		.loc 1 1716 31 is_stmt 0 view .LVU996
 3473 0008 8368     		ldr	r3, [r0, #8]
 3474 000a 0B43     		orrs	r3, r3, r1
 3475 000c 8360     		str	r3, [r0, #8]
1717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3476              		.loc 1 1717 1 view .LVU997
 3477 000e 7047     		bx	lr
 3478              		.cfi_endproc
 3479              	.LFE173:
 3481              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3482              		.align	1
 3483              		.global	timer_master_output_trigger_source_select
 3484              		.syntax unified
 3485              		.thumb
 3486              		.thumb_func
 3488              	timer_master_output_trigger_source_select:
 3489              	.LVL205:
 3490              	.LFB174:
1718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER master mode output trigger source 
1721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  outrigger: 
1723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output
1725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output
1727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output
1729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output
1730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output
1731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output
1732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1736:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3491              		.loc 1 1736 1 is_stmt 1 view -0
 3492              		.cfi_startproc
 3493              		@ args = 0, pretend = 0, frame = 0
 3494              		@ frame_needed = 0, uses_anonymous_args = 0
 3495              		@ link register save eliminated.
1737:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3496              		.loc 1 1737 5 view .LVU999
 3497              		.loc 1 1737 30 is_stmt 0 view .LVU1000
 3498 0000 4268     		ldr	r2, [r0, #4]
 3499 0002 22F07002 		bic	r2, r2, #112
 3500 0006 4260     		str	r2, [r0, #4]
1738:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3501              		.loc 1 1738 5 is_stmt 1 view .LVU1001
 3502              		.loc 1 1738 30 is_stmt 0 view .LVU1002
 3503 0008 4368     		ldr	r3, [r0, #4]
 3504 000a 0B43     		orrs	r3, r3, r1
 3505 000c 4360     		str	r3, [r0, #4]
1739:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
ARM GAS  /tmp/ccOu06Ko.s 			page 95


 3506              		.loc 1 1739 1 view .LVU1003
 3507 000e 7047     		bx	lr
 3508              		.cfi_endproc
 3509              	.LFE174:
 3511              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3512              		.align	1
 3513              		.global	timer_slave_mode_select
 3514              		.syntax unified
 3515              		.thumb
 3516              		.thumb_func
 3518              	timer_slave_mode_select:
 3519              	.LVL206:
 3520              	.LFB175:
1740:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1741:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1742:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER slave mode 
1743:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1744:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  slavemode:
1745:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1746:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable
1747:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0
1748:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1
1749:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2
1750:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode
1751:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode
1752:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode
1753:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.
1754:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1755:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1756:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1757:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1758:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1759:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3521              		.loc 1 1759 1 is_stmt 1 view -0
 3522              		.cfi_startproc
 3523              		@ args = 0, pretend = 0, frame = 0
 3524              		@ frame_needed = 0, uses_anonymous_args = 0
 3525              		@ link register save eliminated.
1760:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3526              		.loc 1 1760 5 view .LVU1005
 3527              		.loc 1 1760 31 is_stmt 0 view .LVU1006
 3528 0000 8268     		ldr	r2, [r0, #8]
 3529 0002 22F00702 		bic	r2, r2, #7
 3530 0006 8260     		str	r2, [r0, #8]
1761:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1762:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3531              		.loc 1 1762 5 is_stmt 1 view .LVU1007
 3532              		.loc 1 1762 31 is_stmt 0 view .LVU1008
 3533 0008 8368     		ldr	r3, [r0, #8]
 3534 000a 0B43     		orrs	r3, r3, r1
 3535 000c 8360     		str	r3, [r0, #8]
1763:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3536              		.loc 1 1763 1 view .LVU1009
 3537 000e 7047     		bx	lr
 3538              		.cfi_endproc
 3539              	.LFE175:
 3541              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
ARM GAS  /tmp/ccOu06Ko.s 			page 96


 3542              		.align	1
 3543              		.global	timer_master_slave_mode_config
 3544              		.syntax unified
 3545              		.thumb
 3546              		.thumb_func
 3548              	timer_master_slave_mode_config:
 3549              	.LVL207:
 3550              	.LFB176:
1764:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1765:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1766:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER master slave mode 
1767:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1768:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  masterslave:
1769:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1770:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1771:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1772:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1773:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1774:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */ 
1775:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1776:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3551              		.loc 1 1776 1 is_stmt 1 view -0
 3552              		.cfi_startproc
 3553              		@ args = 0, pretend = 0, frame = 0
 3554              		@ frame_needed = 0, uses_anonymous_args = 0
 3555              		@ link register save eliminated.
1777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 3556              		.loc 1 1777 5 view .LVU1011
 3557              		.loc 1 1777 7 is_stmt 0 view .LVU1012
 3558 0000 21B9     		cbnz	r1, .L203
1778:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 3559              		.loc 1 1778 9 is_stmt 1 view .LVU1013
 3560              		.loc 1 1778 35 is_stmt 0 view .LVU1014
 3561 0002 8368     		ldr	r3, [r0, #8]
 3562 0004 43F08003 		orr	r3, r3, #128
 3563 0008 8360     		str	r3, [r0, #8]
 3564 000a 7047     		bx	lr
 3565              	.L203:
1779:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3566              		.loc 1 1779 11 is_stmt 1 view .LVU1015
 3567              		.loc 1 1779 13 is_stmt 0 view .LVU1016
 3568 000c 0129     		cmp	r1, #1
 3569 000e 00D0     		beq	.L205
 3570              	.L202:
1780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
1781:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1782:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
1783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1784:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3571              		.loc 1 1784 1 view .LVU1017
 3572 0010 7047     		bx	lr
 3573              	.L205:
1780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3574              		.loc 1 1780 9 is_stmt 1 view .LVU1018
1780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3575              		.loc 1 1780 35 is_stmt 0 view .LVU1019
 3576 0012 8368     		ldr	r3, [r0, #8]
ARM GAS  /tmp/ccOu06Ko.s 			page 97


 3577 0014 23F08003 		bic	r3, r3, #128
 3578 0018 8360     		str	r3, [r0, #8]
1783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3579              		.loc 1 1783 5 is_stmt 1 view .LVU1020
 3580              		.loc 1 1784 1 is_stmt 0 view .LVU1021
 3581 001a F9E7     		b	.L202
 3582              		.cfi_endproc
 3583              	.LFE176:
 3585              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3586              		.align	1
 3587              		.global	timer_external_trigger_config
 3588              		.syntax unified
 3589              		.thumb
 3590              		.thumb_func
 3592              	timer_external_trigger_config:
 3593              	.LVL208:
 3594              	.LFB177:
1785:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1786:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1787:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER external trigger input
1788:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1789:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler:
1790:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1791:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1792:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1794:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1795:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity:
1796:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1797:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1798:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1799:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1800:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1801:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1802:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1803:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,
1804:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
1805:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3595              		.loc 1 1805 1 is_stmt 1 view -0
 3596              		.cfi_startproc
 3597              		@ args = 0, pretend = 0, frame = 0
 3598              		@ frame_needed = 0, uses_anonymous_args = 0
 3599              		@ link register save eliminated.
 3600              		.loc 1 1805 1 is_stmt 0 view .LVU1023
 3601 0000 30B4     		push	{r4, r5}
 3602              	.LCFI4:
 3603              		.cfi_def_cfa_offset 8
 3604              		.cfi_offset 4, -8
 3605              		.cfi_offset 5, -4
1806:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3606              		.loc 1 1806 5 is_stmt 1 view .LVU1024
 3607              		.loc 1 1806 31 is_stmt 0 view .LVU1025
 3608 0002 8568     		ldr	r5, [r0, #8]
 3609 0004 25F43F45 		bic	r5, r5, #48896
 3610 0008 8560     		str	r5, [r0, #8]
1807:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3611              		.loc 1 1807 5 is_stmt 1 view .LVU1026
ARM GAS  /tmp/ccOu06Ko.s 			page 98


 3612              		.loc 1 1807 31 is_stmt 0 view .LVU1027
 3613 000a 8468     		ldr	r4, [r0, #8]
 3614              		.loc 1 1807 58 view .LVU1028
 3615 000c 1143     		orrs	r1, r1, r2
 3616              	.LVL209:
 3617              		.loc 1 1807 31 view .LVU1029
 3618 000e 0C43     		orrs	r4, r4, r1
 3619 0010 8460     		str	r4, [r0, #8]
1808:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3620              		.loc 1 1808 5 is_stmt 1 view .LVU1030
 3621              		.loc 1 1808 31 is_stmt 0 view .LVU1031
 3622 0012 8268     		ldr	r2, [r0, #8]
 3623              	.LVL210:
 3624              		.loc 1 1808 31 view .LVU1032
 3625 0014 42EA0322 		orr	r2, r2, r3, lsl #8
 3626 0018 8260     		str	r2, [r0, #8]
1809:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3627              		.loc 1 1809 1 view .LVU1033
 3628 001a 30BC     		pop	{r4, r5}
 3629              	.LCFI5:
 3630              		.cfi_restore 5
 3631              		.cfi_restore 4
 3632              		.cfi_def_cfa_offset 0
 3633 001c 7047     		bx	lr
 3634              		.cfi_endproc
 3635              	.LFE177:
 3637              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3638              		.align	1
 3639              		.global	timer_quadrature_decoder_mode_config
 3640              		.syntax unified
 3641              		.thumb
 3642              		.thumb_func
 3644              	timer_quadrature_decoder_mode_config:
 3645              	.LVL211:
 3646              	.LFB178:
1810:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1811:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1812:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER quadrature decoder mode
1813:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  decomode: 
1815:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1816:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1818:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1819:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ic0polarity: 
1820:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1821:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1822:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1823:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ic1polarity:
1824:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1825:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1826:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1827:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1828:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1829:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1830:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,
1831:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                    uint16_t ic0polarity, uint16_t ic1polarity)
ARM GAS  /tmp/ccOu06Ko.s 			page 99


1832:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3647              		.loc 1 1832 1 is_stmt 1 view -0
 3648              		.cfi_startproc
 3649              		@ args = 0, pretend = 0, frame = 0
 3650              		@ frame_needed = 0, uses_anonymous_args = 0
 3651              		@ link register save eliminated.
 3652              		.loc 1 1832 1 is_stmt 0 view .LVU1035
 3653 0000 30B4     		push	{r4, r5}
 3654              	.LCFI6:
 3655              		.cfi_def_cfa_offset 8
 3656              		.cfi_offset 4, -8
 3657              		.cfi_offset 5, -4
1833:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3658              		.loc 1 1833 5 is_stmt 1 view .LVU1036
 3659              		.loc 1 1833 31 is_stmt 0 view .LVU1037
 3660 0002 8568     		ldr	r5, [r0, #8]
 3661 0004 25F00705 		bic	r5, r5, #7
 3662 0008 8560     		str	r5, [r0, #8]
1834:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3663              		.loc 1 1834 5 is_stmt 1 view .LVU1038
 3664              		.loc 1 1834 31 is_stmt 0 view .LVU1039
 3665 000a 8468     		ldr	r4, [r0, #8]
 3666 000c 0C43     		orrs	r4, r4, r1
 3667 000e 8460     		str	r4, [r0, #8]
1835:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1836:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS))&((~(uint32_t)TIMER_C
 3668              		.loc 1 1836 5 is_stmt 1 view .LVU1040
 3669              		.loc 1 1836 32 is_stmt 0 view .LVU1041
 3670 0010 8169     		ldr	r1, [r0, #24]
 3671              	.LVL212:
 3672              		.loc 1 1836 32 view .LVU1042
 3673 0012 21F44071 		bic	r1, r1, #768
 3674 0016 21F00301 		bic	r1, r1, #3
 3675 001a 8161     		str	r1, [r0, #24]
1837:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI|((uint32_t)TIMER_IC_SELECT
 3676              		.loc 1 1837 5 is_stmt 1 view .LVU1043
 3677              		.loc 1 1837 32 is_stmt 0 view .LVU1044
 3678 001c 8169     		ldr	r1, [r0, #24]
 3679 001e 41F48071 		orr	r1, r1, #256
 3680 0022 41F00101 		orr	r1, r1, #1
 3681 0026 8161     		str	r1, [r0, #24]
1838:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1839:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 3682              		.loc 1 1839 5 is_stmt 1 view .LVU1045
 3683              		.loc 1 1839 32 is_stmt 0 view .LVU1046
 3684 0028 046A     		ldr	r4, [r0, #32]
 3685 002a 24F00A04 		bic	r4, r4, #10
 3686 002e 0462     		str	r4, [r0, #32]
1840:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 3687              		.loc 1 1840 5 is_stmt 1 view .LVU1047
 3688              		.loc 1 1840 32 is_stmt 0 view .LVU1048
 3689 0030 046A     		ldr	r4, [r0, #32]
 3690 0032 24F0A004 		bic	r4, r4, #160
 3691 0036 0462     		str	r4, [r0, #32]
1841:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity|((uint32_t)ic1polarity << 4U));
 3692              		.loc 1 1841 5 is_stmt 1 view .LVU1049
 3693              		.loc 1 1841 32 is_stmt 0 view .LVU1050
ARM GAS  /tmp/ccOu06Ko.s 			page 100


 3694 0038 016A     		ldr	r1, [r0, #32]
 3695              		.loc 1 1841 57 view .LVU1051
 3696 003a 42EA0312 		orr	r2, r2, r3, lsl #4
 3697              	.LVL213:
 3698              		.loc 1 1841 32 view .LVU1052
 3699 003e 1143     		orrs	r1, r1, r2
 3700 0040 0162     		str	r1, [r0, #32]
1842:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3701              		.loc 1 1842 1 view .LVU1053
 3702 0042 30BC     		pop	{r4, r5}
 3703              	.LCFI7:
 3704              		.cfi_restore 5
 3705              		.cfi_restore 4
 3706              		.cfi_def_cfa_offset 0
 3707 0044 7047     		bx	lr
 3708              		.cfi_endproc
 3709              	.LFE178:
 3711              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3712              		.align	1
 3713              		.global	timer_internal_clock_config
 3714              		.syntax unified
 3715              		.thumb
 3716              		.thumb_func
 3718              	timer_internal_clock_config:
 3719              	.LVL214:
 3720              	.LFB179:
1843:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1844:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1845:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER internal clock mode
1846:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1847:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1848:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1849:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1850:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1851:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3721              		.loc 1 1851 1 is_stmt 1 view -0
 3722              		.cfi_startproc
 3723              		@ args = 0, pretend = 0, frame = 0
 3724              		@ frame_needed = 0, uses_anonymous_args = 0
 3725              		@ link register save eliminated.
1852:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3726              		.loc 1 1852 5 view .LVU1055
 3727              		.loc 1 1852 31 is_stmt 0 view .LVU1056
 3728 0000 8368     		ldr	r3, [r0, #8]
 3729 0002 23F00703 		bic	r3, r3, #7
 3730 0006 8360     		str	r3, [r0, #8]
1853:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3731              		.loc 1 1853 1 view .LVU1057
 3732 0008 7047     		bx	lr
 3733              		.cfi_endproc
 3734              	.LFE179:
 3736              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3737              		.align	1
 3738              		.global	timer_internal_trigger_as_external_clock_config
 3739              		.syntax unified
 3740              		.thumb
 3741              		.thumb_func
ARM GAS  /tmp/ccOu06Ko.s 			page 101


 3743              	timer_internal_trigger_as_external_clock_config:
 3744              	.LVL215:
 3745              	.LFB180:
1854:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1855:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1856:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1857:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1858:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  intrigger:
1859:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1860:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1861:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1862:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1863:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1864:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1865:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1866:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1867:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1868:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3746              		.loc 1 1868 1 is_stmt 1 view -0
 3747              		.cfi_startproc
 3748              		@ args = 0, pretend = 0, frame = 0
 3749              		@ frame_needed = 0, uses_anonymous_args = 0
 3750              		.loc 1 1868 1 is_stmt 0 view .LVU1059
 3751 0000 10B5     		push	{r4, lr}
 3752              	.LCFI8:
 3753              		.cfi_def_cfa_offset 8
 3754              		.cfi_offset 4, -8
 3755              		.cfi_offset 14, -4
 3756 0002 0446     		mov	r4, r0
1869:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3757              		.loc 1 1869 5 is_stmt 1 view .LVU1060
 3758 0004 FFF7FEFF 		bl	timer_input_trigger_source_select
 3759              	.LVL216:
1870:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3760              		.loc 1 1870 5 view .LVU1061
 3761              		.loc 1 1870 31 is_stmt 0 view .LVU1062
 3762 0008 A368     		ldr	r3, [r4, #8]
 3763 000a 23F00703 		bic	r3, r3, #7
 3764 000e A360     		str	r3, [r4, #8]
1871:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3765              		.loc 1 1871 5 is_stmt 1 view .LVU1063
 3766              		.loc 1 1871 31 is_stmt 0 view .LVU1064
 3767 0010 A368     		ldr	r3, [r4, #8]
 3768 0012 43F00703 		orr	r3, r3, #7
 3769 0016 A360     		str	r3, [r4, #8]
1872:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3770              		.loc 1 1872 1 view .LVU1065
 3771 0018 10BD     		pop	{r4, pc}
 3772              		.loc 1 1872 1 view .LVU1066
 3773              		.cfi_endproc
 3774              	.LFE180:
 3776              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3777              		.align	1
 3778              		.global	timer_external_trigger_as_external_clock_config
 3779              		.syntax unified
 3780              		.thumb
 3781              		.thumb_func
ARM GAS  /tmp/ccOu06Ko.s 			page 102


 3783              	timer_external_trigger_as_external_clock_config:
 3784              	.LVL217:
 3785              	.LFB181:
1873:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1874:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1875:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1876:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extrigger:
1878:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1880:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1881:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1882:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1883:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1884:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1885:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1886:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1887:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1888:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1889:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1890:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,
1891:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint16_t extpolarity, uint32_t extfilter)
1892:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3786              		.loc 1 1892 1 is_stmt 1 view -0
 3787              		.cfi_startproc
 3788              		@ args = 0, pretend = 0, frame = 0
 3789              		@ frame_needed = 0, uses_anonymous_args = 0
 3790              		.loc 1 1892 1 is_stmt 0 view .LVU1068
 3791 0000 10B5     		push	{r4, lr}
 3792              	.LCFI9:
 3793              		.cfi_def_cfa_offset 8
 3794              		.cfi_offset 4, -8
 3795              		.cfi_offset 14, -4
 3796 0002 0446     		mov	r4, r0
1893:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 3797              		.loc 1 1893 5 is_stmt 1 view .LVU1069
 3798              		.loc 1 1893 7 is_stmt 0 view .LVU1070
 3799 0004 6029     		cmp	r1, #96
 3800 0006 2AD0     		beq	.L217
1894:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
1897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
1899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1904:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1908:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1910:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
ARM GAS  /tmp/ccOu06Ko.s 			page 103


1912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3801              		.loc 1 1912 9 is_stmt 1 view .LVU1071
 3802              		.loc 1 1912 36 is_stmt 0 view .LVU1072
 3803 0008 006A     		ldr	r0, [r0, #32]
 3804              	.LVL218:
 3805              		.loc 1 1912 36 view .LVU1073
 3806 000a 20F00100 		bic	r0, r0, #1
 3807 000e 2062     		str	r0, [r4, #32]
1913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 3808              		.loc 1 1914 9 is_stmt 1 view .LVU1074
 3809              		.loc 1 1914 36 is_stmt 0 view .LVU1075
 3810 0010 206A     		ldr	r0, [r4, #32]
 3811 0012 20F00A00 		bic	r0, r0, #10
 3812 0016 2062     		str	r0, [r4, #32]
1915:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1916:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 3813              		.loc 1 1916 9 is_stmt 1 view .LVU1076
 3814              		.loc 1 1916 36 is_stmt 0 view .LVU1077
 3815 0018 206A     		ldr	r0, [r4, #32]
 3816 001a 0243     		orrs	r2, r2, r0
 3817              	.LVL219:
 3818              		.loc 1 1916 36 view .LVU1078
 3819 001c 2262     		str	r2, [r4, #32]
1917:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3820              		.loc 1 1918 9 is_stmt 1 view .LVU1079
 3821              		.loc 1 1918 36 is_stmt 0 view .LVU1080
 3822 001e A269     		ldr	r2, [r4, #24]
 3823 0020 22F00302 		bic	r2, r2, #3
 3824 0024 A261     		str	r2, [r4, #24]
1919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 3825              		.loc 1 1920 9 is_stmt 1 view .LVU1081
 3826              		.loc 1 1920 36 is_stmt 0 view .LVU1082
 3827 0026 A269     		ldr	r2, [r4, #24]
 3828 0028 42F00102 		orr	r2, r2, #1
 3829 002c A261     		str	r2, [r4, #24]
1921:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1922:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3830              		.loc 1 1922 9 is_stmt 1 view .LVU1083
 3831              		.loc 1 1922 36 is_stmt 0 view .LVU1084
 3832 002e A269     		ldr	r2, [r4, #24]
 3833 0030 22F0F002 		bic	r2, r2, #240
 3834 0034 A261     		str	r2, [r4, #24]
1923:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 3835              		.loc 1 1924 9 is_stmt 1 view .LVU1085
 3836              		.loc 1 1924 36 is_stmt 0 view .LVU1086
 3837 0036 A269     		ldr	r2, [r4, #24]
 3838 0038 42EA0313 		orr	r3, r2, r3, lsl #4
 3839              	.LVL220:
 3840              		.loc 1 1924 36 view .LVU1087
 3841 003c A361     		str	r3, [r4, #24]
1925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3842              		.loc 1 1926 9 is_stmt 1 view .LVU1088
ARM GAS  /tmp/ccOu06Ko.s 			page 104


 3843              		.loc 1 1926 36 is_stmt 0 view .LVU1089
 3844 003e 236A     		ldr	r3, [r4, #32]
 3845 0040 43F00103 		orr	r3, r3, #1
 3846 0044 2362     		str	r3, [r4, #32]
 3847              	.L215:
1927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1928:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* select TIMER input trigger source */
1929:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_input_trigger_source_select(timer_periph,extrigger);
 3848              		.loc 1 1929 5 is_stmt 1 view .LVU1090
 3849 0046 2046     		mov	r0, r4
 3850 0048 FFF7FEFF 		bl	timer_input_trigger_source_select
 3851              	.LVL221:
1930:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* reset the SMC bit */
1931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3852              		.loc 1 1931 5 view .LVU1091
 3853              		.loc 1 1931 31 is_stmt 0 view .LVU1092
 3854 004c A368     		ldr	r3, [r4, #8]
 3855 004e 23F00703 		bic	r3, r3, #7
 3856 0052 A360     		str	r3, [r4, #8]
1932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* set the SMC bit */
1933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3857              		.loc 1 1933 5 is_stmt 1 view .LVU1093
 3858              		.loc 1 1933 31 is_stmt 0 view .LVU1094
 3859 0054 A368     		ldr	r3, [r4, #8]
 3860 0056 43F00703 		orr	r3, r3, #7
 3861 005a A360     		str	r3, [r4, #8]
1934:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3862              		.loc 1 1934 1 view .LVU1095
 3863 005c 10BD     		pop	{r4, pc}
 3864              	.LVL222:
 3865              	.L217:
1895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
 3866              		.loc 1 1895 9 is_stmt 1 view .LVU1096
1895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
 3867              		.loc 1 1895 36 is_stmt 0 view .LVU1097
 3868 005e 006A     		ldr	r0, [r0, #32]
 3869              	.LVL223:
1895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
 3870              		.loc 1 1895 36 view .LVU1098
 3871 0060 20F01000 		bic	r0, r0, #16
 3872 0064 2062     		str	r0, [r4, #32]
1897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
 3873              		.loc 1 1897 9 is_stmt 1 view .LVU1099
1897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
 3874              		.loc 1 1897 36 is_stmt 0 view .LVU1100
 3875 0066 206A     		ldr	r0, [r4, #32]
 3876 0068 20F0A000 		bic	r0, r0, #160
 3877 006c 2062     		str	r0, [r4, #32]
1899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3878              		.loc 1 1899 9 is_stmt 1 view .LVU1101
1899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3879              		.loc 1 1899 36 is_stmt 0 view .LVU1102
 3880 006e 206A     		ldr	r0, [r4, #32]
 3881 0070 40EA0212 		orr	r2, r0, r2, lsl #4
 3882              	.LVL224:
1899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3883              		.loc 1 1899 36 view .LVU1103
ARM GAS  /tmp/ccOu06Ko.s 			page 105


 3884 0074 2262     		str	r2, [r4, #32]
1901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3885              		.loc 1 1901 9 is_stmt 1 view .LVU1104
1901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3886              		.loc 1 1901 36 is_stmt 0 view .LVU1105
 3887 0076 A269     		ldr	r2, [r4, #24]
 3888 0078 22F44072 		bic	r2, r2, #768
 3889 007c A261     		str	r2, [r4, #24]
1903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3890              		.loc 1 1903 9 is_stmt 1 view .LVU1106
1903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3891              		.loc 1 1903 36 is_stmt 0 view .LVU1107
 3892 007e A269     		ldr	r2, [r4, #24]
 3893 0080 42F48072 		orr	r2, r2, #256
 3894 0084 A261     		str	r2, [r4, #24]
1905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3895              		.loc 1 1905 9 is_stmt 1 view .LVU1108
1905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3896              		.loc 1 1905 36 is_stmt 0 view .LVU1109
 3897 0086 A269     		ldr	r2, [r4, #24]
 3898 0088 22F47042 		bic	r2, r2, #61440
 3899 008c A261     		str	r2, [r4, #24]
1907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3900              		.loc 1 1907 9 is_stmt 1 view .LVU1110
1907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3901              		.loc 1 1907 36 is_stmt 0 view .LVU1111
 3902 008e A269     		ldr	r2, [r4, #24]
 3903 0090 42EA0333 		orr	r3, r2, r3, lsl #12
 3904              	.LVL225:
1907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3905              		.loc 1 1907 36 view .LVU1112
 3906 0094 A361     		str	r3, [r4, #24]
1909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 3907              		.loc 1 1909 9 is_stmt 1 view .LVU1113
1909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 3908              		.loc 1 1909 36 is_stmt 0 view .LVU1114
 3909 0096 236A     		ldr	r3, [r4, #32]
 3910 0098 43F01003 		orr	r3, r3, #16
 3911 009c 2362     		str	r3, [r4, #32]
 3912 009e D2E7     		b	.L215
 3913              		.cfi_endproc
 3914              	.LFE181:
 3916              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 3917              		.align	1
 3918              		.global	timer_external_clock_mode0_config
 3919              		.syntax unified
 3920              		.thumb
 3921              		.thumb_func
 3923              	timer_external_clock_mode0_config:
 3924              	.LVL226:
 3925              	.LFB182:
1935:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1936:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external clock mode0
1938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler: 
1940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /tmp/ccOu06Ko.s 			page 106


1941:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1942:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1943:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1947:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1948:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1949:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,
1954:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1955:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3926              		.loc 1 1955 1 is_stmt 1 view -0
 3927              		.cfi_startproc
 3928              		@ args = 0, pretend = 0, frame = 0
 3929              		@ frame_needed = 0, uses_anonymous_args = 0
 3930              		.loc 1 1955 1 is_stmt 0 view .LVU1116
 3931 0000 10B5     		push	{r4, lr}
 3932              	.LCFI10:
 3933              		.cfi_def_cfa_offset 8
 3934              		.cfi_offset 4, -8
 3935              		.cfi_offset 14, -4
 3936 0002 0446     		mov	r4, r0
1956:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER external trigger input */
1957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3937              		.loc 1 1957 5 is_stmt 1 view .LVU1117
 3938 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3939              	.LVL227:
1958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* reset the SMC bit,TRGS bit */
1960:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 3940              		.loc 1 1960 5 view .LVU1118
 3941              		.loc 1 1960 31 is_stmt 0 view .LVU1119
 3942 0008 A368     		ldr	r3, [r4, #8]
 3943 000a 23F07703 		bic	r3, r3, #119
 3944 000e A360     		str	r3, [r4, #8]
1961:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* set the SMC bit,TRGS bit */
1962:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 3945              		.loc 1 1962 5 is_stmt 1 view .LVU1120
 3946              		.loc 1 1962 31 is_stmt 0 view .LVU1121
 3947 0010 A368     		ldr	r3, [r4, #8]
 3948 0012 43F07703 		orr	r3, r3, #119
 3949 0016 A360     		str	r3, [r4, #8]
1963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3950              		.loc 1 1963 1 view .LVU1122
 3951 0018 10BD     		pop	{r4, pc}
 3952              		.loc 1 1963 1 view .LVU1123
 3953              		.cfi_endproc
 3954              	.LFE182:
 3956              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 3957              		.align	1
 3958              		.global	timer_external_clock_mode1_config
 3959              		.syntax unified
 3960              		.thumb
ARM GAS  /tmp/ccOu06Ko.s 			page 107


 3961              		.thumb_func
 3963              	timer_external_clock_mode1_config:
 3964              	.LVL228:
 3965              	.LFB183:
1964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external clock mode1
1967:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1968:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler: 
1969:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1973:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1974:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1975:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1978:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1979:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1980:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1982:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
1983:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1984:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3966              		.loc 1 1984 1 is_stmt 1 view -0
 3967              		.cfi_startproc
 3968              		@ args = 0, pretend = 0, frame = 0
 3969              		@ frame_needed = 0, uses_anonymous_args = 0
 3970              		.loc 1 1984 1 is_stmt 0 view .LVU1125
 3971 0000 10B5     		push	{r4, lr}
 3972              	.LCFI11:
 3973              		.cfi_def_cfa_offset 8
 3974              		.cfi_offset 4, -8
 3975              		.cfi_offset 14, -4
 3976 0002 0446     		mov	r4, r0
1985:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER external trigger input */
1986:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3977              		.loc 1 1986 5 is_stmt 1 view .LVU1126
 3978 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3979              	.LVL229:
1987:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1988:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3980              		.loc 1 1988 5 view .LVU1127
 3981              		.loc 1 1988 31 is_stmt 0 view .LVU1128
 3982 0008 A368     		ldr	r3, [r4, #8]
 3983 000a 43F48043 		orr	r3, r3, #16384
 3984 000e A360     		str	r3, [r4, #8]
1989:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3985              		.loc 1 1989 1 view .LVU1129
 3986 0010 10BD     		pop	{r4, pc}
 3987              		.loc 1 1989 1 view .LVU1130
 3988              		.cfi_endproc
 3989              	.LFE183:
 3991              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 3992              		.align	1
 3993              		.global	timer_external_clock_mode1_disable
ARM GAS  /tmp/ccOu06Ko.s 			page 108


 3994              		.syntax unified
 3995              		.thumb
 3996              		.thumb_func
 3998              	timer_external_clock_mode1_disable:
 3999              	.LVL230:
 4000              	.LFB184:
1990:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1991:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1992:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER the external clock mode1
1993:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1994:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1995:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1996:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1997:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1998:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4001              		.loc 1 1998 1 is_stmt 1 view -0
 4002              		.cfi_startproc
 4003              		@ args = 0, pretend = 0, frame = 0
 4004              		@ frame_needed = 0, uses_anonymous_args = 0
 4005              		@ link register save eliminated.
1999:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 4006              		.loc 1 1999 5 view .LVU1132
 4007              		.loc 1 1999 31 is_stmt 0 view .LVU1133
 4008 0000 8368     		ldr	r3, [r0, #8]
 4009 0002 23F48043 		bic	r3, r3, #16384
 4010 0006 8360     		str	r3, [r0, #8]
2000:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4011              		.loc 1 2000 1 view .LVU1134
 4012 0008 7047     		bx	lr
 4013              		.cfi_endproc
 4014              	.LFE184:
 4016              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 4017              		.align	1
 4018              		.global	timer_write_chxval_register_config
 4019              		.syntax unified
 4020              		.thumb
 4021              		.thumb_func
 4023              	timer_write_chxval_register_config:
 4024              	.LVL231:
 4025              	.LFB185:
2001:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
2002:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
2003:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER write CHxVAL register selection
2004:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
2005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ccsel:
2006:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
2007:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
2008:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CHVSEL_ENABLE: when write the CHxVAL register, if the write value is same a
2009:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
2010:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
2011:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
2012:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
2013:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4026              		.loc 1 2013 1 is_stmt 1 view -0
 4027              		.cfi_startproc
 4028              		@ args = 0, pretend = 0, frame = 0
 4029              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccOu06Ko.s 			page 109


 4030              		@ link register save eliminated.
2014:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel){
 4031              		.loc 1 2014 5 view .LVU1136
 4032              		.loc 1 2014 7 is_stmt 0 view .LVU1137
 4033 0000 0229     		cmp	r1, #2
 4034 0002 07D0     		beq	.L226
2015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
2016:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 4035              		.loc 1 2016 11 is_stmt 1 view .LVU1138
 4036              		.loc 1 2016 13 is_stmt 0 view .LVU1139
 4037 0004 29B9     		cbnz	r1, .L223
2017:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
 4038              		.loc 1 2017 9 is_stmt 1 view .LVU1140
 4039              		.loc 1 2017 33 is_stmt 0 view .LVU1141
 4040 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4041 000a 23F00203 		bic	r3, r3, #2
 4042 000e C0F8FC30 		str	r3, [r0, #252]
2018:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
2019:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
2020:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 4043              		.loc 1 2020 5 is_stmt 1 view .LVU1142
 4044              	.L223:
2021:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4045              		.loc 1 2021 1 is_stmt 0 view .LVU1143
 4046 0012 7047     		bx	lr
 4047              	.L226:
2015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 4048              		.loc 1 2015 9 is_stmt 1 view .LVU1144
2015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 4049              		.loc 1 2015 33 is_stmt 0 view .LVU1145
 4050 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4051 0018 43F00203 		orr	r3, r3, #2
 4052 001c C0F8FC30 		str	r3, [r0, #252]
 4053 0020 7047     		bx	lr
 4054              		.cfi_endproc
 4055              	.LFE185:
 4057              		.section	.text.timer_output_value_selection_config,"ax",%progbits
 4058              		.align	1
 4059              		.global	timer_output_value_selection_config
 4060              		.syntax unified
 4061              		.thumb
 4062              		.thumb_func
 4064              	timer_output_value_selection_config:
 4065              	.LVL232:
 4066              	.LFB186:
2022:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
2023:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
2024:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER output value selection
2025:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
2026:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  outsel:
2027:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
2028:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
2029:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
2030:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
2031:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
2032:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
2033:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
ARM GAS  /tmp/ccOu06Ko.s 			page 110


2034:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4067              		.loc 1 2034 1 is_stmt 1 view -0
 4068              		.cfi_startproc
 4069              		@ args = 0, pretend = 0, frame = 0
 4070              		@ frame_needed = 0, uses_anonymous_args = 0
 4071              		@ link register save eliminated.
2035:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel){
 4072              		.loc 1 2035 5 view .LVU1147
 4073              		.loc 1 2035 7 is_stmt 0 view .LVU1148
 4074 0000 0129     		cmp	r1, #1
 4075 0002 07D0     		beq	.L230
2036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
2037:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 4076              		.loc 1 2037 11 is_stmt 1 view .LVU1149
 4077              		.loc 1 2037 13 is_stmt 0 view .LVU1150
 4078 0004 29B9     		cbnz	r1, .L227
2038:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
 4079              		.loc 1 2038 9 is_stmt 1 view .LVU1151
 4080              		.loc 1 2038 33 is_stmt 0 view .LVU1152
 4081 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4082 000a 23F00103 		bic	r3, r3, #1
 4083 000e C0F8FC30 		str	r3, [r0, #252]
2039:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
2040:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
2041:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 4084              		.loc 1 2041 5 is_stmt 1 view .LVU1153
 4085              	.L227:
2042:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4086              		.loc 1 2042 1 is_stmt 0 view .LVU1154
 4087 0012 7047     		bx	lr
 4088              	.L230:
2036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 4089              		.loc 1 2036 9 is_stmt 1 view .LVU1155
2036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 4090              		.loc 1 2036 33 is_stmt 0 view .LVU1156
 4091 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4092 0018 43F00103 		orr	r3, r3, #1
 4093 001c C0F8FC30 		str	r3, [r0, #252]
 4094 0020 7047     		bx	lr
 4095              		.cfi_endproc
 4096              	.LFE186:
 4098              		.text
 4099              	.Letext0:
 4100              		.file 2 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/m
 4101              		.file 3 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/s
 4102              		.file 4 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 4103              		.file 5 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 4104              		.file 6 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_timer.h"
ARM GAS  /tmp/ccOu06Ko.s 			page 111


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f30x_timer.c
     /tmp/ccOu06Ko.s:18     .text.timer_deinit:0000000000000000 $t
     /tmp/ccOu06Ko.s:24     .text.timer_deinit:0000000000000000 timer_deinit
     /tmp/ccOu06Ko.s:183    .text.timer_deinit:00000000000000d0 $d
     /tmp/ccOu06Ko.s:190    .text.timer_struct_para_init:0000000000000000 $t
     /tmp/ccOu06Ko.s:196    .text.timer_struct_para_init:0000000000000000 timer_struct_para_init
     /tmp/ccOu06Ko.s:230    .text.timer_init:0000000000000000 $t
     /tmp/ccOu06Ko.s:236    .text.timer_init:0000000000000000 timer_init
     /tmp/ccOu06Ko.s:350    .text.timer_init:0000000000000088 $d
     /tmp/ccOu06Ko.s:356    .text.timer_enable:0000000000000000 $t
     /tmp/ccOu06Ko.s:362    .text.timer_enable:0000000000000000 timer_enable
     /tmp/ccOu06Ko.s:381    .text.timer_disable:0000000000000000 $t
     /tmp/ccOu06Ko.s:387    .text.timer_disable:0000000000000000 timer_disable
     /tmp/ccOu06Ko.s:406    .text.timer_auto_reload_shadow_enable:0000000000000000 $t
     /tmp/ccOu06Ko.s:412    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
     /tmp/ccOu06Ko.s:431    .text.timer_auto_reload_shadow_disable:0000000000000000 $t
     /tmp/ccOu06Ko.s:437    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
     /tmp/ccOu06Ko.s:456    .text.timer_update_event_enable:0000000000000000 $t
     /tmp/ccOu06Ko.s:462    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
     /tmp/ccOu06Ko.s:481    .text.timer_update_event_disable:0000000000000000 $t
     /tmp/ccOu06Ko.s:487    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
     /tmp/ccOu06Ko.s:506    .text.timer_counter_alignment:0000000000000000 $t
     /tmp/ccOu06Ko.s:512    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
     /tmp/ccOu06Ko.s:536    .text.timer_counter_up_direction:0000000000000000 $t
     /tmp/ccOu06Ko.s:542    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
     /tmp/ccOu06Ko.s:561    .text.timer_counter_down_direction:0000000000000000 $t
     /tmp/ccOu06Ko.s:567    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
     /tmp/ccOu06Ko.s:586    .text.timer_prescaler_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:592    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
     /tmp/ccOu06Ko.s:618    .text.timer_repetition_value_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:624    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
     /tmp/ccOu06Ko.s:641    .text.timer_autoreload_value_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:647    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
     /tmp/ccOu06Ko.s:664    .text.timer_counter_value_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:670    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
     /tmp/ccOu06Ko.s:687    .text.timer_counter_read:0000000000000000 $t
     /tmp/ccOu06Ko.s:693    .text.timer_counter_read:0000000000000000 timer_counter_read
     /tmp/ccOu06Ko.s:713    .text.timer_prescaler_read:0000000000000000 $t
     /tmp/ccOu06Ko.s:719    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
     /tmp/ccOu06Ko.s:741    .text.timer_single_pulse_mode_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:747    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
     /tmp/ccOu06Ko.s:785    .text.timer_update_source_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:791    .text.timer_update_source_config:0000000000000000 timer_update_source_config
     /tmp/ccOu06Ko.s:829    .text.timer_interrupt_enable:0000000000000000 $t
     /tmp/ccOu06Ko.s:835    .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
     /tmp/ccOu06Ko.s:854    .text.timer_interrupt_disable:0000000000000000 $t
     /tmp/ccOu06Ko.s:860    .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
     /tmp/ccOu06Ko.s:879    .text.timer_interrupt_flag_get:0000000000000000 $t
     /tmp/ccOu06Ko.s:885    .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
     /tmp/ccOu06Ko.s:931    .text.timer_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccOu06Ko.s:937    .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
     /tmp/ccOu06Ko.s:957    .text.timer_flag_get:0000000000000000 $t
     /tmp/ccOu06Ko.s:963    .text.timer_flag_get:0000000000000000 timer_flag_get
     /tmp/ccOu06Ko.s:993    .text.timer_flag_clear:0000000000000000 $t
     /tmp/ccOu06Ko.s:999    .text.timer_flag_clear:0000000000000000 timer_flag_clear
     /tmp/ccOu06Ko.s:1019   .text.timer_dma_enable:0000000000000000 $t
ARM GAS  /tmp/ccOu06Ko.s 			page 112


     /tmp/ccOu06Ko.s:1025   .text.timer_dma_enable:0000000000000000 timer_dma_enable
     /tmp/ccOu06Ko.s:1044   .text.timer_dma_disable:0000000000000000 $t
     /tmp/ccOu06Ko.s:1050   .text.timer_dma_disable:0000000000000000 timer_dma_disable
     /tmp/ccOu06Ko.s:1069   .text.timer_channel_dma_request_source_select:0000000000000000 $t
     /tmp/ccOu06Ko.s:1075   .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
     /tmp/ccOu06Ko.s:1113   .text.timer_dma_transfer_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:1119   .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
     /tmp/ccOu06Ko.s:1148   .text.timer_event_software_generate:0000000000000000 $t
     /tmp/ccOu06Ko.s:1154   .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
     /tmp/ccOu06Ko.s:1173   .text.timer_break_struct_para_init:0000000000000000 $t
     /tmp/ccOu06Ko.s:1179   .text.timer_break_struct_para_init:0000000000000000 timer_break_struct_para_init
     /tmp/ccOu06Ko.s:1215   .text.timer_break_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:1221   .text.timer_break_config:0000000000000000 timer_break_config
     /tmp/ccOu06Ko.s:1268   .text.timer_break_enable:0000000000000000 $t
     /tmp/ccOu06Ko.s:1274   .text.timer_break_enable:0000000000000000 timer_break_enable
     /tmp/ccOu06Ko.s:1293   .text.timer_break_disable:0000000000000000 $t
     /tmp/ccOu06Ko.s:1299   .text.timer_break_disable:0000000000000000 timer_break_disable
     /tmp/ccOu06Ko.s:1318   .text.timer_automatic_output_enable:0000000000000000 $t
     /tmp/ccOu06Ko.s:1324   .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
     /tmp/ccOu06Ko.s:1343   .text.timer_automatic_output_disable:0000000000000000 $t
     /tmp/ccOu06Ko.s:1349   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
     /tmp/ccOu06Ko.s:1368   .text.timer_primary_output_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:1374   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
     /tmp/ccOu06Ko.s:1404   .text.timer_channel_control_shadow_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:1410   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
     /tmp/ccOu06Ko.s:1440   .text.timer_channel_control_shadow_update_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:1446   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
     /tmp/ccOu06Ko.s:1484   .text.timer_channel_output_struct_para_init:0000000000000000 $t
     /tmp/ccOu06Ko.s:1490   .text.timer_channel_output_struct_para_init:0000000000000000 timer_channel_output_struct_para_init
     /tmp/ccOu06Ko.s:1523   .text.timer_channel_output_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:1529   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
     /tmp/ccOu06Ko.s:1542   .text.timer_channel_output_config:000000000000000a $d
     /tmp/ccOu06Ko.s:1546   .text.timer_channel_output_config:0000000000000012 $t
     /tmp/ccOu06Ko.s:1904   .text.timer_channel_output_config:00000000000001e4 $d
     /tmp/ccOu06Ko.s:1909   .text.timer_channel_output_mode_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:1915   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
     /tmp/ccOu06Ko.s:1928   .text.timer_channel_output_mode_config:0000000000000008 $d
     /tmp/ccOu06Ko.s:1932   .text.timer_channel_output_mode_config:000000000000000c $t
     /tmp/ccOu06Ko.s:2002   .text.timer_channel_output_pulse_value_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2008   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
     /tmp/ccOu06Ko.s:2021   .text.timer_channel_output_pulse_value_config:0000000000000008 $d
     /tmp/ccOu06Ko.s:2025   .text.timer_channel_output_pulse_value_config:000000000000000c $t
     /tmp/ccOu06Ko.s:2056   .text.timer_channel_output_shadow_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2062   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
     /tmp/ccOu06Ko.s:2075   .text.timer_channel_output_shadow_config:0000000000000008 $d
     /tmp/ccOu06Ko.s:2079   .text.timer_channel_output_shadow_config:000000000000000c $t
     /tmp/ccOu06Ko.s:2149   .text.timer_channel_output_fast_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2155   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
     /tmp/ccOu06Ko.s:2168   .text.timer_channel_output_fast_config:0000000000000008 $d
     /tmp/ccOu06Ko.s:2172   .text.timer_channel_output_fast_config:000000000000000c $t
     /tmp/ccOu06Ko.s:2242   .text.timer_channel_output_clear_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2248   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
     /tmp/ccOu06Ko.s:2261   .text.timer_channel_output_clear_config:0000000000000008 $d
     /tmp/ccOu06Ko.s:2265   .text.timer_channel_output_clear_config:000000000000000c $t
     /tmp/ccOu06Ko.s:2335   .text.timer_channel_output_polarity_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2341   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
     /tmp/ccOu06Ko.s:2354   .text.timer_channel_output_polarity_config:0000000000000008 $d
ARM GAS  /tmp/ccOu06Ko.s 			page 113


     /tmp/ccOu06Ko.s:2358   .text.timer_channel_output_polarity_config:000000000000000c $t
     /tmp/ccOu06Ko.s:2428   .text.timer_channel_complementary_output_polarity_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2434   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
     /tmp/ccOu06Ko.s:2505   .text.timer_channel_output_state_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2511   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
     /tmp/ccOu06Ko.s:2524   .text.timer_channel_output_state_config:0000000000000008 $d
     /tmp/ccOu06Ko.s:2528   .text.timer_channel_output_state_config:000000000000000c $t
     /tmp/ccOu06Ko.s:2598   .text.timer_channel_complementary_output_state_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2604   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
     /tmp/ccOu06Ko.s:2675   .text.timer_channel_input_struct_para_init:0000000000000000 $t
     /tmp/ccOu06Ko.s:2681   .text.timer_channel_input_struct_para_init:0000000000000000 timer_channel_input_struct_para_init
     /tmp/ccOu06Ko.s:2709   .text.timer_channel_input_capture_prescaler_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2715   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
     /tmp/ccOu06Ko.s:2728   .text.timer_channel_input_capture_prescaler_config:0000000000000008 $d
     /tmp/ccOu06Ko.s:2732   .text.timer_channel_input_capture_prescaler_config:000000000000000c $t
     /tmp/ccOu06Ko.s:2802   .text.timer_input_capture_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:2808   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
     /tmp/ccOu06Ko.s:2826   .text.timer_input_capture_config:000000000000000a $d
     /tmp/ccOu06Ko.s:2830   .text.timer_input_capture_config:000000000000000e $t
     /tmp/ccOu06Ko.s:3052   .text.timer_channel_capture_value_register_read:0000000000000000 $t
     /tmp/ccOu06Ko.s:3058   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
     /tmp/ccOu06Ko.s:3072   .text.timer_channel_capture_value_register_read:0000000000000008 $d
     /tmp/ccOu06Ko.s:3076   .text.timer_channel_capture_value_register_read:000000000000000c $t
     /tmp/ccOu06Ko.s:3120   .text.timer_input_pwm_capture_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3126   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
     /tmp/ccOu06Ko.s:3408   .text.timer_hall_mode_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3414   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
     /tmp/ccOu06Ko.s:3452   .text.timer_input_trigger_source_select:0000000000000000 $t
     /tmp/ccOu06Ko.s:3458   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
     /tmp/ccOu06Ko.s:3482   .text.timer_master_output_trigger_source_select:0000000000000000 $t
     /tmp/ccOu06Ko.s:3488   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
     /tmp/ccOu06Ko.s:3512   .text.timer_slave_mode_select:0000000000000000 $t
     /tmp/ccOu06Ko.s:3518   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
     /tmp/ccOu06Ko.s:3542   .text.timer_master_slave_mode_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3548   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
     /tmp/ccOu06Ko.s:3586   .text.timer_external_trigger_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3592   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
     /tmp/ccOu06Ko.s:3638   .text.timer_quadrature_decoder_mode_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3644   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
     /tmp/ccOu06Ko.s:3712   .text.timer_internal_clock_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3718   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
     /tmp/ccOu06Ko.s:3737   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3743   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
     /tmp/ccOu06Ko.s:3777   .text.timer_external_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3783   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
     /tmp/ccOu06Ko.s:3917   .text.timer_external_clock_mode0_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3923   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
     /tmp/ccOu06Ko.s:3957   .text.timer_external_clock_mode1_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:3963   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
     /tmp/ccOu06Ko.s:3992   .text.timer_external_clock_mode1_disable:0000000000000000 $t
     /tmp/ccOu06Ko.s:3998   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
     /tmp/ccOu06Ko.s:4017   .text.timer_write_chxval_register_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:4023   .text.timer_write_chxval_register_config:0000000000000000 timer_write_chxval_register_config
     /tmp/ccOu06Ko.s:4058   .text.timer_output_value_selection_config:0000000000000000 $t
     /tmp/ccOu06Ko.s:4064   .text.timer_output_value_selection_config:0000000000000000 timer_output_value_selection_config

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccOu06Ko.s 			page 114


rcu_periph_reset_enable
rcu_periph_reset_disable
