
*** Running vivado
    with args -log vhdlparkinglotblockdesign_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vhdlparkinglotblockdesign_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vhdlparkinglotblockdesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home2/xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.098 ; gain = 42.863 ; free physical = 139 ; free virtual = 4209
Command: synth_design -top vhdlparkinglotblockdesign_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15135 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1561.551 ; gain = 88.000 ; free physical = 150 ; free virtual = 4096
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vhdlparkinglotblockdesign_wrapper' [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/bd/vhdlparkinglotblockdesign/hdl/vhdlparkinglotblockdesign_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'vhdlparkinglotblockdesign' [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/bd/vhdlparkinglotblockdesign/synth/vhdlparkinglotblockdesign.v:13]
INFO: [Synth 8-6157] synthesizing module 'vhdlparkinglotblockdesign_ParkingFSM_0_0' [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.runs/synth_1/.Xil/Vivado-15072-hp05/realtime/vhdlparkinglotblockdesign_ParkingFSM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vhdlparkinglotblockdesign_ParkingFSM_0_0' (1#1) [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.runs/synth_1/.Xil/Vivado-15072-hp05/realtime/vhdlparkinglotblockdesign_ParkingFSM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vhdlparkinglotblockdesign' (2#1) [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/bd/vhdlparkinglotblockdesign/synth/vhdlparkinglotblockdesign.v:13]
INFO: [Synth 8-6155] done synthesizing module 'vhdlparkinglotblockdesign_wrapper' (3#1) [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/bd/vhdlparkinglotblockdesign/hdl/vhdlparkinglotblockdesign_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1608.301 ; gain = 134.750 ; free physical = 194 ; free virtual = 4107
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1608.301 ; gain = 134.750 ; free physical = 167 ; free virtual = 4108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1608.301 ; gain = 134.750 ; free physical = 167 ; free virtual = 4108
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/bd/vhdlparkinglotblockdesign/ip/vhdlparkinglotblockdesign_ParkingFSM_0_0/vhdlparkinglotblockdesign_ParkingFSM_0_0/vhdlparkinglotblockdesign_ParkingFSM_0_0_in_context.xdc] for cell 'vhdlparkinglotblockdesign_i/ParkingFSM_0'
Finished Parsing XDC File [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/bd/vhdlparkinglotblockdesign/ip/vhdlparkinglotblockdesign_ParkingFSM_0_0/vhdlparkinglotblockdesign_ParkingFSM_0_0/vhdlparkinglotblockdesign_ParkingFSM_0_0_in_context.xdc] for cell 'vhdlparkinglotblockdesign_i/ParkingFSM_0'
Parsing XDC File [/home3/317/team10/Downloads/PYNQ-Z2_v1.0.xdc]
Finished Parsing XDC File [/home3/317/team10/Downloads/PYNQ-Z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home3/317/team10/Downloads/PYNQ-Z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vhdlparkinglotblockdesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vhdlparkinglotblockdesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.453 ; gain = 0.000 ; free physical = 84 ; free virtual = 3847
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1847.453 ; gain = 0.000 ; free physical = 89 ; free virtual = 3847
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.453 ; gain = 0.000 ; free physical = 87 ; free virtual = 3847
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.453 ; gain = 0.000 ; free physical = 92 ; free virtual = 3846
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1848.453 ; gain = 374.902 ; free physical = 148 ; free virtual = 3916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 1848.453 ; gain = 374.902 ; free physical = 129 ; free virtual = 3915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vhdlparkinglotblockdesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vhdlparkinglotblockdesign_i/ParkingFSM_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 1848.453 ; gain = 374.902 ; free physical = 133 ; free virtual = 3917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 1849.453 ; gain = 375.902 ; free physical = 141 ; free virtual = 3917
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1849.453 ; gain = 375.902 ; free physical = 138 ; free virtual = 3910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1898.453 ; gain = 424.902 ; free physical = 84 ; free virtual = 3789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1898.453 ; gain = 424.902 ; free physical = 85 ; free virtual = 3789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 1906.469 ; gain = 432.918 ; free physical = 90 ; free virtual = 3789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1906.473 ; gain = 432.922 ; free physical = 82 ; free virtual = 3788
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1906.473 ; gain = 432.922 ; free physical = 83 ; free virtual = 3788
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1906.473 ; gain = 432.922 ; free physical = 94 ; free virtual = 3786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1906.473 ; gain = 432.922 ; free physical = 101 ; free virtual = 3786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1906.473 ; gain = 432.922 ; free physical = 95 ; free virtual = 3786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1906.473 ; gain = 432.922 ; free physical = 99 ; free virtual = 3786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |vhdlparkinglotblockdesign_ParkingFSM_0_0 |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |vhdlparkinglotblockdesign_ParkingFSM_0_0 |     1|
|2     |IBUF                                     |     6|
|3     |OBUF                                     |     3|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------+------+
|      |Instance                      |Module                    |Cells |
+------+------------------------------+--------------------------+------+
|1     |top                           |                          |    12|
|2     |  vhdlparkinglotblockdesign_i |vhdlparkinglotblockdesign |     3|
+------+------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1906.473 ; gain = 432.922 ; free physical = 99 ; free virtual = 3787
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1906.473 ; gain = 192.770 ; free physical = 144 ; free virtual = 3845
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:26 . Memory (MB): peak = 1906.477 ; gain = 432.922 ; free physical = 119 ; free virtual = 3846
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1912.469 ; gain = 0.000 ; free physical = 86 ; free virtual = 3787
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1912.469 ; gain = 452.371 ; free physical = 94 ; free virtual = 3835
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.469 ; gain = 0.000 ; free physical = 86 ; free virtual = 3836
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home3/317/team10/vhdlparkinglot/vhdlparkinglot.runs/synth_1/vhdlparkinglotblockdesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vhdlparkinglotblockdesign_wrapper_utilization_synth.rpt -pb vhdlparkinglotblockdesign_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  4 20:08:09 2023...
