m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa
T_opt
!s110 1724035546
Vm1`C]OmHOZJl[nG1MZMSE2
04 10 4 work tb_latch_2 fast 0
=1-002b674aeb7f-66c2b1d9-3ae-6f8
R1
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vlatch_2
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_2.v
!s110 1724035538
!i10b 1
!s100 FK>4YB_m<8PNo@iAP2Zob1
I67dX0b;W=nZh;MPc^kUkP0
R2
w1724035499
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_2.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_2.v
!i122 0
L0 1 24
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1724035538.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_2.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtb_latch_2
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_2/../../Sim/tb_latch_2.v
!s110 1724035539
!i10b 1
!s100 =;6nBFn4Sz`Un7eEn=KaF1
I4V][4E4DQQ6hGj7c<Ba>30
R2
w1724035242
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_2/../../Sim/tb_latch_2.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_2/../../Sim/tb_latch_2.v
!i122 1
L0 3 41
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_2/../../Sim/tb_latch_2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_2/../../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_2/../../Sim/tb_latch_2.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_2/../../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
