Cristinel Ababei, October 2012

"vtc_demo_top_level.vhd" is the VHDL porting of the Verilog 
"vtc_demo.v.original_do_not_use"

"vtc_demo.vhd" describes in VHDL the top-level design entity
that instantiates components described in Verilog in all other files.

Open both files and follow through to see similarities/differences
between VHDL and Verilog.