

================================================================
== Vitis HLS Report for 'v_csc_core_Pipeline_VITIS_LOOP_91_2'
================================================================
* Date:           Fri Nov 15 11:03:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.671 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     4101|  10.668 ns|  21.875 us|    2|  4101|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_91_2  |        0|     4099|         6|          1|          1|  0 ~ 4095|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|     949|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|      30|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     280|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|     280|    1065|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_8ns_24_1_1_U153  |mul_16s_8ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_8ns_24_1_1_U154  |mul_16s_8ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_8ns_24_1_1_U155  |mul_16s_8ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_8ns_24_1_1_U156  |mul_16s_8ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_8ns_24_1_1_U157  |mul_16s_8ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_8ns_24_1_1_U158  |mul_16s_8ns_24_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   6|  0|  30|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_16s_22s_25_4_1_U159  |mac_muladd_8ns_16s_22s_25_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_16s_22s_25_4_1_U160  |mac_muladd_8ns_16s_22s_25_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_16s_22s_25_4_1_U161  |mac_muladd_8ns_16s_22s_25_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln147_2_fu_774_p2      |         +|   0|  0|  33|          26|          26|
    |add_ln147_3_fu_769_p2      |         +|   0|  0|  27|          20|          20|
    |add_ln147_4_fu_634_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln147_fu_640_p2        |         +|   0|  0|  32|          25|          25|
    |add_ln149_2_fu_804_p2      |         +|   0|  0|  33|          26|          26|
    |add_ln149_3_fu_799_p2      |         +|   0|  0|  27|          20|          20|
    |add_ln149_4_fu_680_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln149_fu_686_p2        |         +|   0|  0|  32|          25|          25|
    |add_ln151_2_fu_834_p2      |         +|   0|  0|  33|          26|          26|
    |add_ln151_3_fu_829_p2      |         +|   0|  0|  27|          20|          20|
    |add_ln151_4_fu_726_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln151_fu_732_p2        |         +|   0|  0|  32|          25|          25|
    |x_5_fu_439_p2              |         +|   0|  0|  20|          13|           1|
    |and_ln104_fu_403_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln105_fu_421_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln103_1_fu_379_p2     |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln103_fu_373_p2       |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln104_1_fu_397_p2     |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln104_fu_391_p2       |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln153_1_fu_856_p2     |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln153_fu_850_p2       |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln154_1_fu_894_p2     |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln154_fu_888_p2       |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln155_1_fu_916_p2     |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln155_fu_910_p2       |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln91_fu_367_p2        |      icmp|   0|  0|  20|          13|          13|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |or_ln103_fu_385_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln105_1_fu_427_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_2_fu_433_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_409_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln147_fu_604_p2         |        or|   0|  0|  22|          22|          12|
    |or_ln149_fu_650_p2         |        or|   0|  0|  22|          22|          12|
    |or_ln151_fu_696_p2         |        or|   0|  0|  22|          22|          12|
    |coef11_fu_505_p3           |    select|   0|  0|  16|           1|          16|
    |coef12_fu_510_p3           |    select|   0|  0|  16|           1|          16|
    |coef13_fu_478_p3           |    select|   0|  0|  16|           1|          16|
    |coef21_fu_515_p3           |    select|   0|  0|  16|           1|          16|
    |coef22_fu_520_p3           |    select|   0|  0|  16|           1|          16|
    |coef23_fu_483_p3           |    select|   0|  0|  16|           1|          16|
    |coef31_fu_525_p3           |    select|   0|  0|  16|           1|          16|
    |coef32_fu_530_p3           |    select|   0|  0|  16|           1|          16|
    |coef33_fu_488_p3           |    select|   0|  0|  16|           1|          16|
    |max_val_fu_742_p3          |    select|   0|  0|   8|           1|           8|
    |min_val_fu_747_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln105_11_fu_535_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln105_12_fu_548_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln105_13_fu_561_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln153_1_fu_880_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln153_fu_872_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln154_1_fu_956_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln154_fu_948_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln155_1_fu_940_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln155_fu_932_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_415_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 949|         554|         732|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_4        |   9|          2|   13|         26|
    |stream_csc_blk_n            |   9|          2|    1|          2|
    |stream_in_hresampled_blk_n  |   9|          2|    1|          2|
    |x_fu_140                    |   9|          2|   13|         26|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  54|         12|   30|         60|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Gpix_reg_1176                     |   8|   0|    8|          0|
    |Gpix_reg_1176_pp0_iter2_reg       |   8|   0|    8|          0|
    |Rpix_reg_1171                     |   8|   0|    8|          0|
    |Rpix_reg_1171_pp0_iter2_reg       |   8|   0|    8|          0|
    |add_ln147_reg_1208                |  25|   0|   25|          0|
    |add_ln149_reg_1223                |  25|   0|   25|          0|
    |add_ln151_reg_1238                |  25|   0|   25|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |or_ln105_2_reg_1153               |   1|   0|    1|          0|
    |select_ln153_1_reg_1248           |   8|   0|    8|          0|
    |select_ln154_1_reg_1258           |   8|   0|    8|          0|
    |select_ln155_1_reg_1253           |   8|   0|    8|          0|
    |trunc_ln147_reg_1213              |  20|   0|   20|          0|
    |trunc_ln149_reg_1228              |  20|   0|   20|          0|
    |trunc_ln151_reg_1243              |  20|   0|   20|          0|
    |x_fu_140                          |  13|   0|   13|          0|
    |or_ln105_2_reg_1153               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 280|  32|  217|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  v_csc_core_Pipeline_VITIS_LOOP_91_2|  return value|
|stream_in_hresampled_dout            |   in|   24|     ap_fifo|                 stream_in_hresampled|       pointer|
|stream_in_hresampled_num_data_valid  |   in|    5|     ap_fifo|                 stream_in_hresampled|       pointer|
|stream_in_hresampled_fifo_cap        |   in|    5|     ap_fifo|                 stream_in_hresampled|       pointer|
|stream_in_hresampled_empty_n         |   in|    1|     ap_fifo|                 stream_in_hresampled|       pointer|
|stream_in_hresampled_read            |  out|    1|     ap_fifo|                 stream_in_hresampled|       pointer|
|stream_csc_din                       |  out|   24|     ap_fifo|                           stream_csc|       pointer|
|stream_csc_num_data_valid            |   in|    5|     ap_fifo|                           stream_csc|       pointer|
|stream_csc_fifo_cap                  |   in|    5|     ap_fifo|                           stream_csc|       pointer|
|stream_csc_full_n                    |   in|    1|     ap_fifo|                           stream_csc|       pointer|
|stream_csc_write                     |  out|    1|     ap_fifo|                           stream_csc|       pointer|
|add_ln89                             |   in|   13|     ap_none|                             add_ln89|        scalar|
|ColStart_read                        |   in|   16|     ap_none|                        ColStart_read|        scalar|
|ColEnd_read                          |   in|   16|     ap_none|                          ColEnd_read|        scalar|
|cmp20_not                            |   in|    1|     ap_none|                            cmp20_not|        scalar|
|cmp17_not                            |   in|    1|     ap_none|                            cmp17_not|        scalar|
|K11_read                             |   in|   16|     ap_none|                             K11_read|        scalar|
|K11_2_read                           |   in|   16|     ap_none|                           K11_2_read|        scalar|
|K12_read                             |   in|   16|     ap_none|                             K12_read|        scalar|
|K12_2_read                           |   in|   16|     ap_none|                           K12_2_read|        scalar|
|K13_read                             |   in|   16|     ap_none|                             K13_read|        scalar|
|K13_2_read                           |   in|   16|     ap_none|                           K13_2_read|        scalar|
|K21_read                             |   in|   16|     ap_none|                             K21_read|        scalar|
|K21_2_read                           |   in|   16|     ap_none|                           K21_2_read|        scalar|
|K22_read                             |   in|   16|     ap_none|                             K22_read|        scalar|
|K22_2_read                           |   in|   16|     ap_none|                           K22_2_read|        scalar|
|K23_read                             |   in|   16|     ap_none|                             K23_read|        scalar|
|K23_2_read                           |   in|   16|     ap_none|                           K23_2_read|        scalar|
|K31_read                             |   in|   16|     ap_none|                             K31_read|        scalar|
|K31_2_read                           |   in|   16|     ap_none|                           K31_2_read|        scalar|
|K32_read                             |   in|   16|     ap_none|                             K32_read|        scalar|
|K32_2_read                           |   in|   16|     ap_none|                           K32_2_read|        scalar|
|K33_read                             |   in|   16|     ap_none|                             K33_read|        scalar|
|K33_2_read                           |   in|   16|     ap_none|                           K33_2_read|        scalar|
|ClipMax_read                         |   in|    8|     ap_none|                         ClipMax_read|        scalar|
|ClipMax_2_read                       |   in|    8|     ap_none|                       ClipMax_2_read|        scalar|
|ClampMin_read                        |   in|    8|     ap_none|                        ClampMin_read|        scalar|
|ClampMin_2_read                      |   in|    8|     ap_none|                      ClampMin_2_read|        scalar|
|BOffset_read                         |   in|   10|     ap_none|                         BOffset_read|        scalar|
|BOffset_2_read                       |   in|   10|     ap_none|                       BOffset_2_read|        scalar|
|GOffset_read                         |   in|   10|     ap_none|                         GOffset_read|        scalar|
|GOffset_2_read                       |   in|   10|     ap_none|                       GOffset_2_read|        scalar|
|ROffset_read                         |   in|   10|     ap_none|                         ROffset_read|        scalar|
|ROffset_2_read                       |   in|   10|     ap_none|                       ROffset_2_read|        scalar|
+-------------------------------------+-----+-----+------------+-------------------------------------+--------------+

