module core_if(
  input  clk,
  input  rest,
  /*主机接口,访问总线*/
  i_avl_bus.master avl_m0,
  
);



endmodule
