Fitter report for Mercury
Wed Sep 14 19:16:20 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Pin-Out File
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. Bidir Pins
 12. Dual Purpose and Dedicated Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. PLL Summary
 16. PLL Usage
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |Mercury|receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Interconnect Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing
 40. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Wed Sep 14 19:16:20 2011        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Mercury                                      ;
; Top-level Entity Name              ; Mercury                                      ;
; Family                             ; Cyclone III                                  ;
; Device                             ; EP3C25Q240C8                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 9,669 / 24,624 ( 39 % )                      ;
;     Total combinational functions  ; 7,766 / 24,624 ( 32 % )                      ;
;     Dedicated logic registers      ; 7,481 / 24,624 ( 30 % )                      ;
; Total registers                    ; 7481                                         ;
; Total pins                         ; 62 / 149 ( 42 % )                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 84,380 / 608,256 ( 14 % )                    ;
; Embedded Multiplier 9-bit elements ; 22 / 132 ( 17 % )                            ;
; Total PLLs                         ; 2 / 4 ( 50 % )                               ;
+------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP3C25Q240C8        ;                                       ;
; Use TimeQuest Timing Analyzer                                              ; Off                 ; On                                    ;
; Nominal Core Supply Voltage                                                ; 1.2V                ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.0-V LVTTL         ;                                       ;
; Optimize Multi-Corner Timing                                               ; On                  ; Off                                   ;
; PowerPlay Power Optimization                                               ; Extra effort        ; Normal compilation                    ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                  ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit        ; Auto Fit                              ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; On                  ; On                                    ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Stop After Congestion Map Generation                                       ; Off                 ; Off                                   ;
; Save Intermediate Fitting Results                                          ; Off                 ; Off                                   ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Use Best Effort Settings for Compilation                                   ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; ATTRLY         ; Missing drive strength and slew rate ;
; A6             ; Missing drive strength and slew rate ;
; A12            ; Missing drive strength and slew rate ;
; C23            ; Missing drive strength and slew rate ;
; MDOUT          ; Missing drive strength               ;
; CDIN           ; Missing drive strength and slew rate ;
; TLV320_BCLK    ; Missing drive strength and slew rate ;
; TLV320_LRCIN   ; Missing drive strength and slew rate ;
; TLV320_LRCOUT  ; Missing drive strength and slew rate ;
; TLV320_MCLK    ; Missing drive strength and slew rate ;
; CMODE          ; Missing drive strength and slew rate ;
; MOSI           ; Missing drive strength and slew rate ;
; SCLK           ; Missing drive strength and slew rate ;
; nCS            ; Missing drive strength and slew rate ;
; SPI_data       ; Missing drive strength and slew rate ;
; SPI_clock      ; Missing drive strength and slew rate ;
; Tx_load_strobe ; Missing drive strength and slew rate ;
; Rx_load_strobe ; Missing drive strength and slew rate ;
; FPGA_PLL       ; Missing drive strength and slew rate ;
; LVDS_TXE       ; Missing drive strength and slew rate ;
; LVDS_RXE_N     ; Missing drive strength and slew rate ;
; DITHER         ; Missing drive strength and slew rate ;
; SHDN           ; Missing drive strength and slew rate ;
; PGA            ; Missing drive strength and slew rate ;
; RAND           ; Missing drive strength and slew rate ;
; INIT_DONE      ; Missing drive strength and slew rate ;
; TEST0          ; Missing drive strength and slew rate ;
; TEST1          ; Missing drive strength and slew rate ;
; TEST2          ; Missing drive strength and slew rate ;
; TEST3          ; Missing drive strength and slew rate ;
; DEBUG_LED0     ; Missing drive strength and slew rate ;
; DEBUG_LED1     ; Missing drive strength and slew rate ;
; DEBUG_LED2     ; Missing drive strength and slew rate ;
; DEBUG_LED3     ; Missing drive strength and slew rate ;
; DEBUG_LED4     ; Missing drive strength and slew rate ;
; DEBUG_LED5     ; Missing drive strength and slew rate ;
; DEBUG_LED6     ; Missing drive strength and slew rate ;
; DEBUG_LED7     ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+---------------------+-----------+----------------+-----------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                    ; Action          ; Operation          ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+---------------------+-----------+----------------+-----------------------------------------------------------------+------------------+-----------------------+
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram|ram_block1a0~RAM_ENABLE_AND ; Created         ; Placement          ; Power reduction     ; COMBOUT   ;                ;                                                                 ;                  ;                       ;
; C122_frequency_HZ[0]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[0]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[0]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[0]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[0]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[0]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[1]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[1]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[1]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[1]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[1]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[1]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[2]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[2]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[2]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[2]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[2]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[2]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[3]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[3]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[3]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[3]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[3]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[3]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[4]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[4]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[4]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[4]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[4]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[4]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[5]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[5]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[5]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[5]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[5]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[5]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[6]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[6]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[6]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[6]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[6]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[6]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[7]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[7]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[7]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[7]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[7]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[7]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[8]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[8]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[8]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[8]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[8]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[8]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[9]                                                                                                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[9]                                                                                                                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[9]~_Duplicate_1                               ; Q                ;                       ;
; C122_frequency_HZ[9]~_Duplicate_1                                                                                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[9]~_Duplicate_1                                                                                                       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[9]~_Duplicate_2                               ; Q                ;                       ;
; C122_frequency_HZ[10]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[10]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[10]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[10]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[10]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[10]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[11]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[11]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[11]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[11]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[11]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[11]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[12]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[12]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[12]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[12]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[12]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[12]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[13]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[13]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[13]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[13]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[13]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[13]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[14]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[14]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[14]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[14]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[14]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[14]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[15]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[15]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[15]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[15]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[15]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[15]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[16]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[16]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[16]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[16]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[16]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[16]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[17]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                ; DATAA            ;                       ;
; C122_frequency_HZ[17]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[17]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[17]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                ; DATAA            ;                       ;
; C122_frequency_HZ[17]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[17]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[18]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[18]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[18]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[18]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[18]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[18]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[19]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[19]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[19]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[19]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[19]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[19]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[20]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[20]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[20]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[20]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[20]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[20]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[21]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[21]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[21]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[21]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[21]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[21]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[22]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[22]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[22]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[22]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[22]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[22]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[23]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[23]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[23]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[23]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[23]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[23]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[24]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[24]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[24]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[24]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[24]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[24]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[25]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[25]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[25]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[25]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[25]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[25]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[26]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[26]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[26]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[26]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[26]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[26]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[27]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[27]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[27]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[27]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[27]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[27]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[28]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[28]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[28]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[28]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[28]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[28]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[29]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[29]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[29]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[29]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[29]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[29]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[30]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[30]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[30]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[30]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[30]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[30]~_Duplicate_2                              ; Q                ;                       ;
; C122_frequency_HZ[31]                                                                                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                ; DATAA            ;                       ;
; C122_frequency_HZ[31]                                                                                                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[31]~_Duplicate_1                              ; Q                ;                       ;
; C122_frequency_HZ[31]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                ; DATAA            ;                       ;
; C122_frequency_HZ[31]~_Duplicate_1                                                                                                      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; C122_frequency_HZ[31]~_Duplicate_2                              ; Q                ;                       ;
; NWire_rcv:CCrcv|Add7~1                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_rcv:CCrcv|Add7~19                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_rcv:CCrcv|rcv_flag~0                                                                                                              ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; NWire_rcv:CCrcv|rcv_flag~0_Duplicate_14                         ; COMBOUT          ;                       ;
; NWire_rcv:CCrcv|rcv_flag~0                                                                                                              ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_rcv:CCrcv|rdata~1                                                                                                                 ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; NWire_rcv:CCrcv|rdata~1_Duplicate_78                            ; COMBOUT          ;                       ;
; NWire_rcv:CCrcv|rdata~1                                                                                                                 ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; NWire_rcv:CCrcv|rdata~1_Duplicate_80                            ; COMBOUT          ;                       ;
; NWire_rcv:CCrcv|rdata~1                                                                                                                 ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; NWire_rcv:CCrcv|rdata~1_Duplicate_82                            ; COMBOUT          ;                       ;
; NWire_rcv:LRAudio|Add7~1                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_rcv:LRAudio|Add7~2                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_xmit:M_IQ|Add1~1                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_xmit:M_IQ|Equal0~3                                                                                                                ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; NWire_xmit:M_IQ|Equal0~3_Duplicate_12                           ; COMBOUT          ;                       ;
; NWire_xmit:M_IQ|Equal0~3                                                                                                                ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_xmit:M_IQ|bcnt~2                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_xmit:SPD|Add0~1                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_xmit:SPD|Add1~1                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_xmit:SPD|bcnt~5                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_xmit:SPD|dly_cnt~26                                                                                                               ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_xmit:ser_no|Add1~1                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; NWire_xmit:ser_no|bcnt~1                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; clk_lrclk_gen:clrgen|Add1~1                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; clk_lrclk_gen:clrgen|BCLK_cnt~12                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; oddClockDivider:refClockDivider|Add0~1                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; oddClockDivider:refClockDivider|count~4                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cic:cic_inst_I2|Add1~6                                                                                           ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cic:cic_inst_I2|out_data[0]~1                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|Add1~6                                                                                           ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|out_data[0]~1                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Add0~2                                                                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Add33~1                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Add77~1                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Add88~1                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Add99~1                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Add110~1                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][5]~1217                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Z~245                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Z~262                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Z~279                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Z~296                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|cordic:cordic_inst|Z~417                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|Mux1~0                                                                                     ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; receiver:receiver_inst|varcic:varcic_inst_I1|Mux1~0_Duplicate_3 ; COMBOUT          ;                       ;
; receiver:receiver_inst|varcic:varcic_inst_I1|Mux1~0                                                                                     ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                 ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+---------------------+-----------+----------------+-----------------------------------------------------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/HPSDR/trunk/Mercury V3.0/Mercury/Mercury.pin.


+-------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                         ;
+---------------------------------------------+---------------------------------------------------------+
; Resource                                    ; Usage                                                   ;
+---------------------------------------------+---------------------------------------------------------+
; Total logic elements                        ; 9,669 / 24,624 ( 39 % )                                 ;
;     -- Combinational with no register       ; 2188                                                    ;
;     -- Register only                        ; 1903                                                    ;
;     -- Combinational with a register        ; 5578                                                    ;
;                                             ;                                                         ;
; Logic element usage by number of LUT inputs ;                                                         ;
;     -- 4 input functions                    ; 549                                                     ;
;     -- 3 input functions                    ; 5725                                                    ;
;     -- <=2 input functions                  ; 1492                                                    ;
;     -- Register only                        ; 1903                                                    ;
;                                             ;                                                         ;
; Logic elements by mode                      ;                                                         ;
;     -- normal mode                          ; 1556                                                    ;
;     -- arithmetic mode                      ; 6210                                                    ;
;                                             ;                                                         ;
; Total registers*                            ; 7,481 / 25,294 ( 30 % )                                 ;
;     -- Dedicated logic registers            ; 7,481 / 24,624 ( 30 % )                                 ;
;     -- I/O registers                        ; 0 / 670 ( 0 % )                                         ;
;                                             ;                                                         ;
; Total LABs:  partially or completely used   ; 700 / 1,539 ( 45 % )                                    ;
; User inserted logic elements                ; 0                                                       ;
; Virtual pins                                ; 0                                                       ;
; I/O pins                                    ; 62 / 149 ( 42 % )                                       ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )                                          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                                           ;
; Global signals                              ; 9                                                       ;
; M9Ks                                        ; 11 / 66 ( 17 % )                                        ;
; Total block memory bits                     ; 84,380 / 608,256 ( 14 % )                               ;
; Total block memory implementation bits      ; 101,376 / 608,256 ( 17 % )                              ;
; Embedded Multiplier 9-bit elements          ; 22 / 132 ( 17 % )                                       ;
; PLLs                                        ; 2 / 4 ( 50 % )                                          ;
; Global clocks                               ; 9 / 20 ( 45 % )                                         ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                           ;
; Average interconnect usage (total/H/V)      ; 9% / 10% / 8%                                           ;
; Peak interconnect usage (total/H/V)         ; 16% / 16% / 17%                                         ;
; Maximum fan-out node                        ; C122_clk~inputclkctrl                                   ;
; Maximum fan-out                             ; 7346                                                    ;
; Highest non-global fan-out signal           ; receiver:receiver_inst|varcic:varcic_inst_Q1|out_strobe ;
; Highest non-global fan-out                  ; 2227                                                    ;
; Total fan-out                               ; 47250                                                   ;
; Average fan-out                             ; 2.73                                                    ;
+---------------------------------------------+---------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; AUX_CLK   ; 89    ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; C122_clk  ; 209   ; 7        ; 25           ; 34           ; 0            ; 7346                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; C21       ; 68    ; 3        ; 3            ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; C24       ; 56    ; 2        ; 0            ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; CC        ; 70    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[0]    ; 214   ; 8        ; 23           ; 34           ; 14           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[10]   ; 189   ; 7        ; 45           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[11]   ; 188   ; 7        ; 45           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[12]   ; 187   ; 7        ; 45           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[13]   ; 186   ; 7        ; 45           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[14]   ; 185   ; 7        ; 47           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[15]   ; 184   ; 7        ; 49           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[1]    ; 207   ; 7        ; 29           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[2]    ; 203   ; 7        ; 31           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[3]    ; 202   ; 7        ; 31           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[4]    ; 201   ; 7        ; 34           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[5]    ; 200   ; 7        ; 34           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[6]    ; 197   ; 7        ; 38           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[7]    ; 196   ; 7        ; 38           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[8]    ; 195   ; 7        ; 38           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; INA[9]    ; 194   ; 7        ; 40           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; OSC_10MHZ ; 34    ; 2        ; 0            ; 16           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
; OVERFLOW  ; 216   ; 8        ; 23           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.0-V LVTTL  ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; A12            ; 95    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; A6             ; 113   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; ATTRLY         ; 183   ; 7        ; 51           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; C23            ; 57    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; CDIN           ; 142   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; CMODE          ; 135   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DEBUG_LED0     ; 22    ; 1        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DEBUG_LED1     ; 21    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DEBUG_LED2     ; 18    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DEBUG_LED3     ; 13    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DEBUG_LED4     ; 9     ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DEBUG_LED5     ; 6     ; 1        ; 0            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DEBUG_LED6     ; 5     ; 1        ; 0            ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DEBUG_LED7     ; 4     ; 1        ; 0            ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; DITHER         ; 217   ; 8        ; 20           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; FPGA_PLL       ; 240   ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; INIT_DONE      ; 159   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LVDS_RXE_N     ; 239   ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LVDS_TXE       ; 238   ; 8        ; 3            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; MDOUT          ; 103   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 0         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; MOSI           ; 134   ; 5        ; 53           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; PGA            ; 224   ; 8        ; 16           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; RAND           ; 230   ; 8        ; 14           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Rx_load_strobe ; 39    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SCLK           ; 133   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SHDN           ; 223   ; 8        ; 18           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SPI_clock      ; 38    ; 2        ; 0            ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; SPI_data       ; 37    ; 2        ; 0            ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; TEST0          ; 43    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; TEST1          ; 44    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; TEST2          ; 45    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; TEST3          ; 46    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; TLV320_BCLK    ; 139   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; TLV320_LRCIN   ; 143   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; TLV320_LRCOUT  ; 144   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; TLV320_MCLK    ; 132   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_load_strobe ; 41    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; nCS            ; 137   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V LVTTL  ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source       ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------+---------------------+
; ext_10MHZ ; 82    ; 3        ; 14           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.0-V LVTTL  ; 16mA             ; Off                ; --                        ; User                 ; 0 pF ; clock_select[1] (inverted) ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                       ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As               ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; 12       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated       ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated       ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 17       ; nSTATUS                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; 23       ; DCLK                                     ; As output driving ground  ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 24       ; DATA0                                    ; As input tri-stated       ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 25       ; nCONFIG                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; 30       ; nCE                                      ; -                         ; -                       ; Dedicated Programming Pin ;
; 144      ; DIFFIO_R9n, DEV_OE                       ; Use as general purpose IO ; TLV320_LRCOUT           ; Dual Purpose Pin          ;
; 153      ; CONF_DONE                                ; -                         ; -                       ; Dedicated Programming Pin ;
; 155      ; MSEL0                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 157      ; MSEL1                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL2                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL3                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; 159      ; DIFFIO_R5n, INIT_DONE                    ; Use as general purpose IO ; INIT_DONE               ; Dual Purpose Pin          ;
; 194      ; DIFFIO_T20p, PADD0                       ; Use as regular IO         ; INA[9]                  ; Dual Purpose Pin          ;
; 196      ; DIFFIO_T19n, PADD1                       ; Use as regular IO         ; INA[7]                  ; Dual Purpose Pin          ;
; 197      ; DIFFIO_T19p, PADD2                       ; Use as regular IO         ; INA[6]                  ; Dual Purpose Pin          ;
; 200      ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO         ; INA[5]                  ; Dual Purpose Pin          ;
; 201      ; DIFFIO_T16n, PADD5                       ; Use as regular IO         ; INA[4]                  ; Dual Purpose Pin          ;
; 202      ; DIFFIO_T15n, PADD7                       ; Use as regular IO         ; INA[3]                  ; Dual Purpose Pin          ;
; 203      ; DIFFIO_T15p, PADD8                       ; Use as regular IO         ; INA[2]                  ; Dual Purpose Pin          ;
; 207      ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO         ; INA[1]                  ; Dual Purpose Pin          ;
; 214      ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO         ; INA[0]                  ; Dual Purpose Pin          ;
; 218      ; DIFFIO_T10n, DATA2                       ; As input tri-stated       ; ~ALTERA_DATA2~          ; Dual Purpose Pin          ;
; 219      ; DIFFIO_T10p, DATA3                       ; As input tri-stated       ; ~ALTERA_DATA3~          ; Dual Purpose Pin          ;
; 221      ; DIFFIO_T9p, DATA4                        ; As input tri-stated       ; ~ALTERA_DATA4~          ; Dual Purpose Pin          ;
; 224      ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO         ; PGA                     ; Dual Purpose Pin          ;
; 226      ; DATA5                                    ; As input tri-stated       ; ~ALTERA_DATA5~          ; Dual Purpose Pin          ;
; 231      ; DIFFIO_T6p, DATA6                        ; As input tri-stated       ; ~ALTERA_DATA6~          ; Dual Purpose Pin          ;
; 232      ; DIFFIO_T5n, DATA7                        ; As input tri-stated       ; ~ALTERA_DATA7~          ; Dual Purpose Pin          ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 12 / 14 ( 86 % ) ; 3.0V          ; --           ;
; 2        ; 11 / 17 ( 65 % ) ; 3.0V          ; --           ;
; 3        ; 4 / 20 ( 20 % )  ; 3.0V          ; --           ;
; 4        ; 3 / 22 ( 14 % )  ; 3.0V          ; --           ;
; 5        ; 9 / 19 ( 47 % )  ; 3.0V          ; --           ;
; 6        ; 1 / 15 ( 7 % )   ; 3.0V          ; --           ;
; 7        ; 17 / 20 ( 85 % ) ; 3.0V          ; --           ;
; 8        ; 15 / 22 ( 68 % ) ; 3.0V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ; 0          ; 1        ; DEBUG_LED7                                                ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ; 1          ; 1        ; DEBUG_LED6                                                ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 6        ; 2          ; 1        ; DEBUG_LED5                                                ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 5          ; 1        ; DEBUG_LED4                                                ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 10       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.0-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 8          ; 1        ; DEBUG_LED3                                                ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.0-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 12         ; 1        ; DEBUG_LED2                                                ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 20       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 15         ; 1        ; DEBUG_LED1                                                ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 16         ; 1        ; DEBUG_LED0                                                ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 24       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.0-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 29       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 30       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 25         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 33       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 34       ; 28         ; 2        ; OSC_10MHZ                                                 ; input  ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 31         ; 2        ; SPI_data                                                  ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 38       ; 32         ; 2        ; SPI_clock                                                 ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 39       ; 35         ; 2        ; Rx_load_strobe                                            ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 40       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 36         ; 2        ; Tx_load_strobe                                            ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 37         ; 2        ; TEST0                                                     ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 44       ; 38         ; 2        ; TEST1                                                     ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 45       ; 39         ; 2        ; TEST2                                                     ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 46       ; 40         ; 2        ; TEST3                                                     ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 47       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 43         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 50       ; 44         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 51       ; 45         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 52       ; 46         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 53       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 49         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 50         ; 2        ; C24                                                       ; input  ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 57       ; 51         ; 2        ; C23                                                       ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 58       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 54         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 55         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 56         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 59         ; 3        ; C21                                                       ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 60         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 61         ; 3        ; CC                                                        ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 62         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 63         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 64         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 74       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 67         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 78       ; 68         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 72         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 81       ; 73         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 82       ; 74         ; 3        ; ext_10MHZ                                                 ; bidir  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 83       ; 77         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 84       ; 79         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 85       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 86       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 87       ; 81         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 82         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 89       ; 86         ; 3        ; AUX_CLK                                                   ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 90       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 91       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 93       ; 90         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 94       ; 91         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 95       ; 93         ; 4        ; A12                                                       ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 96       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 96         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 99       ; 97         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 100      ; 99         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 101      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 102      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 103      ; 101        ; 4        ; MDOUT                                                     ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 104      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 105        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 107      ; 106        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 108      ; 107        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 109      ; 108        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 110      ; 110        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 111      ; 111        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 112      ; 112        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 116        ; 4        ; A6                                                        ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 117        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 119        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 118      ; 120        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 121        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 122        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 126        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 127      ; 127        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 128      ; 128        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 129      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 132        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 132      ; 133        ; 5        ; TLV320_MCLK                                               ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 133      ; 134        ; 5        ; SCLK                                                      ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 134      ; 135        ; 5        ; MOSI                                                      ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 135      ; 136        ; 5        ; CMODE                                                     ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 136      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 137      ; 137        ; 5        ; nCS                                                       ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 138      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 138        ; 5        ; TLV320_BCLK                                               ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 140      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 140        ; 5        ; CDIN                                                      ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 143      ; 141        ; 5        ; TLV320_LRCIN                                              ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 144      ; 142        ; 5        ; TLV320_LRCOUT                                             ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 145      ; 143        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 146      ; 144        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 147      ; 146        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 148      ; 147        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 149      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 150      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 151      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 152      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 153      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 155      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 159        ; 6        ; INIT_DONE                                                 ; output ; 3.0-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 160      ; 160        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 161      ; 161        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 162      ; 162        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 163      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 163        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 165      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 164        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 167      ; 165        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 168      ; 166        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 169      ; 167        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 170      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 171      ; 169        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 172      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 170        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 174      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 175      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 176      ; 173        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 177      ; 174        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 178      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ; 176        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 182      ; 177        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 183      ; 178        ; 7        ; ATTRLY                                                    ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 184      ; 180        ; 7        ; INA[15]                                                   ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 185      ; 181        ; 7        ; INA[14]                                                   ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 186      ; 182        ; 7        ; INA[13]                                                   ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 187      ; 183        ; 7        ; INA[12]                                                   ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 188      ; 184        ; 7        ; INA[11]                                                   ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 189      ; 185        ; 7        ; INA[10]                                                   ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 189        ; 7        ; INA[9]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 195      ; 190        ; 7        ; INA[8]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 196      ; 191        ; 7        ; INA[7]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 197      ; 192        ; 7        ; INA[6]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 198      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 199      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 200      ; 197        ; 7        ; INA[5]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 201      ; 198        ; 7        ; INA[4]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 202      ; 200        ; 7        ; INA[3]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 203      ; 201        ; 7        ; INA[2]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 204      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 207      ; 205        ; 7        ; INA[1]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 208      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 209        ; 7        ; C122_clk                                                  ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 210      ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 214      ; 215        ; 8        ; INA[0]                                                    ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 215      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 216        ; 8        ; OVERFLOW                                                  ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 217      ; 217        ; 8        ; DITHER                                                    ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 218      ; 218        ; 8        ; ~ALTERA_DATA2~ / RESERVED_INPUT                           ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 219      ; 219        ; 8        ; ~ALTERA_DATA3~ / RESERVED_INPUT                           ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 220      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 221      ; 221        ; 8        ; ~ALTERA_DATA4~ / RESERVED_INPUT                           ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 222      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 223      ; 224        ; 8        ; SHDN                                                      ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 224      ; 225        ; 8        ; PGA                                                       ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 225      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.0V    ; --         ;                 ; --       ; --           ;
; 226      ; 227        ; 8        ; ~ALTERA_DATA5~ / RESERVED_INPUT                           ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 227      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 230        ; 8        ; RAND                                                      ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 231      ; 231        ; 8        ; ~ALTERA_DATA6~ / RESERVED_INPUT                           ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 232      ; 232        ; 8        ; ~ALTERA_DATA7~ / RESERVED_INPUT                           ; input  ; 3.0-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 233      ; 237        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 234      ; 238        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 235      ; 239        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 236      ; 242        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 237      ; 243        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 238      ; 244        ; 8        ; LVDS_TXE                                                  ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 239      ; 245        ; 8        ; LVDS_RXE_N                                                ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 240      ; 246        ; 8        ; FPGA_PLL                                                  ; output ; 3.0-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Name                          ; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|pll1 ; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; SDC pin name                  ; PLL2_inst|altpll_component|auto_generated|pll1                               ; PLL_inst|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; Normal                                                                       ; Normal                                                                        ;
; Compensate clock              ; clock0                                                                       ; clock0                                                                        ;
; Compensated input/output pins ; --                                                                           ; --                                                                            ;
; Switchover type               ; --                                                                           ; --                                                                            ;
; Input frequency 0             ; 10.0 MHz                                                                     ; 122.88 MHz                                                                    ;
; Input frequency 1             ; --                                                                           ; --                                                                            ;
; Nominal PFD frequency         ; 10.0 MHz                                                                     ; 122.9 MHz                                                                     ;
; Nominal VCO frequency         ; 400.0 MHz                                                                    ; 614.3 MHz                                                                     ;
; VCO post scale                ; 2                                                                            ; 2                                                                             ;
; VCO frequency control         ; Auto                                                                         ; Auto                                                                          ;
; VCO phase shift step          ; 312 ps                                                                       ; 203 ps                                                                        ;
; VCO multiply                  ; --                                                                           ; --                                                                            ;
; VCO divide                    ; --                                                                           ; --                                                                            ;
; Freq min lock                 ; 7.5 MHz                                                                      ; 60.01 MHz                                                                     ;
; Freq max lock                 ; 16.25 MHz                                                                    ; 130.04 MHz                                                                    ;
; M VCO Tap                     ; 0                                                                            ; 0                                                                             ;
; M Initial                     ; 1                                                                            ; 1                                                                             ;
; M value                       ; 40                                                                           ; 5                                                                             ;
; N value                       ; 1                                                                            ; 1                                                                             ;
; Charge pump current           ; setting 1                                                                    ; setting 1                                                                     ;
; Loop filter resistance        ; setting 20                                                                   ; setting 28                                                                    ;
; Loop filter capacitance       ; setting 0                                                                    ; setting 0                                                                     ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                           ; 1.19 MHz to 1.7 MHz                                                           ;
; Real time reconfigurable      ; Off                                                                          ; Off                                                                           ;
; Scan chain MIF file           ; --                                                                           ; --                                                                            ;
; Preserve PLL counter order    ; Off                                                                          ; Off                                                                           ;
; PLL location                  ; PLL_4                                                                        ; PLL_3                                                                         ;
; Inclk0 signal                 ; AUX_CLK                                                                      ; C122_clk                                                                      ;
; Inclk1 signal                 ; --                                                                           ; --                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                ; Global Clock                                                                  ;
; Inclk1 signal type            ; --                                                                           ; --                                                                            ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                                 ; Output Clock ; Mult ; Div  ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------+
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]             ; clock0       ; 1    ; 125  ; 0.08 MHz         ; 0 (0 ps)    ; 0.09 (312 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; C0            ; 1       ; 0       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]~cascade_in  ; --           ; --   ; --   ; --               ; --          ; --               ; --         ; C0      ; 10            ; 5/5 Even     ; --            ; 1       ; 0       ;                                                       ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 1536 ; 0.08 MHz         ; 0 (0 ps)    ; 0.09 (203 ps)    ; 50/50      ; C1      ; 512           ; 256/256 Even ; C0            ; 1       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --   ; --               ; --          ; --               ; --         ; C0      ; 15            ; 7/8 Odd      ; --            ; 1       ; 0       ;                                                       ;
+------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                             ; Library Name ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mercury                                                     ; 9669 (382)  ; 7481 (308)                ; 0 (0)         ; 84380       ; 11   ; 22           ; 2       ; 10        ; 62   ; 0            ; 2188 (75)    ; 1903 (90)         ; 5578 (223)       ; |Mercury                                                                                                                                                                        ; work         ;
;    |C10_PLL:PLL2_inst|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|C10_PLL:PLL2_inst                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|C10_PLL:PLL2_inst|altpll:altpll_component                                                                                                                              ; work         ;
;          |C10_PLL_altpll:auto_generated|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated                                                                                                ; work         ;
;    |C122_PLL:PLL_inst|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|C122_PLL:PLL_inst                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|C122_PLL:PLL_inst|altpll:altpll_component                                                                                                                              ; work         ;
;          |C122_PLL_altpll:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated                                                                                               ; work         ;
;    |HPF_select:Alex_HPF_select|                              ; 49 (49)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 9 (9)            ; |Mercury|HPF_select:Alex_HPF_select                                                                                                                                             ; work         ;
;    |I2S_xmit:LR|                                             ; 67 (67)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 56 (56)          ; |Mercury|I2S_xmit:LR                                                                                                                                                            ; work         ;
;    |LPF_select:Alex_LPF_select|                              ; 58 (58)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 9 (9)            ; |Mercury|LPF_select:Alex_LPF_select                                                                                                                                             ; work         ;
;    |NWire_rcv:CCrcv|                                         ; 514 (514)   ; 260 (260)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 254 (254)    ; 62 (62)           ; 198 (198)        ; |Mercury|NWire_rcv:CCrcv                                                                                                                                                        ; work         ;
;    |NWire_rcv:LRAudio|                                       ; 424 (424)   ; 177 (177)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 247 (247)    ; 45 (45)           ; 132 (132)        ; |Mercury|NWire_rcv:LRAudio                                                                                                                                                      ; work         ;
;    |NWire_xmit:M_IQ|                                         ; 130 (130)   ; 91 (91)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 2 (2)             ; 89 (89)          ; |Mercury|NWire_xmit:M_IQ                                                                                                                                                        ; work         ;
;    |NWire_xmit:SPD|                                          ; 124 (124)   ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 6 (6)             ; 54 (54)          ; |Mercury|NWire_xmit:SPD                                                                                                                                                         ; work         ;
;    |NWire_xmit:ser_no|                                       ; 64 (64)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 3 (3)             ; 28 (28)          ; |Mercury|NWire_xmit:ser_no                                                                                                                                                      ; work         ;
;    |SPI:Alex_SPI_Tx|                                         ; 73 (73)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 13 (13)           ; 32 (32)          ; |Mercury|SPI:Alex_SPI_Tx                                                                                                                                                        ; work         ;
;    |SP_fifo:SPF|                                             ; 82 (0)      ; 52 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 52 (0)           ; |Mercury|SP_fifo:SPF                                                                                                                                                            ; work         ;
;       |scfifo:scfifo_component|                              ; 82 (0)      ; 52 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 52 (0)           ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component                                                                                                                                    ; work         ;
;          |scfifo_ph31:auto_generated|                        ; 82 (0)      ; 52 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 52 (0)           ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated                                                                                                         ; work         ;
;             |a_dpfifo_c931:dpfifo|                           ; 82 (43)     ; 52 (17)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (26)      ; 0 (0)             ; 52 (17)          ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo                                                                                    ; work         ;
;                |altsyncram_47e1:FIFOram|                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram                                                            ; work         ;
;                |cntr_2ab:rd_ptr_msb|                         ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_2ab:rd_ptr_msb                                                                ; work         ;
;                |cntr_3ab:wr_ptr|                             ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_3ab:wr_ptr                                                                    ; work         ;
;                |cntr_fa7:usedw_counter|                      ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_fa7:usedw_counter                                                             ; work         ;
;    |clk_div:TLVCLK|                                          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Mercury|clk_div:TLVCLK                                                                                                                                                         ; work         ;
;    |clk_lrclk_gen:clrgen|                                    ; 49 (49)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |Mercury|clk_lrclk_gen:clrgen                                                                                                                                                   ; work         ;
;    |clk_lrclk_gen:lrgen|                                     ; 31 (31)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 19 (19)          ; |Mercury|clk_lrclk_gen:lrgen                                                                                                                                                    ; work         ;
;    |lpm_mult:Mult0|                                          ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |Mercury|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;       |mult_gft:auto_generated|                              ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |Mercury|lpm_mult:Mult0|mult_gft:auto_generated                                                                                                                                 ; work         ;
;    |oddClockDivider:refClockDivider|                         ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Mercury|oddClockDivider:refClockDivider                                                                                                                                        ; work         ;
;    |receiver:receiver_inst|                                  ; 7569 (0)    ; 6336 (0)                  ; 0 (0)         ; 18844       ; 3    ; 14           ; 2       ; 6         ; 0    ; 0            ; 1233 (0)     ; 1681 (0)          ; 4655 (0)         ; |Mercury|receiver:receiver_inst                                                                                                                                                 ; work         ;
;       |cic:cic_inst_I2|                                      ; 1536 (71)   ; 1481 (16)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 475 (0)           ; 1008 (18)        ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2                                                                                                                                 ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[10].cic_comb_inst|             ; 70 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[10].cic_comb_inst                                                                                           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[3].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[4].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[5].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[5].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[6].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[6].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[7].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[7].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[8].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[8].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[9].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[9].cic_comb_inst                                                                                            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[10].cic_integrator_inst| ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[10].cic_integrator_inst                                                                               ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[5].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[6].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[6].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[7].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[7].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[8].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[8].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[9].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[9].cic_integrator_inst                                                                                ; work         ;
;       |cic:cic_inst_Q2|                                      ; 1514 (49)   ; 1466 (1)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 474 (0)           ; 992 (1)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2                                                                                                                                 ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[10].cic_comb_inst|             ; 70 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[10].cic_comb_inst                                                                                           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[3].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[4].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[5].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[5].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[6].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[6].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[7].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 46 (46)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[7].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[8].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[8].cic_comb_inst                                                                                            ; work         ;
;          |cic_comb:cic_stages[9].cic_comb_inst|              ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (45)           ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[9].cic_comb_inst                                                                                            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[10].cic_integrator_inst| ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[10].cic_integrator_inst                                                                               ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[5].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[6].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[6].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[7].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[7].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[8].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[8].cic_integrator_inst                                                                                ; work         ;
;          |cic_integrator:cic_stages[9].cic_integrator_inst|  ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Mercury|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[9].cic_integrator_inst                                                                                ; work         ;
;       |cordic:cordic_inst|                                   ; 1964 (1964) ; 1050 (1050)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 914 (914)    ; 34 (34)           ; 1016 (1016)      ; |Mercury|receiver:receiver_inst|cordic:cordic_inst                                                                                                                              ; work         ;
;       |fir:fir_inst_I|                                       ; 214 (36)    ; 205 (31)                  ; 0 (0)         ; 6350        ; 1    ; 7            ; 1       ; 3         ; 0    ; 0            ; 9 (5)        ; 59 (0)            ; 146 (31)         ; |Mercury|receiver:receiver_inst|fir:fir_inst_I                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                              ; 166 (47)    ; 166 (47)                  ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 59 (0)            ; 107 (47)         ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                 ; 119 (0)     ; 119 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 59 (0)            ; 60 (0)           ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                 ; 119 (0)     ; 119 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 59 (0)            ; 60 (0)           ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                  ; 119 (119)   ; 119 (119)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 59 (59)           ; 60 (60)          ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                    ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 6350        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|          ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 6350        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|               ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 6350        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6350        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                           ; 12 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 8 (8)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir:fir_inst_Q|                                       ; 211 (33)    ; 203 (29)                  ; 0 (0)         ; 6350        ; 1    ; 7            ; 1       ; 3         ; 0    ; 0            ; 8 (4)        ; 59 (0)            ; 144 (29)         ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q                                                                                                                                  ; work         ;
;          |fir_mac:fir_mac_inst|                              ; 166 (47)    ; 166 (47)                  ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 59 (0)            ; 107 (47)         ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ; work         ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                 ; 119 (0)     ; 119 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 59 (0)            ; 60 (0)           ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ; work         ;
;                |lpm_mult:lpm_mult_component|                 ; 119 (0)     ; 119 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 59 (0)            ; 60 (0)           ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ; work         ;
;                   |mult_djp:auto_generated|                  ; 119 (119)   ; 119 (119)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 59 (59)           ; 60 (60)          ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ; work         ;
;          |fir_shiftreg:fir_shiftreg_inst|                    ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 6350        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ; work         ;
;             |altshift_taps:altshift_taps_component|          ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 6350        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ; work         ;
;                |shift_taps_ils:auto_generated|               ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 6350        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ; work         ;
;                   |altsyncram_qka1:altsyncram2|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6350        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ; work         ;
;                   |cntr_brf:cntr1|                           ; 12 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 8 (8)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ; work         ;
;                      |cmpr_lfc:cmpr4|                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Mercury|receiver:receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ; work         ;
;       |fir_coeffs:fir_coeffs_inst|                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Mercury|receiver:receiver_inst|fir_coeffs:fir_coeffs_inst                                                                                                                      ; work         ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_h2a1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Mercury|receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ; work         ;
;       |varcic:varcic_inst_I1|                                ; 1079 (149)  ; 969 (39)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (109)    ; 290 (0)           ; 680 (40)         ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|              ; 128 (128)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 64 (64)           ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|              ; 128 (128)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 63 (63)           ; 65 (65)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|              ; 129 (129)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 65 (65)           ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|              ; 128 (128)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 64 (64)           ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|              ; 98 (98)     ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ; work         ;
;       |varcic:varcic_inst_Q1|                                ; 1046 (116)  ; 954 (24)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (92)      ; 290 (0)           ; 664 (24)         ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|              ; 128 (128)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 64 (64)           ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|              ; 129 (129)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 64 (64)           ; 65 (65)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|              ; 129 (129)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 64 (64)           ; 65 (65)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|              ; 128 (128)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 64 (64)           ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|              ; 98 (98)     ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Mercury|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ; work         ;
;    |sp_xmit_ctrl:SPC|                                        ; 12 (12)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 3 (3)            ; |Mercury|sp_xmit_ctrl:SPC                                                                                                                                                       ; work         ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; OVERFLOW       ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; C122_clk       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; AUX_CLK        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; OSC_10MHZ      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; C21            ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[0]         ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[1]         ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[2]         ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[3]         ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; CC             ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[4]         ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[5]         ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[6]         ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; INA[7]         ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; C24            ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; INA[8]         ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[9]         ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[10]        ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; INA[11]        ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; INA[12]        ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[13]        ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; INA[14]        ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; INA[15]        ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; ATTRLY         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A6             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A12            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; C23            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MDOUT          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CDIN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TLV320_BCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TLV320_LRCIN   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TLV320_LRCOUT  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TLV320_MCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMODE          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MOSI           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCLK           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nCS            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_data       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_clock      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Tx_load_strobe ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rx_load_strobe ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_PLL       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LVDS_TXE       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LVDS_RXE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DITHER         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SHDN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PGA            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAND           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INIT_DONE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEST0          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEST1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEST2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEST3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED0     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED1     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED2     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED3     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED4     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED5     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED6     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED7     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ext_10MHZ      ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                    ;
+-------------------------------------+-------------------+---------+
; Source Pin / Fanout                 ; Pad To Core Index ; Setting ;
+-------------------------------------+-------------------+---------+
; OVERFLOW                            ;                   ;         ;
;      - DEBUG_LED0~output            ; 0                 ; 6       ;
;      - NWire_xmit:ser_no|id~3       ; 0                 ; 6       ;
; C122_clk                            ;                   ;         ;
; AUX_CLK                             ;                   ;         ;
; OSC_10MHZ                           ;                   ;         ;
; C21                                 ;                   ;         ;
;      - sp_xmit_ctrl:SPC|sp_state~5  ; 0                 ; 6       ;
;      - sp_xmit_ctrl:SPC|sp_state~8  ; 0                 ; 6       ;
;      - sp_xmit_ctrl:SPC|sp_state~12 ; 0                 ; 6       ;
; INA[0]                              ;                   ;         ;
;      - temp_ADC~0                   ; 0                 ; 6       ;
;      - temp_ADC~1                   ; 0                 ; 6       ;
;      - temp_ADC~2                   ; 0                 ; 6       ;
;      - temp_ADC~3                   ; 0                 ; 6       ;
;      - temp_ADC~4                   ; 0                 ; 6       ;
;      - temp_ADC~5                   ; 0                 ; 6       ;
;      - temp_ADC~6                   ; 0                 ; 6       ;
;      - temp_ADC~7                   ; 0                 ; 6       ;
;      - temp_ADC~8                   ; 0                 ; 6       ;
;      - temp_ADC~9                   ; 0                 ; 6       ;
;      - temp_ADC~10                  ; 0                 ; 6       ;
;      - temp_ADC~11                  ; 0                 ; 6       ;
;      - temp_ADC~12                  ; 0                 ; 6       ;
;      - temp_ADC~13                  ; 0                 ; 6       ;
;      - temp_ADC~14                  ; 0                 ; 6       ;
;      - temp_ADC[0]~feeder           ; 0                 ; 6       ;
; INA[1]                              ;                   ;         ;
;      - temp_ADC[1]                  ; 0                 ; 6       ;
;      - temp_ADC~0                   ; 0                 ; 6       ;
; INA[2]                              ;                   ;         ;
;      - temp_ADC[2]                  ; 0                 ; 6       ;
;      - temp_ADC~1                   ; 0                 ; 6       ;
; INA[3]                              ;                   ;         ;
;      - temp_ADC[3]                  ; 0                 ; 6       ;
;      - temp_ADC~2                   ; 0                 ; 6       ;
; CC                                  ;                   ;         ;
;      - NWire_rcv:CCrcv|d0~0         ; 0                 ; 6       ;
; INA[4]                              ;                   ;         ;
;      - temp_ADC[4]                  ; 0                 ; 6       ;
;      - temp_ADC~3                   ; 0                 ; 6       ;
; INA[5]                              ;                   ;         ;
;      - temp_ADC[5]                  ; 0                 ; 6       ;
;      - temp_ADC~4                   ; 0                 ; 6       ;
; INA[6]                              ;                   ;         ;
;      - temp_ADC[6]                  ; 1                 ; 6       ;
;      - temp_ADC~5                   ; 1                 ; 6       ;
; INA[7]                              ;                   ;         ;
;      - temp_ADC[7]                  ; 0                 ; 6       ;
;      - temp_ADC~6                   ; 0                 ; 6       ;
; C24                                 ;                   ;         ;
;      - NWire_rcv:LRAudio|d0~0       ; 0                 ; 6       ;
; INA[8]                              ;                   ;         ;
;      - temp_ADC[8]                  ; 0                 ; 6       ;
;      - temp_ADC~7                   ; 0                 ; 6       ;
; INA[9]                              ;                   ;         ;
;      - temp_ADC[9]                  ; 0                 ; 6       ;
;      - temp_ADC~8                   ; 0                 ; 6       ;
; INA[10]                             ;                   ;         ;
;      - temp_ADC[10]                 ; 1                 ; 6       ;
;      - temp_ADC~9                   ; 1                 ; 6       ;
; INA[11]                             ;                   ;         ;
;      - temp_ADC[11]                 ; 1                 ; 6       ;
;      - temp_ADC~10                  ; 1                 ; 6       ;
; INA[12]                             ;                   ;         ;
;      - temp_ADC[12]                 ; 0                 ; 6       ;
;      - temp_ADC~11                  ; 0                 ; 6       ;
; INA[13]                             ;                   ;         ;
;      - temp_ADC[13]                 ; 0                 ; 6       ;
;      - temp_ADC~12                  ; 0                 ; 6       ;
; INA[14]                             ;                   ;         ;
;      - temp_ADC[14]                 ; 1                 ; 6       ;
;      - temp_ADC~13                  ; 1                 ; 6       ;
; INA[15]                             ;                   ;         ;
;      - temp_ADC[15]                 ; 0                 ; 6       ;
;      - temp_ADC~14                  ; 0                 ; 6       ;
; ext_10MHZ                           ;                   ;         ;
;      - reference                    ; 0                 ; 6       ;
+-------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; AUX_CLK                                                                                                                                                             ; PIN_89             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Alex_manual_HPF~1                                                                                                                                                   ; LCCOMB_X28_Y5_N24  ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; C122_PTT_out~0                                                                                                                                                      ; LCCOMB_X24_Y8_N6   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; C122_cgen_rst                                                                                                                                                       ; FF_X28_Y21_N17     ; 26      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; C122_cgen_rst~1                                                                                                                                                     ; LCCOMB_X28_Y21_N20 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; C122_clk                                                                                                                                                            ; PIN_209            ; 7338    ; Clock                     ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; C122_rst                                                                                                                                                            ; FF_X30_Y4_N31      ; 588     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; C122_rst_cnt[10]                                                                                                                                                    ; FF_X34_Y5_N5       ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word[31]~108                                                                                                                                        ; LCCOMB_X37_Y6_N10  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Equal0~7                                                                                                                                                            ; LCCOMB_X50_Y10_N26 ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; I2S_xmit:LR|TLV_state.TLV_WH~0                                                                                                                                      ; LCCOMB_X26_Y5_N24  ; 16      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; I2S_xmit:LR|data~17                                                                                                                                                 ; LCCOMB_X30_Y7_N12  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:CCrcv|DB_LEN~1                                                                                                                                            ; LCCOMB_X34_Y4_N24  ; 60      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:CCrcv|TB_state.TB_CALC~0                                                                                                                                  ; LCCOMB_X34_Y4_N26  ; 14      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:CCrcv|rcv_flag                                                                                                                                            ; FF_X32_Y5_N29      ; 69      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:CCrcv|rdata~1                                                                                                                                             ; LCCOMB_X30_Y5_N10  ; 59      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:CCrcv|rdata~1_Duplicate_78                                                                                                                                ; LCCOMB_X35_Y6_N10  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:CCrcv|rdata~1_Duplicate_80                                                                                                                                ; LCCOMB_X28_Y7_N2   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:CCrcv|rdata~1_Duplicate_82                                                                                                                                ; LCCOMB_X28_Y6_N16  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:CCrcv|tb_cnt~17                                                                                                                                           ; LCCOMB_X34_Y3_N30  ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:LRAudio|DB_LEN~1                                                                                                                                          ; LCCOMB_X23_Y4_N4   ; 60      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:LRAudio|TB_state.TB_CALC~0                                                                                                                                ; LCCOMB_X23_Y5_N2   ; 14      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:LRAudio|rcv_flag                                                                                                                                          ; FF_X20_Y6_N13      ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:LRAudio|rdata~1                                                                                                                                           ; LCCOMB_X20_Y6_N28  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_rcv:LRAudio|tb_cnt~17                                                                                                                                         ; LCCOMB_X23_Y5_N8   ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:M_IQ|NW_state.NW_WAIT~0                                                                                                                                  ; LCCOMB_X8_Y7_N10   ; 82      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:M_IQ|always0~1                                                                                                                                           ; LCCOMB_X8_Y7_N0    ; 6       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:M_IQ|id~2                                                                                                                                                ; LCCOMB_X7_Y7_N30   ; 48      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:SPD|NW_state.NW_WAIT~0                                                                                                                                   ; LCCOMB_X30_Y3_N10  ; 25      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:SPD|always0~1                                                                                                                                            ; LCCOMB_X30_Y4_N0   ; 4       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:SPD|dly_cnt~2                                                                                                                                            ; LCCOMB_X15_Y10_N30 ; 25      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:SPD|id~21                                                                                                                                                ; LCCOMB_X30_Y4_N18  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:ser_no|NW_state.NW_WAIT~0                                                                                                                                ; LCCOMB_X7_Y12_N6   ; 18      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:ser_no|always0~1                                                                                                                                         ; LCCOMB_X7_Y12_N2   ; 4       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; NWire_xmit:ser_no|id~8                                                                                                                                              ; LCCOMB_X7_Y12_N26  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RAND~reg0                                                                                                                                                           ; FF_X30_Y6_N21      ; 16      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|Selector0~0                                                                                                                                         ; LCCOMB_X28_Y10_N14 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|spi_state.0000~0                                                                                                                                    ; LCCOMB_X27_Y10_N0  ; 7       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|spi_state.0110~0                                                                                                                                    ; LCCOMB_X27_Y10_N4  ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram|ram_block1a0~RAM_ENABLE_AND                             ; LCCOMB_X31_Y4_N22  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_2ab:rd_ptr_msb|_~0                                                         ; LCCOMB_X25_Y6_N0   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_3ab:wr_ptr|_~0                                                             ; LCCOMB_X26_Y4_N4   ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_fa7:usedw_counter|_~0                                                      ; LCCOMB_X31_Y3_N20  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|rd_ptr_lsb~1                                                                    ; LCCOMB_X21_Y6_N20  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|valid_rreq~0                                                                    ; LCCOMB_X31_Y3_N24  ; 40      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|valid_wreq~0                                                                    ; LCCOMB_X31_Y3_N0   ; 26      ; Write enable              ; no     ; --                   ; --               ; --                        ;
; always9~0                                                                                                                                                           ; LCCOMB_X28_Y8_N26  ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; clk_lrclk_gen:clrgen|BCLK                                                                                                                                           ; FF_X41_Y12_N1      ; 2       ; Clock                     ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; clk_lrclk_gen:clrgen|Brise                                                                                                                                          ; FF_X34_Y8_N13      ; 41      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; clk_lrclk_gen:lrgen|BCLK                                                                                                                                            ; FF_X52_Y17_N7      ; 37      ; Clock                     ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; clk_lrclk_gen:lrgen|BCLK_cnt~30                                                                                                                                     ; LCCOMB_X28_Y21_N2  ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; clock_select[1]                                                                                                                                                     ; FF_X28_Y5_N21      ; 2       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cic:cic_inst_Q2|out_strobe                                                                                                                   ; FF_X8_Y16_N5       ; 2002    ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Mux16~0                                                                                                                   ; LCCOMB_X44_Y8_N24  ; 17      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][18]                                                                                                                  ; FF_X44_Y8_N19      ; 53      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][9]                                                                                                                  ; FF_X44_Y22_N27     ; 52      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][8]                                                                                                                  ; FF_X44_Y26_N23     ; 51      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[12][7]                                                                                                                  ; FF_X45_Y26_N17     ; 50      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[13][6]                                                                                                                  ; FF_X45_Y26_N31     ; 48      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[14][5]                                                                                                                  ; FF_X44_Y29_N21     ; 48      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[15][4]                                                                                                                  ; FF_X43_Y29_N27     ; 47      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[16][3]                                                                                                                  ; FF_X43_Y29_N7      ; 45      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[17][2]                                                                                                                  ; FF_X43_Y29_N29     ; 44      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][18]                                                                                                                  ; FF_X40_Y11_N19     ; 57      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][17]                                                                                                                  ; FF_X41_Y11_N17     ; 59      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][16]                                                                                                                  ; FF_X41_Y13_N31     ; 59      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][15]                                                                                                                  ; FF_X40_Y14_N31     ; 58      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][14]                                                                                                                  ; FF_X40_Y18_N29     ; 57      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][13]                                                                                                                  ; FF_X41_Y18_N27     ; 52      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][12]                                                                                                                  ; FF_X44_Y18_N15     ; 52      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][11]                                                                                                                  ; FF_X44_Y19_N27     ; 52      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][10]                                                                                                                  ; FF_X44_Y20_N19     ; 52      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|fir:fir_inst_I|Mux0~1                                                                                                                        ; LCCOMB_X8_Y8_N12   ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|fir:fir_inst_I|clear_mac                                                                                                                     ; FF_X9_Y12_N27      ; 49      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|fir:fir_inst_I|clear_mac                                                                                                                     ; FF_X9_Y12_N27      ; 123     ; Async. clear              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; receiver:receiver_inst|fir:fir_inst_I|comb~0                                                                                                                        ; LCCOMB_X21_Y12_N28 ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cout_actual ; LCCOMB_X21_Y12_N0  ; 8       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|fir:fir_inst_Q|Decoder0~0                                                                                                                    ; LCCOMB_X9_Y6_N28   ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|fir:fir_inst_Q|clear_mac                                                                                                                     ; FF_X9_Y6_N31       ; 49      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|fir:fir_inst_Q|clear_mac                                                                                                                     ; FF_X9_Y6_N31       ; 123     ; Async. clear              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; receiver:receiver_inst|fir:fir_inst_Q|comb~0                                                                                                                        ; LCCOMB_X23_Y8_N0   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cout_actual ; LCCOMB_X23_Y8_N4   ; 8       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~7                                                                                                               ; LCCOMB_X21_Y21_N24 ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_strobe                                                                                                             ; FF_X21_Y21_N25     ; 2227    ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; reference                                                                                                                                                           ; LCCOMB_X28_Y5_N30  ; 8       ; Clock                     ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; spc[1]                                                                                                                                                              ; FF_X27_Y3_N27      ; 120     ; Clock                     ; yes    ; Global Clock         ; GCLK18           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                      ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]  ; PLL_4             ; 2       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_3             ; 2       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; C122_clk                                                                                  ; PIN_209           ; 7338    ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; clk_lrclk_gen:clrgen|BCLK                                                                 ; FF_X41_Y12_N1     ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; clk_lrclk_gen:lrgen|BCLK                                                                  ; FF_X52_Y17_N7     ; 37      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; receiver:receiver_inst|fir:fir_inst_I|clear_mac                                           ; FF_X9_Y12_N27     ; 123     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; receiver:receiver_inst|fir:fir_inst_Q|clear_mac                                           ; FF_X9_Y6_N31      ; 123     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; reference                                                                                 ; LCCOMB_X28_Y5_N30 ; 8       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; spc[1]                                                                                    ; FF_X27_Y3_N27     ; 120     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
+-------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                            ;
+--------------------------------------------------------------------------------------------------+---------+
; Name                                                                                             ; Fan-Out ;
+--------------------------------------------------------------------------------------------------+---------+
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_strobe                                          ; 2227    ;
; receiver:receiver_inst|cic:cic_inst_Q2|out_strobe                                                ; 2002    ;
; C122_rst                                                                                         ; 588     ;
; ~GND                                                                                             ; 107     ;
; NWire_xmit:M_IQ|NW_state.NW_WAIT~0                                                               ; 82      ;
; C122_DFS1                                                                                        ; 77      ;
; C122_DFS0                                                                                        ; 76      ;
; NWire_rcv:CCrcv|rcv_flag                                                                         ; 69      ;
; Alex_manual_HPF~1                                                                                ; 64      ;
; NWire_rcv:LRAudio|DB_LEN~1                                                                       ; 60      ;
; NWire_rcv:CCrcv|DB_LEN~1                                                                         ; 60      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][17]                                               ; 59      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][16]                                               ; 59      ;
; NWire_rcv:CCrcv|rdata~1                                                                          ; 59      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][15]                                               ; 58      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][18]                                               ; 57      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][14]                                               ; 57      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][18]                                               ; 53      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][13]                                               ; 52      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][12]                                               ; 52      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][11]                                               ; 52      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][10]                                               ; 52      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][9]                                               ; 52      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][8]                                               ; 51      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[12][7]                                               ; 50      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[13][6]                                               ; 48      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[14][5]                                               ; 48      ;
; receiver:receiver_inst|fir:fir_inst_I|clear_mac                                                  ; 48      ;
; receiver:receiver_inst|fir:fir_inst_Q|clear_mac                                                  ; 48      ;
; NWire_xmit:M_IQ|id~2                                                                             ; 48      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[15][4]                                               ; 47      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[16][3]                                               ; 45      ;
; receiver:receiver_inst|cordic:cordic_inst|Z[17][2]                                               ; 44      ;
; receiver:receiver_inst|cordic:cordic_inst|X[18][21]                                              ; 43      ;
; receiver:receiver_inst|cordic:cordic_inst|Y[18][21]                                              ; 43      ;
; clk_lrclk_gen:clrgen|Brise                                                                       ; 41      ;
; receiver:receiver_inst|cordic:cordic_inst|X[17][21]                                              ; 40      ;
; receiver:receiver_inst|cordic:cordic_inst|Y[17][21]                                              ; 40      ;
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|valid_rreq~0 ; 40      ;
; receiver:receiver_inst|cordic:cordic_inst|X[16][21]                                              ; 38      ;
; receiver:receiver_inst|cordic:cordic_inst|Y[16][21]                                              ; 38      ;
; receiver:receiver_inst|cordic:cordic_inst|X[15][21]                                              ; 36      ;
; receiver:receiver_inst|cordic:cordic_inst|Y[15][21]                                              ; 36      ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][21]                                              ; 34      ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][21]                                              ; 34      ;
; NWire_rcv:LRAudio|rcv_flag                                                                       ; 33      ;
; I2S_xmit:LR|TLV_state.TLV_IDLE~0                                                                 ; 33      ;
; C122_sync_phase_word[31]~108                                                                     ; 32      ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][21]                                              ; 32      ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][21]                                              ; 32      ;
+--------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                ; Location                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------+------------------------------------------------------------------------------------------------------------------------+
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8    ; None               ; M9K_X33_Y5_N0, M9K_X33_Y7_N0, M9K_X33_Y4_N0, M9K_X33_Y6_N0, M9K_X22_Y5_N0, M9K_X22_Y6_N0, M9K_X22_Y4_N0, M9K_X22_Y7_N0 ;
; receiver:receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 254          ; 25           ; 254          ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 6350  ; 254                         ; 25                          ; 254                         ; 25                          ; 6350                ; 1    ; None               ; M9K_X22_Y12_N0                                                                                                         ;
; receiver:receiver_inst|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 254          ; 25           ; 254          ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 6350  ; 254                         ; 25                          ; 254                         ; 25                          ; 6350                ; 1    ; None               ; M9K_X22_Y8_N0                                                                                                          ;
; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; Single Clock ; 256          ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 6144  ; 256                         ; 24                          ; --                          ; --                          ; 6144                ; 1    ; fir_coeffs_rom.hex ; M9K_X22_Y9_N0                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------+------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Mercury|receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000001100) (14) (12) (0C)   ;(000000000000000000000001) (1) (1) (01)   ;(111111111111111111100110) (77777746) (16777190) (FFFFE6)   ;(111111111111111111111110) (77777776) (16777214) (FFFFFE)   ;(000000000000000000110010) (62) (50) (32)   ;(000000000000000000000110) (6) (6) (06)   ;
;8;(111111111111111110101011) (77777653) (16777131) (FFFFAB)    ;(111111111111111111110100) (77777764) (16777204) (FFFFF4)   ;(000000000000000010000111) (207) (135) (87)   ;(000000000000000000010111) (27) (23) (17)   ;(111111111111111100110111) (77777467) (16777015) (FFFF37)   ;(111111111111111111011000) (77777730) (16777176) (FFFFD8)   ;(000000000000000100100000) (440) (288) (120)   ;(000000000000000001000000) (100) (64) (40)   ;
;16;(111111111111111001110010) (77777162) (16776818) (FFFE72)    ;(111111111111111110011100) (77777634) (16777116) (FFFF9C)   ;(000000000000001000011001) (1031) (537) (219)   ;(000000000000000010010110) (226) (150) (96)   ;(111111111111110100111001) (77776471) (16776505) (FFFD39)   ;(111111111111111100100110) (77777446) (16776998) (FFFF26)   ;(000000000000001110011100) (1634) (924) (39C)   ;(000000000000000100110101) (465) (309) (135)   ;
;24;(111111111111101101100001) (77775541) (16776033) (FFFB61)    ;(111111111111111001010010) (77777122) (16776786) (FFFE52)   ;(000000000000010111010110) (2726) (1494) (5D6)   ;(000000000000001001001011) (1113) (587) (24B)   ;(111111111111100010110110) (77774266) (16775350) (FFF8B6)   ;(111111111111110011101100) (77776354) (16776428) (FFFCEC)   ;(000000000000100100000010) (4402) (2306) (902)   ;(000000000000010000010010) (2022) (1042) (412)   ;
;32;(111111111111010011111010) (77772372) (16774394) (FFF4FA)    ;(111111111111101010101111) (77775257) (16775855) (FFFAAF)   ;(000000000000110101011110) (6536) (3422) (D5E)   ;(000000000000011011011101) (3335) (1757) (6DD)   ;(111111111110111111101110) (77767756) (16773102) (FFEFEE)   ;(111111111111011100111100) (77773474) (16774972) (FFF73C)   ;(000000000001001100101100) (11454) (4908) (132C)   ;(000000000000101100010100) (5424) (2836) (B14)   ;
;40;(111111111110100101001100) (77764514) (16771404) (FFE94C)    ;(111111111111001000100000) (77771040) (16773664) (FFF220)   ;(000000000001101010110010) (15262) (6834) (1AB2)   ;(000000000001000100111011) (10473) (4411) (113B)   ;(111111111110000011010001) (77760321) (16769233) (FFE0D1)   ;(111111111110101011000110) (77765306) (16771782) (FFEAC6)   ;(000000000010010000110011) (22063) (9267) (2433)   ;(000000000001100111110101) (14765) (6645) (19F5)   ;
;48;(111111111101011000111011) (77753073) (16766523) (FFD63B)    ;(111111111110000001111010) (77760172) (16769146) (FFE07A)   ;(000000000010111111101100) (27754) (12268) (2FEC)   ;(000000000010011000001000) (23010) (9736) (2608)   ;(111111111100100101010010) (77744522) (16763218) (FFC952)   ;(111111111101001001100111) (77751147) (16765543) (FFD267)   ;(000000000011111000001111) (37017) (15887) (3E0F)   ;(000000000011011001011100) (33134) (13916) (365C)   ;
;56;(111111111011100111101101) (77734755) (16759277) (FFB9ED)    ;(111111111011111110001100) (77737614) (16760716) (FFBF8C)   ;(000000000100111010111110) (47276) (20158) (4EBE)   ;(000000000100110000000111) (46007) (19463) (4C07)   ;(111111111010011111110001) (77723761) (16754673) (FFA7F1)   ;(111111111010011011000010) (77723302) (16754370) (FFA6C2)   ;(000000000110001000000110) (61006) (25094) (6206)   ;(000000000110100001000111) (64107) (26695) (6847)   ;
;64;(111111111001001101100000) (77711540) (16749408) (FF9360)    ;(111111111000011010101111) (77703257) (16746159) (FF86AF)   ;(000000000111011111011001) (73731) (30681) (77D9)   ;(000000001000110010010001) (106221) (35985) (8C91)   ;(111111110111110001010110) (77676126) (16743510) (FF7C56)   ;(111111110101110111000010) (77656702) (16735682) (FF5DC2)   ;(000000001001000000001001) (110011) (36873) (9009)   ;(000000001011101010010101) (135225) (47765) (BA95)   ;
;72;(111111110110001100010100) (77661424) (16737044) (FF6314)    ;(111111110010101000101000) (77625050) (16722472) (FF2A28)   ;(000000001010101001000011) (125103) (43587) (AA43)   ;(000000001111010001010000) (172120) (62544) (F450)   ;(111111110100100000000010) (77644002) (16730114) (FF4802)   ;(111111101110100110110100) (77564664) (16705972) (FEE9B4)   ;(000000001100011000000111) (143007) (50695) (C607)   ;(000000010011110000100011) (236043) (80931) (13C23)   ;
;80;(111111110010101110111001) (77625671) (16722873) (FF2BB9)    ;(111111101001100111000110) (77514706) (16685510) (FE99C6)   ;(000000001110001010100010) (161242) (58018) (E2A2)   ;(000000011001010011111110) (312376) (103678) (194FE)   ;(111111110000111100001000) (77607410) (16715528) (FF0F08)   ;(111111100011011100001111) (77433417) (16660239) (FE370F)   ;(000000001111111100100100) (177444) (65316) (FF24)   ;(000000100000001010100110) (401246) (131750) (202A6)   ;
;88;(111111101111001100000011) (77571403) (16708355) (FEF303)    ;(111111011011110100110110) (77336466) (16629046) (FDBD36)   ;(000000010001101001010001) (215121) (72273) (11A51)   ;(000000101000101000101100) (505054) (166444) (28A2C)   ;(111111101101100100011011) (77554433) (16701723) (FED91B)   ;(111111010010011000111011) (77223073) (16590395) (FD263B)   ;(000000010011001001110110) (231166) (78454) (13276)   ;(000000110011001011000100) (631304) (209604) (332C4)   ;
;96;(111111101100001101001111) (77541517) (16696143) (FEC34F)    ;(111111000110100101011001) (77064531) (16542041) (FC6959)   ;(000000010100010100101101) (242455) (83245) (1452D)   ;(000001000000011101001100) (1003514) (264012) (4074C)   ;(111111101011010010010111) (77532227) (16692375) (FEB497)   ;(111110110111100011100010) (76674342) (16480482) (FB78E2)   ;(000000010100111010110111) (247267) (85687) (14EB7)   ;(000001010001100101001000) (1214510) (334152) (51948)   ;
;104;(111111101011000111010010) (77530722) (16691666) (FEB1D2)    ;(111110100011110111111000) (76436770) (16399864) (FA3DF8)   ;(000000010100100010000100) (244204) (84100) (14884)   ;(000001101000011100110010) (1503462) (427826) (68732)   ;(111111101100010000101011) (77542053) (16696363) (FEC42B)   ;(111110001000111100000111) (76107407) (16289543) (F88F07)   ;(000000010010010100110110) (222466) (75062) (12536)   ;(000010001000101101001101) (2105515) (559949) (88B4D)   ;
;112;(111111110000000000001100) (77600014) (16711692) (FF000C)    ;(111101100001011111010110) (75413726) (16127958) (F617D6)   ;(000000001100001111111011) (141773) (50171) (C3FB)   ;(000010111010001111101001) (2721751) (762857) (BA3E9)   ;(111111111001110110010001) (77716621) (16752017) (FF9D91)   ;(111100100001001001000010) (74411102) (15864386) (F21242)   ;(111111111011110110000001) (77736601) (16760193) (FFBD81)   ;(000100010001100110111111) (4214677) (1120703) (1119BF)   ;
;120;(000000010110110110101101) (266655) (93613) (16DAD)    ;(111010100011010011110001) (72432361) (15348977) (EA34F1)   ;(111111000011001010000111) (77031207) (16528007) (FC3287)   ;(000111010110000011001001) (7260311) (1925321) (1D60C9)   ;(000010011001010000011110) (2312036) (627742) (9941E)   ;(110101001110010110110111) (65162667) (13952439) (D4E5B7)   ;(111000111000101001000100) (70705104) (14912068) (E38A44)   ;(010001000111001011001010) (21071312) (4485834) (4472CA)   ;
;128;(011111111111111111111111) (37777777) (8388607) (7FFFFF)    ;(010001000111001011001010) (21071312) (4485834) (4472CA)   ;(111000111000101001000100) (70705104) (14912068) (E38A44)   ;(110101001110010110110111) (65162667) (13952439) (D4E5B7)   ;(000010011001010000011110) (2312036) (627742) (9941E)   ;(000111010110000011001001) (7260311) (1925321) (1D60C9)   ;(111111000011001010000111) (77031207) (16528007) (FC3287)   ;(111010100011010011110001) (72432361) (15348977) (EA34F1)   ;
;136;(000000010110110110101101) (266655) (93613) (16DAD)    ;(000100010001100110111111) (4214677) (1120703) (1119BF)   ;(111111111011110110000001) (77736601) (16760193) (FFBD81)   ;(111100100001001001000010) (74411102) (15864386) (F21242)   ;(111111111001110110010001) (77716621) (16752017) (FF9D91)   ;(000010111010001111101001) (2721751) (762857) (BA3E9)   ;(000000001100001111111011) (141773) (50171) (C3FB)   ;(111101100001011111010110) (75413726) (16127958) (F617D6)   ;
;144;(111111110000000000001100) (77600014) (16711692) (FF000C)    ;(000010001000101101001101) (2105515) (559949) (88B4D)   ;(000000010010010100110110) (222466) (75062) (12536)   ;(111110001000111100000111) (76107407) (16289543) (F88F07)   ;(111111101100010000101011) (77542053) (16696363) (FEC42B)   ;(000001101000011100110010) (1503462) (427826) (68732)   ;(000000010100100010000100) (244204) (84100) (14884)   ;(111110100011110111111000) (76436770) (16399864) (FA3DF8)   ;
;152;(111111101011000111010010) (77530722) (16691666) (FEB1D2)    ;(000001010001100101001000) (1214510) (334152) (51948)   ;(000000010100111010110111) (247267) (85687) (14EB7)   ;(111110110111100011100010) (76674342) (16480482) (FB78E2)   ;(111111101011010010010111) (77532227) (16692375) (FEB497)   ;(000001000000011101001100) (1003514) (264012) (4074C)   ;(000000010100010100101101) (242455) (83245) (1452D)   ;(111111000110100101011001) (77064531) (16542041) (FC6959)   ;
;160;(111111101100001101001111) (77541517) (16696143) (FEC34F)    ;(000000110011001011000100) (631304) (209604) (332C4)   ;(000000010011001001110110) (231166) (78454) (13276)   ;(111111010010011000111011) (77223073) (16590395) (FD263B)   ;(111111101101100100011011) (77554433) (16701723) (FED91B)   ;(000000101000101000101100) (505054) (166444) (28A2C)   ;(000000010001101001010001) (215121) (72273) (11A51)   ;(111111011011110100110110) (77336466) (16629046) (FDBD36)   ;
;168;(111111101111001100000011) (77571403) (16708355) (FEF303)    ;(000000100000001010100110) (401246) (131750) (202A6)   ;(000000001111111100100100) (177444) (65316) (FF24)   ;(111111100011011100001111) (77433417) (16660239) (FE370F)   ;(111111110000111100001000) (77607410) (16715528) (FF0F08)   ;(000000011001010011111110) (312376) (103678) (194FE)   ;(000000001110001010100010) (161242) (58018) (E2A2)   ;(111111101001100111000110) (77514706) (16685510) (FE99C6)   ;
;176;(111111110010101110111001) (77625671) (16722873) (FF2BB9)    ;(000000010011110000100011) (236043) (80931) (13C23)   ;(000000001100011000000111) (143007) (50695) (C607)   ;(111111101110100110110100) (77564664) (16705972) (FEE9B4)   ;(111111110100100000000010) (77644002) (16730114) (FF4802)   ;(000000001111010001010000) (172120) (62544) (F450)   ;(000000001010101001000011) (125103) (43587) (AA43)   ;(111111110010101000101000) (77625050) (16722472) (FF2A28)   ;
;184;(111111110110001100010100) (77661424) (16737044) (FF6314)    ;(000000001011101010010101) (135225) (47765) (BA95)   ;(000000001001000000001001) (110011) (36873) (9009)   ;(111111110101110111000010) (77656702) (16735682) (FF5DC2)   ;(111111110111110001010110) (77676126) (16743510) (FF7C56)   ;(000000001000110010010001) (106221) (35985) (8C91)   ;(000000000111011111011001) (73731) (30681) (77D9)   ;(111111111000011010101111) (77703257) (16746159) (FF86AF)   ;
;192;(111111111001001101100000) (77711540) (16749408) (FF9360)    ;(000000000110100001000111) (64107) (26695) (6847)   ;(000000000110001000000110) (61006) (25094) (6206)   ;(111111111010011011000010) (77723302) (16754370) (FFA6C2)   ;(111111111010011111110001) (77723761) (16754673) (FFA7F1)   ;(000000000100110000000111) (46007) (19463) (4C07)   ;(000000000100111010111110) (47276) (20158) (4EBE)   ;(111111111011111110001100) (77737614) (16760716) (FFBF8C)   ;
;200;(111111111011100111101101) (77734755) (16759277) (FFB9ED)    ;(000000000011011001011100) (33134) (13916) (365C)   ;(000000000011111000001111) (37017) (15887) (3E0F)   ;(111111111101001001100111) (77751147) (16765543) (FFD267)   ;(111111111100100101010010) (77744522) (16763218) (FFC952)   ;(000000000010011000001000) (23010) (9736) (2608)   ;(000000000010111111101100) (27754) (12268) (2FEC)   ;(111111111110000001111010) (77760172) (16769146) (FFE07A)   ;
;208;(111111111101011000111011) (77753073) (16766523) (FFD63B)    ;(000000000001100111110101) (14765) (6645) (19F5)   ;(000000000010010000110011) (22063) (9267) (2433)   ;(111111111110101011000110) (77765306) (16771782) (FFEAC6)   ;(111111111110000011010001) (77760321) (16769233) (FFE0D1)   ;(000000000001000100111011) (10473) (4411) (113B)   ;(000000000001101010110010) (15262) (6834) (1AB2)   ;(111111111111001000100000) (77771040) (16773664) (FFF220)   ;
;216;(111111111110100101001100) (77764514) (16771404) (FFE94C)    ;(000000000000101100010100) (5424) (2836) (B14)   ;(000000000001001100101100) (11454) (4908) (132C)   ;(111111111111011100111100) (77773474) (16774972) (FFF73C)   ;(111111111110111111101110) (77767756) (16773102) (FFEFEE)   ;(000000000000011011011101) (3335) (1757) (6DD)   ;(000000000000110101011110) (6536) (3422) (D5E)   ;(111111111111101010101111) (77775257) (16775855) (FFFAAF)   ;
;224;(111111111111010011111010) (77772372) (16774394) (FFF4FA)    ;(000000000000010000010010) (2022) (1042) (412)   ;(000000000000100100000010) (4402) (2306) (902)   ;(111111111111110011101100) (77776354) (16776428) (FFFCEC)   ;(111111111111100010110110) (77774266) (16775350) (FFF8B6)   ;(000000000000001001001011) (1113) (587) (24B)   ;(000000000000010111010110) (2726) (1494) (5D6)   ;(111111111111111001010010) (77777122) (16776786) (FFFE52)   ;
;232;(111111111111101101100001) (77775541) (16776033) (FFFB61)    ;(000000000000000100110101) (465) (309) (135)   ;(000000000000001110011100) (1634) (924) (39C)   ;(111111111111111100100110) (77777446) (16776998) (FFFF26)   ;(111111111111110100111001) (77776471) (16776505) (FFFD39)   ;(000000000000000010010110) (226) (150) (96)   ;(000000000000001000011001) (1031) (537) (219)   ;(111111111111111110011100) (77777634) (16777116) (FFFF9C)   ;
;240;(111111111111111001110010) (77777162) (16776818) (FFFE72)    ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000100100000) (440) (288) (120)   ;(111111111111111111011000) (77777730) (16777176) (FFFFD8)   ;(111111111111111100110111) (77777467) (16777015) (FFFF37)   ;(000000000000000000010111) (27) (23) (17)   ;(000000000000000010000111) (207) (135) (87)   ;(111111111111111111110100) (77777764) (16777204) (FFFFF4)   ;
;248;(111111111111111110101011) (77777653) (16777131) (FFFFAB)    ;(000000000000000000000110) (6) (6) (06)   ;(000000000000000000110010) (62) (50) (32)   ;(111111111111111111111110) (77777776) (16777214) (FFFFFE)   ;(111111111111111111100110) (77777746) (16777190) (FFFFE6)   ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000000001100) (14) (12) (0C)   ;(000000000000000000000000) (0) (0) (00)   ;




+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 2           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 10          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 12          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 22          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 2           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 6           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 4           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                       ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_mult5 ;                            ; DSPMULT_X13_Y9_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y7_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y8_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8     ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_mult7 ;                            ; DSPMULT_X13_Y6_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_mult5 ;                            ; DSPMULT_X13_Y10_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y12_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8     ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_mult7 ;                            ; DSPMULT_X13_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_gft:auto_generated|mac_out8                                                                                                            ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_gft:auto_generated|mac_mult7                                                                                                        ;                            ; DSPMULT_X42_Y8_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_gft:auto_generated|mac_out6                                                                                                            ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_gft:auto_generated|mac_mult5                                                                                                        ;                            ; DSPMULT_X42_Y7_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_gft:auto_generated|mac_out4                                                                                                            ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_gft:auto_generated|mac_mult3                                                                                                        ;                            ; DSPMULT_X42_Y9_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_gft:auto_generated|w507w[0]                                                                                                            ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_gft:auto_generated|mac_mult1                                                                                                        ;                            ; DSPMULT_X42_Y10_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+----------------------------+--------------------------+
; Interconnect Resource Type ; Usage                    ;
+----------------------------+--------------------------+
; Block interconnects        ; 14,822 / 71,559 ( 21 % ) ;
; C16 interconnects          ; 49 / 2,597 ( 2 % )       ;
; C4 interconnects           ; 4,085 / 46,848 ( 9 % )   ;
; Direct links               ; 5,073 / 71,559 ( 7 % )   ;
; Global clocks              ; 9 / 20 ( 45 % )          ;
; Local interconnects        ; 2,447 / 24,624 ( 10 % )  ;
; R24 interconnects          ; 62 / 2,496 ( 2 % )       ;
; R4 interconnects           ; 6,774 / 62,424 ( 11 % )  ;
+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.81) ; Number of LABs  (Total = 700) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 5                             ;
; 3                                           ; 2                             ;
; 4                                           ; 4                             ;
; 5                                           ; 3                             ;
; 6                                           ; 3                             ;
; 7                                           ; 5                             ;
; 8                                           ; 10                            ;
; 9                                           ; 21                            ;
; 10                                          ; 16                            ;
; 11                                          ; 77                            ;
; 12                                          ; 75                            ;
; 13                                          ; 14                            ;
; 14                                          ; 38                            ;
; 15                                          ; 48                            ;
; 16                                          ; 372                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.56) ; Number of LABs  (Total = 700) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 18                            ;
; 1 Clock                            ; 576                           ;
; 1 Clock enable                     ; 330                           ;
; 1 Sync. clear                      ; 47                            ;
; 1 Sync. load                       ; 101                           ;
; 2 Clock enables                    ; 14                            ;
; 2 Clocks                           ; 3                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 23.90) ; Number of LABs  (Total = 700) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 8                             ;
; 3                                            ; 9                             ;
; 4                                            ; 5                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 12                            ;
; 9                                            ; 11                            ;
; 10                                           ; 33                            ;
; 11                                           ; 4                             ;
; 12                                           ; 36                            ;
; 13                                           ; 1                             ;
; 14                                           ; 9                             ;
; 15                                           ; 6                             ;
; 16                                           ; 21                            ;
; 17                                           ; 5                             ;
; 18                                           ; 17                            ;
; 19                                           ; 7                             ;
; 20                                           ; 49                            ;
; 21                                           ; 7                             ;
; 22                                           ; 14                            ;
; 23                                           ; 6                             ;
; 24                                           ; 47                            ;
; 25                                           ; 5                             ;
; 26                                           ; 12                            ;
; 27                                           ; 7                             ;
; 28                                           ; 37                            ;
; 29                                           ; 7                             ;
; 30                                           ; 41                            ;
; 31                                           ; 10                            ;
; 32                                           ; 264                           ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 12.01) ; Number of LABs  (Total = 700) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 6                             ;
; 1                                                ; 29                            ;
; 2                                                ; 13                            ;
; 3                                                ; 8                             ;
; 4                                                ; 11                            ;
; 5                                                ; 10                            ;
; 6                                                ; 8                             ;
; 7                                                ; 7                             ;
; 8                                                ; 21                            ;
; 9                                                ; 29                            ;
; 10                                               ; 85                            ;
; 11                                               ; 27                            ;
; 12                                               ; 91                            ;
; 13                                               ; 15                            ;
; 14                                               ; 60                            ;
; 15                                               ; 63                            ;
; 16                                               ; 208                           ;
; 17                                               ; 4                             ;
; 18                                               ; 1                             ;
; 19                                               ; 4                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.16) ; Number of LABs  (Total = 700) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 5                             ;
; 3                                            ; 14                            ;
; 4                                            ; 10                            ;
; 5                                            ; 8                             ;
; 6                                            ; 10                            ;
; 7                                            ; 10                            ;
; 8                                            ; 6                             ;
; 9                                            ; 13                            ;
; 10                                           ; 9                             ;
; 11                                           ; 14                            ;
; 12                                           ; 13                            ;
; 13                                           ; 15                            ;
; 14                                           ; 29                            ;
; 15                                           ; 23                            ;
; 16                                           ; 47                            ;
; 17                                           ; 41                            ;
; 18                                           ; 122                           ;
; 19                                           ; 40                            ;
; 20                                           ; 14                            ;
; 21                                           ; 30                            ;
; 22                                           ; 1                             ;
; 23                                           ; 2                             ;
; 24                                           ; 4                             ;
; 25                                           ; 2                             ;
; 26                                           ; 2                             ;
; 27                                           ; 17                            ;
; 28                                           ; 32                            ;
; 29                                           ; 10                            ;
; 30                                           ; 9                             ;
; 31                                           ; 12                            ;
; 32                                           ; 34                            ;
; 33                                           ; 40                            ;
; 34                                           ; 8                             ;
; 35                                           ; 51                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 62        ; 0            ; 62        ; 0            ; 0            ; 62        ; 62        ; 0            ; 62        ; 62        ; 1            ; 38           ; 0            ; 0            ; 23           ; 1            ; 38           ; 23           ; 0            ; 0            ; 0            ; 38           ; 39           ; 0            ; 0            ; 0            ; 0            ; 62        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 62           ; 0         ; 62           ; 62           ; 0         ; 0         ; 62           ; 0         ; 0         ; 61           ; 24           ; 62           ; 62           ; 39           ; 61           ; 24           ; 39           ; 62           ; 62           ; 62           ; 24           ; 23           ; 62           ; 62           ; 62           ; 62           ; 0         ; 62           ; 62           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ATTRLY             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A6                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A12                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C23                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDOUT              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CDIN               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TLV320_BCLK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TLV320_LRCIN       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TLV320_LRCOUT      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TLV320_MCLK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMODE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOSI               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nCS                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_data           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_clock          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Tx_load_strobe     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_load_strobe     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_PLL           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LVDS_TXE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LVDS_RXE_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DITHER             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHDN               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAND               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INIT_DONE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST0              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST1              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST2              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST3              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED0         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED1         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED2         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED3         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED4         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED5         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED6         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED7         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ext_10MHZ          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OVERFLOW           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C122_clk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUX_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OSC_10MHZ          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C21                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CC                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C24                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[13]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[14]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[15]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; On                       ;
; nCEO                                         ; Unreserved               ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; As input tri-stated      ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; C122_clk        ; C122_clk             ; 2.53034           ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Sep 14 19:11:43 2011
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Mercury -c Mercury
Info: Selected device EP3C25Q240C8 for design "Mercury"
Info: Core supply voltage is 1.2V
Info: high junction temperature operating condition is not set. Assuming a default value of '85'.
Info: low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Implemented PLL "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 1, clock division of 125, and phase shift of 0 degrees (0 ps) for C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0] port
Info: Implemented PLL "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 1, clock division of 1536, and phase shift of 0 degrees (0 ps) for C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0] port
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C16Q240C8 is compatible
    Info: Device EP3C40Q240C8 is compatible
Info: Fitter converted 10 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14
    Info: Pin ~ALTERA_DCLK~ is reserved at location 23
    Info: Pin ~ALTERA_DATA0~ is reserved at location 24
    Info: Pin ~ALTERA_DATA2~ is reserved at location 218
    Info: Pin ~ALTERA_DATA3~ is reserved at location 219
    Info: Pin ~ALTERA_DATA4~ is reserved at location 221
    Info: Pin ~ALTERA_DATA5~ is reserved at location 226
    Info: Pin ~ALTERA_DATA6~ is reserved at location 231
    Info: Pin ~ALTERA_DATA7~ is reserved at location 232
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Ignored Global Signal option from source node C122_clk to destination node C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1~PHASEDONE -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1~SCANDATAOUT -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1~SCANDONE -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~0 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~1 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~2 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~3 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~4 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~5 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~6 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~7 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~8 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~9 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~10 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~11 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~0 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~1 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~2 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~3 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~4 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~5 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~6 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~7 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~8 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~9 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~10 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~11 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~0 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~1 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~2 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~3 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~4 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~5 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~0 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~1 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~2 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~3 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~4 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~5 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~6 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~7 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~8 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~9 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~10 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out6~11 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~0 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~1 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~2 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~3 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~4 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~5 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~6 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~7 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~8 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~9 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~10 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4~11 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~0 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~1 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~2 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~3 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~4 -- source does not feed directly to destination
Warning: Ignored Global Signal option from source node C122_clk to destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out8~5 -- source does not feed directly to destination
Info: Timing-driven compilation is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Automatically promoted node C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info: Promoted node C122_clk~input (placed in PIN 209 (CLK8, DIFFCLK_5n))
    Info: Promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info: Automatically promoted node C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info: Automatically promoted node spc[1] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Add4~0
Info: Automatically promoted node clk_lrclk_gen:lrgen|BCLK 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node clk_lrclk_gen:lrgen|BCLK~0
Info: Automatically promoted node reference 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node clk_lrclk_gen:clrgen|BCLK 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node TLV320_BCLK~output
        Info: Destination node clk_lrclk_gen:clrgen|BCLK~0
Info: Automatically promoted node receiver:receiver_inst|fir:fir_inst_I|clear_mac 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[23]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[22]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[21]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[20]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[19]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[18]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[17]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[16]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[15]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[14]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node receiver:receiver_inst|fir:fir_inst_Q|clear_mac 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[23]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[22]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[21]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[20]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[19]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[18]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[17]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[16]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[15]
        Info: Destination node receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[14]
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: Packed 64 registers into blocks of type Embedded multiplier block
    Extra Info: Created 64 register duplicates
Info: Starting Vectorless Power Activity Estimation
Info: Completed Vectorless Power Activity Estimation
Warning: PLL "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info: Input port INCLK[0] of node "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1" is driven by C122_clk~inputclkctrl which is OUTCLK output port of Clock control block type node C122_clk~inputclkctrl
Warning: PLL "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1" output port clk[0] feeds output pin "TEST0~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:08
Info: Fitter preparation operations ending: elapsed time is 00:00:29
Info: Fitter placement preparation operations beginning
Info: Starting Vectorless Power Activity Estimation
Info: Completed Vectorless Power Activity Estimation
Info: Fitter placement preparation operations ending: elapsed time is 00:00:07
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:02:10
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm logic replication
Info: Starting Vectorless Power Activity Estimation
Info: Completed Vectorless Power Activity Estimation
Info: Physical synthesis algorithm logic replication complete: estimated slack improvement of 1 ps
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:52
Info: Estimated most critical path is register to register delay of 6.779 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y30_N0; Fanout = 3; REG Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]'
    Info: 2: + IC(0.966 ns) + CELL(0.565 ns) = 1.531 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0]~65'
    Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.604 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]~67'
    Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.677 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]~69'
    Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.750 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]~71'
    Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.823 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]~73'
    Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.896 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]~75'
    Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.969 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]~77'
    Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 2.042 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]~79'
    Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 2.115 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]~81'
    Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 2.188 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]~83'
    Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 2.261 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]~85'
    Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 2.334 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]~87'
    Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 2.407 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]~89'
    Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 2.480 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]~91'
    Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 2.553 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]~93'
    Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 2.626 ns; Loc. = LAB_X9_Y26_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]~95'
    Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 2.699 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]~97'
    Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 2.772 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]~99'
    Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 2.845 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]~101'
    Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 2.918 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]~103'
    Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 2.991 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]~105'
    Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 3.064 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]~107'
    Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 3.137 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]~109'
    Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 3.210 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]~111'
    Info: 26: + IC(0.000 ns) + CELL(0.073 ns) = 3.283 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]~113'
    Info: 27: + IC(0.000 ns) + CELL(0.073 ns) = 3.356 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]~115'
    Info: 28: + IC(0.000 ns) + CELL(0.073 ns) = 3.429 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]~117'
    Info: 29: + IC(0.000 ns) + CELL(0.073 ns) = 3.502 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]~119'
    Info: 30: + IC(0.000 ns) + CELL(0.073 ns) = 3.575 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]~121'
    Info: 31: + IC(0.000 ns) + CELL(0.073 ns) = 3.648 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]~123'
    Info: 32: + IC(0.000 ns) + CELL(0.073 ns) = 3.721 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]~125'
    Info: 33: + IC(0.000 ns) + CELL(0.073 ns) = 3.794 ns; Loc. = LAB_X9_Y25_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]~127'
    Info: 34: + IC(0.000 ns) + CELL(0.073 ns) = 3.867 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]~129'
    Info: 35: + IC(0.000 ns) + CELL(0.073 ns) = 3.940 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]~131'
    Info: 36: + IC(0.000 ns) + CELL(0.073 ns) = 4.013 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]~133'
    Info: 37: + IC(0.000 ns) + CELL(0.073 ns) = 4.086 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]~135'
    Info: 38: + IC(0.000 ns) + CELL(0.073 ns) = 4.159 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]~137'
    Info: 39: + IC(0.000 ns) + CELL(0.073 ns) = 4.232 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]~139'
    Info: 40: + IC(0.000 ns) + CELL(0.073 ns) = 4.305 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]~141'
    Info: 41: + IC(0.000 ns) + CELL(0.073 ns) = 4.378 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]~143'
    Info: 42: + IC(0.000 ns) + CELL(0.073 ns) = 4.451 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]~145'
    Info: 43: + IC(0.000 ns) + CELL(0.073 ns) = 4.524 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]~147'
    Info: 44: + IC(0.000 ns) + CELL(0.073 ns) = 4.597 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]~149'
    Info: 45: + IC(0.000 ns) + CELL(0.073 ns) = 4.670 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[43]~151'
    Info: 46: + IC(0.000 ns) + CELL(0.073 ns) = 4.743 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]~153'
    Info: 47: + IC(0.000 ns) + CELL(0.073 ns) = 4.816 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[45]~155'
    Info: 48: + IC(0.000 ns) + CELL(0.073 ns) = 4.889 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[46]~157'
    Info: 49: + IC(0.000 ns) + CELL(0.073 ns) = 4.962 ns; Loc. = LAB_X9_Y24_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[47]~159'
    Info: 50: + IC(0.000 ns) + CELL(0.073 ns) = 5.035 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[48]~161'
    Info: 51: + IC(0.000 ns) + CELL(0.073 ns) = 5.108 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[49]~163'
    Info: 52: + IC(0.000 ns) + CELL(0.073 ns) = 5.181 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[50]~165'
    Info: 53: + IC(0.000 ns) + CELL(0.073 ns) = 5.254 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[51]~167'
    Info: 54: + IC(0.000 ns) + CELL(0.073 ns) = 5.327 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[52]~169'
    Info: 55: + IC(0.000 ns) + CELL(0.073 ns) = 5.400 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[53]~171'
    Info: 56: + IC(0.000 ns) + CELL(0.073 ns) = 5.473 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[54]~173'
    Info: 57: + IC(0.000 ns) + CELL(0.073 ns) = 5.546 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[55]~175'
    Info: 58: + IC(0.000 ns) + CELL(0.073 ns) = 5.619 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[56]~177'
    Info: 59: + IC(0.000 ns) + CELL(0.073 ns) = 5.692 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[57]~179'
    Info: 60: + IC(0.000 ns) + CELL(0.073 ns) = 5.765 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[58]~181'
    Info: 61: + IC(0.000 ns) + CELL(0.073 ns) = 5.838 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[59]~183'
    Info: 62: + IC(0.000 ns) + CELL(0.073 ns) = 5.911 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[60]~185'
    Info: 63: + IC(0.000 ns) + CELL(0.073 ns) = 5.984 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[61]~187'
    Info: 64: + IC(0.000 ns) + CELL(0.073 ns) = 6.057 ns; Loc. = LAB_X9_Y23_N0; Fanout = 1; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[62]~189'
    Info: 65: + IC(0.000 ns) + CELL(0.607 ns) = 6.664 ns; Loc. = LAB_X9_Y23_N0; Fanout = 1; COMB Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63]~190'
    Info: 66: + IC(0.000 ns) + CELL(0.115 ns) = 6.779 ns; Loc. = LAB_X9_Y23_N0; Fanout = 2; REG Node = 'receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63]'
    Info: Total cell delay = 5.813 ns ( 85.75 % )
    Info: Total interconnect delay = 0.966 ns ( 14.25 % )
Info: Fitter routing operations beginning
Info: Starting Vectorless Power Activity Estimation
Info: Completed Vectorless Power Activity Estimation
Info: Average interconnect usage is 7% of the available device resources
    Info: Peak interconnect usage is 14% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22
Info: Fitter routing operations ending: elapsed time is 00:00:24
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Following 1 pins must use external clamping diodes.
    Info: Pin ext_10MHZ uses I/O standard 3.0-V LVTTL at 82
Info: Quartus II Fitter was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Wed Sep 14 19:16:22 2011
    Info: Elapsed time: 00:04:39
    Info: Total CPU time (on all processors): 00:04:36


