

================================================================
== Vitis HLS Report for 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2'
================================================================
* Date:           Sun Feb 22 21:56:49 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.455 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1_VITIS_LOOP_69_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [gp.cpp:69]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [gp.cpp:68]   --->   Operation 8 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bound_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound"   --->   Operation 14 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 15 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.70ns)   --->   "%cmp4123 = icmp_sgt  i32 %cols_read, i32 0"   --->   Operation 16 'icmp' 'cmp4123' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln68 = store i31 0, i31 %r" [gp.cpp:68]   --->   Operation 18 'store' 'store_ln68' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln69 = store i31 0, i31 %c" [gp.cpp:69]   --->   Operation 19 'store' 'store_ln69' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [gp.cpp:68]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.50ns)   --->   "%icmp_ln68 = icmp_eq  i62 %indvar_flatten_load, i62 %bound_read" [gp.cpp:68]   --->   Operation 22 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 3.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (3.50ns)   --->   "%add_ln68_1 = add i62 %indvar_flatten_load, i62 1" [gp.cpp:68]   --->   Operation 23 'add' 'add_ln68_1' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc11.loopexit, void %for.end13.exitStub" [gp.cpp:68]   --->   Operation 24 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln68 = store i62 %add_ln68_1, i62 %indvar_flatten" [gp.cpp:68]   --->   Operation 25 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 8.45>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%c_1 = load i31 %c" [gp.cpp:69]   --->   Operation 26 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i31 %c_1" [gp.cpp:69]   --->   Operation 27 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.70ns)   --->   "%icmp_ln69 = icmp_slt  i32 %zext_ln69, i32 %cols_read" [gp.cpp:69]   --->   Operation 28 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [gp.cpp:68]   --->   Operation 29 'load' 'r_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.66ns)   --->   "%add_ln68 = add i31 %r_load, i31 1" [gp.cpp:68]   --->   Operation 30 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.94ns)   --->   "%select_ln68 = select i1 %icmp_ln69, i31 %c_1, i31 0" [gp.cpp:68]   --->   Operation 31 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.94ns)   --->   "%select_ln68_1 = select i1 %icmp_ln69, i31 %r_load, i31 %add_ln68" [gp.cpp:68]   --->   Operation 32 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln71_1)   --->   "%shl_ln71 = shl i31 %select_ln68_1, i31 6" [gp.cpp:71]   --->   Operation 33 'shl' 'shl_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln71_1)   --->   "%shl_ln71_1 = shl i31 %select_ln68_1, i31 4" [gp.cpp:71]   --->   Operation 34 'shl' 'shl_ln71_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln71_1 = add i31 %shl_ln71, i31 %shl_ln71_1" [gp.cpp:71]   --->   Operation 35 'add' 'add_ln71_1' <Predicate = (!icmp_ln68)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i31 %add_ln71_1" [gp.cpp:71]   --->   Operation 36 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %select_ln68" [gp.cpp:69]   --->   Operation 37 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %select_ln68, i32 2, i32 16" [gp.cpp:69]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.14ns)   --->   "%add_ln71 = add i15 %trunc_ln71, i15 %lshr_ln" [gp.cpp:71]   --->   Operation 39 'add' 'add_ln71' <Predicate = (!icmp_ln68)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.66ns)   --->   "%add_ln69 = add i31 %select_ln68, i31 1" [gp.cpp:69]   --->   Operation 40 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln68 = store i31 %select_ln68_1, i31 %r" [gp.cpp:68]   --->   Operation 41 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.61>
ST_3 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln69 = store i31 %add_ln69, i31 %c" [gp.cpp:69]   --->   Operation 42 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 1.61>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc" [gp.cpp:69]   --->   Operation 43 'br' 'br_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i15 %add_ln71" [gp.cpp:71]   --->   Operation 44 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 45 'getelementptr' 'M_e_0_addr' <Predicate = (trunc_ln69 == 0)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 46 'getelementptr' 'M_e_1_addr' <Predicate = (trunc_ln69 == 1)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 47 'getelementptr' 'M_e_2_addr' <Predicate = (trunc_ln69 == 2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 48 'getelementptr' 'M_e_3_addr' <Predicate = (trunc_ln69 == 3)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:71]   --->   Operation 49 'load' 'M_e_0_load' <Predicate = (trunc_ln69 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 50 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:71]   --->   Operation 50 'load' 'M_e_1_load' <Predicate = (trunc_ln69 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 51 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:71]   --->   Operation 51 'load' 'M_e_2_load' <Predicate = (trunc_ln69 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 52 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:71]   --->   Operation 52 'load' 'M_e_3_load' <Predicate = (trunc_ln69 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i31 %add_ln69" [gp.cpp:69]   --->   Operation 53 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.70ns)   --->   "%icmp_ln69_1 = icmp_slt  i32 %zext_ln69_1, i32 %cols_read" [gp.cpp:69]   --->   Operation 54 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69_1, void %last.iter.for.inc.split, void %new.latch.for.inc.split" [gp.cpp:69]   --->   Operation 55 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %cmp4123, void %for.inc11, void %for.inc11.loopexit.split" [gp.cpp:69]   --->   Operation 56 'br' 'br_ln69' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln69 = br void %new.latch.for.inc.split" [gp.cpp:69]   --->   Operation 57 'br' 'br_ln69' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 1.61>

State 5 <SV = 4> <Delay = 3.82>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_1_VITIS_LOOP_69_2_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [gp.cpp:69]   --->   Operation 59 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:71]   --->   Operation 60 'load' 'M_e_0_load' <Predicate = (trunc_ln69 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 61 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:71]   --->   Operation 61 'load' 'M_e_1_load' <Predicate = (trunc_ln69 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 62 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:71]   --->   Operation 62 'load' 'M_e_2_load' <Predicate = (trunc_ln69 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 63 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:71]   --->   Operation 63 'load' 'M_e_3_load' <Predicate = (trunc_ln69 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 64 [1/1] (1.67ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln69" [gp.cpp:71]   --->   Operation 64 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_dram, i32 %tmp" [gp.cpp:71]   --->   Operation 65 'write' 'write_ln71' <Predicate = (!icmp_ln69_1 & cmp4123)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc11" [gp.cpp:68]   --->   Operation 66 'br' 'br_ln68' <Predicate = (!icmp_ln69_1 & cmp4123)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 2.702ns
The critical path consists of the following:
	wire read operation ('cols_read') on port 'cols' [16]  (0.000 ns)
	'icmp' operation 1 bit ('cmp4123') [17]  (2.702 ns)

 <State 2>: 5.118ns
The critical path consists of the following:
	'load' operation 62 bit ('indvar_flatten_load', gp.cpp:68) on local variable 'indvar_flatten' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln68', gp.cpp:68) [27]  (3.508 ns)
	'store' operation 0 bit ('store_ln68', gp.cpp:68) of variable 'add_ln68_1', gp.cpp:68 on local variable 'indvar_flatten' [66]  (1.610 ns)

 <State 3>: 8.455ns
The critical path consists of the following:
	'load' operation 31 bit ('c', gp.cpp:69) on local variable 'c', gp.cpp:69 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln69', gp.cpp:69) [26]  (2.702 ns)
	'select' operation 31 bit ('select_ln68_1', gp.cpp:68) [35]  (0.944 ns)
	'shl' operation 31 bit ('shl_ln71', gp.cpp:71) [36]  (0.000 ns)
	'add' operation 31 bit ('add_ln71_1', gp.cpp:71) [38]  (2.667 ns)
	'add' operation 15 bit ('add_ln71', gp.cpp:71) [43]  (2.142 ns)

 <State 4>: 2.702ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln69_1', gp.cpp:69) [56]  (2.702 ns)

 <State 5>: 3.827ns
The critical path consists of the following:
	'load' operation 32 bit ('M_e_0_load', gp.cpp:71) on array 'M_e_0' [49]  (2.152 ns)
	'sparsemux' operation 32 bit ('tmp', gp.cpp:71) [53]  (1.675 ns)
	wire write operation ('write_ln71', gp.cpp:71) on port 'A_dram' (gp.cpp:71) [61]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
