// Seed: 164631439
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1
    , id_12,
    input wand id_2,
    output tri1 id_3,
    input tri1 id_4,
    output logic id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri id_8,
    output wand id_9,
    output supply1 id_10
);
  always @(posedge id_1) id_5 <= -1 - -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
