<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1032" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1032{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1032{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1032{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1032{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1032{left:124px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t6_1032{left:124px;bottom:1017px;letter-spacing:-0.19px;}
#t7_1032{left:124px;bottom:989px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t8_1032{left:96px;bottom:959px;letter-spacing:0.13px;}
#t9_1032{left:124px;bottom:959px;letter-spacing:0.13px;word-spacing:-0.07px;}
#ta_1032{left:124px;bottom:937px;letter-spacing:0.13px;word-spacing:0.01px;}
#tb_1032{left:124px;bottom:910px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tc_1032{left:124px;bottom:889px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_1032{left:96px;bottom:858px;letter-spacing:0.13px;}
#te_1032{left:124px;bottom:858px;letter-spacing:0.13px;}
#tf_1032{left:124px;bottom:830px;}
#tg_1032{left:151px;bottom:830px;letter-spacing:0.11px;word-spacing:-0.43px;}
#th_1032{left:124px;bottom:803px;}
#ti_1032{left:151px;bottom:803px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_1032{left:124px;bottom:775px;}
#tk_1032{left:151px;bottom:775px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tl_1032{left:151px;bottom:754px;letter-spacing:0.14px;word-spacing:-0.62px;}
#tm_1032{left:96px;bottom:724px;letter-spacing:0.13px;}
#tn_1032{left:124px;bottom:724px;letter-spacing:0.12px;word-spacing:-0.38px;}
#to_1032{left:124px;bottom:702px;letter-spacing:0.1px;word-spacing:0.03px;}
#tp_1032{left:96px;bottom:667px;letter-spacing:0.1px;word-spacing:-0.36px;}
#tq_1032{left:96px;bottom:646px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_1032{left:96px;bottom:606px;letter-spacing:0.12px;}
#ts_1032{left:178px;bottom:606px;letter-spacing:0.15px;word-spacing:0.03px;}
#tt_1032{left:96px;bottom:578px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_1032{left:96px;bottom:557px;letter-spacing:0.1px;word-spacing:-0.46px;}
#tv_1032{left:96px;bottom:536px;letter-spacing:0.13px;}
#tw_1032{left:96px;bottom:505px;letter-spacing:0.13px;}
#tx_1032{left:124px;bottom:505px;letter-spacing:0.13px;}
#ty_1032{left:124px;bottom:484px;letter-spacing:0.04px;word-spacing:0.09px;}
#tz_1032{left:96px;bottom:453px;letter-spacing:0.13px;}
#t10_1032{left:124px;bottom:453px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t11_1032{left:124px;bottom:432px;letter-spacing:0.11px;word-spacing:0.01px;}
#t12_1032{left:96px;bottom:401px;letter-spacing:0.13px;}
#t13_1032{left:124px;bottom:401px;letter-spacing:0.13px;word-spacing:-0.13px;}
#t14_1032{left:124px;bottom:380px;letter-spacing:0.08px;word-spacing:0.06px;}
#t15_1032{left:124px;bottom:358px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t16_1032{left:124px;bottom:337px;letter-spacing:0.11px;word-spacing:0.02px;}
#t17_1032{left:96px;bottom:306px;letter-spacing:0.13px;}
#t18_1032{left:124px;bottom:306px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t19_1032{left:96px;bottom:276px;letter-spacing:0.13px;}
#t1a_1032{left:124px;bottom:276px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1b_1032{left:124px;bottom:254px;letter-spacing:0.08px;word-spacing:0.05px;}
#t1c_1032{left:96px;bottom:224px;letter-spacing:0.13px;}
#t1d_1032{left:124px;bottom:224px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1e_1032{left:124px;bottom:202px;letter-spacing:0.12px;}
#t1f_1032{left:124px;bottom:181px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1g_1032{left:124px;bottom:160px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1h_1032{left:124px;bottom:132px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1i_1032{left:124px;bottom:111px;letter-spacing:0.12px;word-spacing:-0.51px;}
#t1j_1032{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1032{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1032{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1032{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1032{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1032{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.v0_1032{transform:scaleX(0.949);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1032" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1032Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1032" style="-webkit-user-select: none;"><object width="935" height="1210" data="1032/1032.svg" type="image/svg+xml" id="pdf1032" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1032" class="t s1_1032">577 </span><span id="t2_1032" class="t s2_1032">Secure Virtual Machine </span>
<span id="t3_1032" class="t s1_1032">AMD64 Technology </span><span id="t4_1032" class="t s1_1032">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1032" class="t s3_1032">If the entry is valid, but the Guest Physical APIC ID is greater than 255, cause a #VMEXIT </span>
<span id="t6_1032" class="t s3_1032">(xAVIC). </span>
<span id="t7_1032" class="t s3_1032">If the entry is valid, but contains an invalid backing page pointer, cause a #VMEXIT. </span>
<span id="t8_1032" class="t s3_1032">4. </span><span id="t9_1032" class="t s3_1032">Lookup the vAPIC backing page address in the Physical APIC table using the guest physical </span>
<span id="ta_1032" class="t s3_1032">APIC ID as an index into the table. </span>
<span id="tb_1032" class="t s3_1032">For directed interrupts, if the selected table entry is not valid, cause a #VMEXIT. For broadcast </span>
<span id="tc_1032" class="t s3_1032">IPIs, invalid entries are ignored. </span>
<span id="td_1032" class="t s3_1032">5. </span><span id="te_1032" class="t s3_1032">For every valid destination: </span>
<span id="tf_1032" class="t s3_1032">- </span><span id="tg_1032" class="t s3_1032">Atomically set the appropriate IRR bit in each of the destinations’ vAPIC backing page. </span>
<span id="th_1032" class="t s3_1032">- </span><span id="ti_1032" class="t s3_1032">Check the IsRunning status of each destination. </span>
<span id="tj_1032" class="t s3_1032">- </span><span id="tk_1032" class="t s3_1032">If the destination IsRunning bit is set, send a doorbell message using the host physical core </span>
<span id="tl_1032" class="t s3_1032">number from the Physical APIC ID table. </span>
<span id="tm_1032" class="t s3_1032">6. </span><span id="tn_1032" class="t s3_1032">If any destinations are identified as not currently scheduled on a physical core (i.e., the IsRunning </span>
<span id="to_1032" class="t s3_1032">bit for that virtual processor is not set), cause a #VMEXIT. </span>
<span id="tp_1032" class="t s3_1032">Refer to Section 15.29.9.1, “AVIC IPI Delivery Not Completed,” on page 580 for new exit codes </span>
<span id="tq_1032" class="t s3_1032">associated with the #VMEXIT exceptions listed above. </span>
<span id="tr_1032" class="t v0_1032 s4_1032">15.29.6.2 </span><span id="ts_1032" class="t v0_1032 s4_1032">Device Interrupts </span>
<span id="tt_1032" class="t s3_1032">The delivery of a I/O device interrupt to a virtual processor is handled by an IOMMU with virtual </span>
<span id="tu_1032" class="t s3_1032">interrupt capability. To deliver a virtual interrupt, I/O virtualization hardware executes the following </span>
<span id="tv_1032" class="t s3_1032">steps: </span>
<span id="tw_1032" class="t s3_1032">1. </span><span id="tx_1032" class="t s3_1032">An interrupt message arrives from the I/O device identifying the source device and interrupt </span>
<span id="ty_1032" class="t s3_1032">vector number. </span>
<span id="tz_1032" class="t s3_1032">2. </span><span id="t10_1032" class="t s3_1032">I/O virtualization hardware uses the device ID to determine the guest physical APIC ID of the </span>
<span id="t11_1032" class="t s3_1032">core that is the target of the device interrupt. </span>
<span id="t12_1032" class="t s3_1032">3. </span><span id="t13_1032" class="t s3_1032">I/O virtualization hardware uses the guest physical APID ID to index into the Physical APIC ID </span>
<span id="t14_1032" class="t s3_1032">Table to find the SPA of the vAPIC backing page. If the I/O virtualization hardware accesses an </span>
<span id="t15_1032" class="t s3_1032">entry in the Physical APIC ID Table that is not valid (V bit is cleared), the I/O virtualization </span>
<span id="t16_1032" class="t s3_1032">hardware aborts the virtual interrupt delivery and logs an error. </span>
<span id="t17_1032" class="t s3_1032">4. </span><span id="t18_1032" class="t s3_1032">I/O virtualization hardware performs any required vector number translation. </span>
<span id="t19_1032" class="t s3_1032">5. </span><span id="t1a_1032" class="t s3_1032">I/O virtualization hardware atomically sets the bit in the IRR in the vAPIC backing page that </span>
<span id="t1b_1032" class="t s3_1032">corresponds to the vector. </span>
<span id="t1c_1032" class="t s3_1032">6. </span><span id="t1d_1032" class="t s3_1032">If the virtual processor that is the target of the interrupt is not currently running on its assigned </span>
<span id="t1e_1032" class="t s3_1032">physical core, the virtual interrupt will be presented when the virtual processor is made active </span>
<span id="t1f_1032" class="t s3_1032">again. I/O virtualization hardware may provide additional information to the VMM about the </span>
<span id="t1g_1032" class="t s3_1032">device interrupt to aid in virtual processor scheduling decisions. </span>
<span id="t1h_1032" class="t s3_1032">If the virtual processor that is the target of the interrupt is scheduled on a physical processor </span>
<span id="t1i_1032" class="t s3_1032">(indicated by the IsRunning bit of the Physical APIC ID table entry being set), I/O virtualization </span>
<span id="t1j_1032" class="t s5_1032">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
