{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535061888367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535061888368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 23 17:04:48 2018 " "Processing started: Thu Aug 23 17:04:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535061888368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061888368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061888368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535061889014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535061889014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_UP-comportamiento " "Found design unit 1: CONTADOR_UP-comportamiento" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899912 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_UP " "Found entity 1: CONTADOR_UP" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sost.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_sost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_SOST-comportamiento " "Found design unit 1: REG_SOST-comportamiento" {  } { { "REG_SOST.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REG_SOST.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899919 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_SOST " "Found entity 1: REG_SOST" {  } { { "REG_SOST.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REG_SOST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_1to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_1TO16-comportamiento " "Found design unit 1: DEMUX_1TO16-comportamiento" {  } { { "DEMUX_1TO16.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DEMUX_1TO16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899927 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1TO16 " "Found entity 1: DEMUX_1TO16" {  } { { "DEMUX_1TO16.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DEMUX_1TO16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_retroalimentado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_retroalimentado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMADOR_RETROALIMENTADO-comportamiento " "Found design unit 1: SUMADOR_RETROALIMENTADO-comportamiento" {  } { { "SUMADOR_RETROALIMENTADO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/SUMADOR_RETROALIMENTADO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899936 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMADOR_RETROALIMENTADO " "Found entity 1: SUMADOR_RETROALIMENTADO" {  } { { "SUMADOR_RETROALIMENTADO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/SUMADOR_RETROALIMENTADO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_decimal_binario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_decimal_binario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_DECIMAL_BINARIO-desarrollo " "Found design unit 1: DECODER_DECIMAL_BINARIO-desarrollo" {  } { { "DECODER_DECIMAL_BINARIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_DECIMAL_BINARIO.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899944 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_DECIMAL_BINARIO " "Found entity 1: DECODER_DECIMAL_BINARIO" {  } { { "DECODER_DECIMAL_BINARIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_DECIMAL_BINARIO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_binario_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_binario_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_BINARIO_BCD-comportamiento " "Found design unit 1: DECODER_BINARIO_BCD-comportamiento" {  } { { "DECODER_BINARIO_BCD.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899951 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_BINARIO_BCD " "Found entity 1: DECODER_BINARIO_BCD" {  } { { "DECODER_BINARIO_BCD.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR-comportamiento " "Found design unit 1: COMPARADOR-comportamiento" {  } { { "COMPARADOR.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/COMPARADOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899958 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR " "Found entity 1: COMPARADOR" {  } { { "COMPARADOR.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/COMPARADOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_7SEG-comportamiento " "Found design unit 1: DECODER_7SEG-comportamiento" {  } { { "DECODER_7SEG.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_7SEG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899966 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_7SEG " "Found entity 1: DECODER_7SEG" {  } { { "DECODER_7SEG.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "promedio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file promedio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROMEDIO-comportamiento " "Found design unit 1: PROMEDIO-comportamiento" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899973 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROMEDIO " "Found entity 1: PROMEDIO" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mis_componentes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mis_componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mis_componentes " "Found design unit 1: Mis_componentes" {  } { { "Mis_componentes.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/Mis_componentes.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reflejos_humanos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reflejos_humanos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REFLEJOS_HUMANOS-estructural " "Found design unit 1: REFLEJOS_HUMANOS-estructural" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899984 ""} { "Info" "ISGN_ENTITY_NAME" "1 REFLEJOS_HUMANOS " "Found entity 1: REFLEJOS_HUMANOS" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_reflejos_humanos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_reflejos_humanos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOQUE_REFLEJOS_HUMANOS " "Found entity 1: BLOQUE_REFLEJOS_HUMANOS" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899990 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV-a " "Found design unit 1: CLOCK_DIV-a" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899993 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV " "Found entity 1: CLOCK_DIV" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061899993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061899993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BLOQUE_REFLEJOS_HUMANOS " "Elaborating entity \"BLOQUE_REFLEJOS_HUMANOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535061900077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REFLEJOS_HUMANOS REFLEJOS_HUMANOS:inst " "Elaborating entity \"REFLEJOS_HUMANOS\" for hierarchy \"REFLEJOS_HUMANOS:inst\"" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "inst" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 96 352 664 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900170 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIN_USO_0 REFLEJOS_HUMANOS.vhd(40) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(40): object \"SIN_USO_0\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535061900173 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIN_USO_1 REFLEJOS_HUMANOS.vhd(40) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(40): object \"SIN_USO_1\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535061900173 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIN_USO_2 REFLEJOS_HUMANOS.vhd(40) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(40): object \"SIN_USO_2\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535061900173 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_1MHz REFLEJOS_HUMANOS.vhd(41) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object \"CLOCK_1MHz\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535061900174 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_100KHz REFLEJOS_HUMANOS.vhd(41) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object \"CLOCK_100KHz\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535061900174 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_10KHz REFLEJOS_HUMANOS.vhd(41) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object \"CLOCK_10KHz\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535061900174 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_1Hz REFLEJOS_HUMANOS.vhd(41) " "Verilog HDL or VHDL warning at REFLEJOS_HUMANOS.vhd(41): object \"CLOCK_1Hz\" assigned a value but never read" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535061900174 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS " "Elaborating entity \"CLOCK_DIV\" for hierarchy \"REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\"" {  } { { "REFLEJOS_HUMANOS.vhd" "DIVISOR_FRECUENCIAS" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START\"" {  } { { "REFLEJOS_HUMANOS.vhd" "SIN_RIZADO_START" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_UP REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_NUM1A15 " "Elaborating entity \"CONTADOR_UP\" for hierarchy \"REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_NUM1A15\"" {  } { { "REFLEJOS_HUMANOS.vhd" "CONTADOR_UP_NUM1A15" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_SOST REFLEJOS_HUMANOS:inst\|REG_SOST:REGISTRO_SOSTENIMIENTO_DIRECCION " "Elaborating entity \"REG_SOST\" for hierarchy \"REFLEJOS_HUMANOS:inst\|REG_SOST:REGISTRO_SOSTENIMIENTO_DIRECCION\"" {  } { { "REFLEJOS_HUMANOS.vhd" "REGISTRO_SOSTENIMIENTO_DIRECCION" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1TO16 REFLEJOS_HUMANOS:inst\|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS " "Elaborating entity \"DEMUX_1TO16\" for hierarchy \"REFLEJOS_HUMANOS:inst\|DEMUX_1TO16:DEMULTIPLEXADOR_LEDS\"" {  } { { "REFLEJOS_HUMANOS.vhd" "DEMULTIPLEXADOR_LEDS" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMADOR_RETROALIMENTADO REFLEJOS_HUMANOS:inst\|SUMADOR_RETROALIMENTADO:SUMADOR_TIEMPO " "Elaborating entity \"SUMADOR_RETROALIMENTADO\" for hierarchy \"REFLEJOS_HUMANOS:inst\|SUMADOR_RETROALIMENTADO:SUMADOR_TIEMPO\"" {  } { { "REFLEJOS_HUMANOS.vhd" "SUMADOR_TIEMPO" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_DECIMAL_BINARIO REFLEJOS_HUMANOS:inst\|DECODER_DECIMAL_BINARIO:DECIMAL_A_BINARIO " "Elaborating entity \"DECODER_DECIMAL_BINARIO\" for hierarchy \"REFLEJOS_HUMANOS:inst\|DECODER_DECIMAL_BINARIO:DECIMAL_A_BINARIO\"" {  } { { "REFLEJOS_HUMANOS.vhd" "DECIMAL_A_BINARIO" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARADOR REFLEJOS_HUMANOS:inst\|COMPARADOR:COMPARADOR_TECLA " "Elaborating entity \"COMPARADOR\" for hierarchy \"REFLEJOS_HUMANOS:inst\|COMPARADOR:COMPARADOR_TECLA\"" {  } { { "REFLEJOS_HUMANOS.vhd" "COMPARADOR_TECLA" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROMEDIO REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR " "Elaborating entity \"PROMEDIO\" for hierarchy \"REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\"" {  } { { "REFLEJOS_HUMANOS.vhd" "PROMEDIADOR" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900271 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n PROMEDIO.vhd(20) " "VHDL Process Statement warning at PROMEDIO.vhd(20): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535061900272 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Suma_Xn PROMEDIO.vhd(21) " "VHDL Process Statement warning at PROMEDIO.vhd(21): signal \"Suma_Xn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535061900272 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n PROMEDIO.vhd(22) " "VHDL Process Statement warning at PROMEDIO.vhd(22): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535061900272 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumatoria PROMEDIO.vhd(23) " "VHDL Process Statement warning at PROMEDIO.vhd(23): signal \"Sumatoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535061900272 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Num_muestras PROMEDIO.vhd(23) " "VHDL Process Statement warning at PROMEDIO.vhd(23): signal \"Num_muestras\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535061900272 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Media_aritmetica PROMEDIO.vhd(24) " "VHDL Process Statement warning at PROMEDIO.vhd(24): signal \"Media_aritmetica\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535061900272 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sumatoria PROMEDIO.vhd(18) " "VHDL Process Statement warning at PROMEDIO.vhd(18): inferring latch(es) for signal or variable \"Sumatoria\", which holds its previous value in one or more paths through the process" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535061900272 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Num_muestras PROMEDIO.vhd(18) " "VHDL Process Statement warning at PROMEDIO.vhd(18): inferring latch(es) for signal or variable \"Num_muestras\", which holds its previous value in one or more paths through the process" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Media_aritmetica PROMEDIO.vhd(18) " "VHDL Process Statement warning at PROMEDIO.vhd(18): inferring latch(es) for signal or variable \"Media_aritmetica\", which holds its previous value in one or more paths through the process" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Media_aritmetica\[0\] PROMEDIO.vhd(18) " "Inferred latch for \"Media_aritmetica\[0\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Media_aritmetica\[1\] PROMEDIO.vhd(18) " "Inferred latch for \"Media_aritmetica\[1\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Media_aritmetica\[2\] PROMEDIO.vhd(18) " "Inferred latch for \"Media_aritmetica\[2\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Media_aritmetica\[3\] PROMEDIO.vhd(18) " "Inferred latch for \"Media_aritmetica\[3\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num_muestras\[0\] PROMEDIO.vhd(18) " "Inferred latch for \"Num_muestras\[0\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num_muestras\[1\] PROMEDIO.vhd(18) " "Inferred latch for \"Num_muestras\[1\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num_muestras\[2\] PROMEDIO.vhd(18) " "Inferred latch for \"Num_muestras\[2\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num_muestras\[3\] PROMEDIO.vhd(18) " "Inferred latch for \"Num_muestras\[3\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[0\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[0\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900273 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[1\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[1\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900274 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[2\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[2\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900274 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[3\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[3\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900274 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[4\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[4\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900274 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[5\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[5\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900274 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[6\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[6\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900274 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sumatoria\[7\] PROMEDIO.vhd(18) " "Inferred latch for \"Sumatoria\[7\]\" at PROMEDIO.vhd(18)" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061900274 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|PROMEDIO:PROMEDIADOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_BINARIO_BCD REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1 " "Elaborating entity \"DECODER_BINARIO_BCD\" for hierarchy \"REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1\"" {  } { { "REFLEJOS_HUMANOS.vhd" "BINARIO_A_BCD_1" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_7SEG REFLEJOS_HUMANOS:inst\|DECODER_7SEG:VELOCIDAD_DECENAS " "Elaborating entity \"DECODER_7SEG\" for hierarchy \"REFLEJOS_HUMANOS:inst\|DECODER_7SEG:VELOCIDAD_DECENAS\"" {  } { { "REFLEJOS_HUMANOS.vhd" "VELOCIDAD_DECENAS" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061900289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k524 " "Found entity 1: altsyncram_k524" {  } { { "db/altsyncram_k524.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/altsyncram_k524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061902312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061902312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061902551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061902551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061902662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061902662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_qgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061902819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061902819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061902875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061902875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061902950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061902950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061903064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061903064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061903144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061903144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061903243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061903243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061903301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061903301 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061903828 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1535061903956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.08.23.17:05:08 Progress: Loading sld4d5417f0/alt_sld_fab_wrapper_hw.tcl " "2018.08.23.17:05:08 Progress: Loading sld4d5417f0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061908282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061910636 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061910796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061912201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061912345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061912505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061912686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061912695 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061912697 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1535061913387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d5417f0/alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061913693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061913693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061913774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061913774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061913777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061913777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061913843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061913843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061913928 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061913928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061913928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/ip/sld4d5417f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061913995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061913995 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Div0\"" {  } { { "PROMEDIO.vhd" "Div0" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1535061915339 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1535061915339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|lpm_divide:Div0\"" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061915432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|lpm_divide:Div0 " "Instantiated megafunction \"REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535061915432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535061915432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535061915432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1535061915432 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1535061915432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061915495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061915495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061915517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061915517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061915596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061915596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061915672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061915672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535061915727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061915727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[0\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\]" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1535061916094 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1535061916094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[1\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[1\]" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1535061916094 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1535061916094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[2\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[2\]" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1535061916094 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1535061916094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[3\] " "Ports D and ENA on the latch are fed by the same signal REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[3\]" {  } { { "CONTADOR_UP.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CONTADOR_UP.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1535061916094 ""}  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1535061916094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEC_ACIERTOS\[0\] GND " "Pin \"DEC_ACIERTOS\[0\]\" is stuck at GND" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 136 664 870 152 "DEC_ACIERTOS\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535061916277 "|BLOQUE_REFLEJOS_HUMANOS|DEC_ACIERTOS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC_VELOCIDAD\[0\] GND " "Pin \"DEC_VELOCIDAD\[0\]\" is stuck at GND" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 168 664 879 184 "DEC_VELOCIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535061916277 "|BLOQUE_REFLEJOS_HUMANOS|DEC_VELOCIDAD[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1535061916277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061916363 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 171 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1535061918107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535061918151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535061918151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1962 " "Implemented 1962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535061918454 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535061918454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1827 " "Implemented 1827 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535061918454 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1535061918454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535061918454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535061918489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 23 17:05:18 2018 " "Processing ended: Thu Aug 23 17:05:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535061918489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535061918489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535061918489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535061918489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1535061920381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535061920383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 23 17:05:19 2018 " "Processing started: Thu Aug 23 17:05:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535061920383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1535061920383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1535061920383 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1535061920687 ""}
{ "Info" "0" "" "Project  = REFLEJOS_HUMANOS" {  } {  } 0 0 "Project  = REFLEJOS_HUMANOS" 0 0 "Fitter" 0 0 1535061920688 ""}
{ "Info" "0" "" "Revision = REFLEJOS_HUMANOS" {  } {  } 0 0 "Revision = REFLEJOS_HUMANOS" 0 0 "Fitter" 0 0 1535061920688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1535061920787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1535061920787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "REFLEJOS_HUMANOS EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"REFLEJOS_HUMANOS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1535061920853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535061920901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535061920901 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1535061921081 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1535061921413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1535061921413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1535061921413 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1535061921413 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535061921420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535061921420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535061921420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535061921420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1535061921420 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1535061921420 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1535061921423 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1535061921557 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1535061922342 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535061922346 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535061922346 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1535061922346 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1535061922346 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "REFLEJOS_HUMANOS.sdc " "Synopsys Design Constraints File file not found: 'REFLEJOS_HUMANOS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1535061922371 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Node: REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] is being clocked by REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922378 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922378 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[1\] REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[1\] is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922379 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_B12\|PB_SIN_REBOTE REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " "Register REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_B12\|PB_SIN_REBOTE is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922379 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_FPGA " "Node: CLOCK_FPGA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz CLOCK_FPGA " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz is being clocked by CLOCK_FPGA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922379 "|BLOQUE_REFLEJOS_HUMANOS|CLOCK_FPGA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922379 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922379 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922379 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922379 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_TIME_LED\|Q\[0\] REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz " "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_TIME_LED\|Q\[0\] is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922380 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922380 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10hz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10hz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061922380 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1535061922380 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_100hz_int"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535061922401 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535061922401 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1535061922401 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1535061922401 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535061922401 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535061922401 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1535061922401 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1535061922401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_FPGA~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_FPGA~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922693 ""}  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 168 176 352 184 "CLOCK_FPGA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922693 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922693 ""}  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922693 ""}  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|process_0~0  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|DECODER_7SEG:VELOCIDAD_DECENAS\|seg7\[6\]~1 " "Destination node REFLEJOS_HUMANOS:inst\|DECODER_7SEG:VELOCIDAD_DECENAS\|seg7\[6\]~1" {  } { { "DECODER_7SEG.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_7SEG.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Media\[0\]~0 " "Destination node REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Media\[0\]~0" {  } { { "PROMEDIO.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/PROMEDIO.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1\|Mux3~0 " "Destination node REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1\|Mux3~0" {  } { { "DECODER_BINARIO_BCD.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1\|Mux2~0 " "Destination node REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1\|Mux2~0" {  } { { "DECODER_BINARIO_BCD.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1\|Mux1~0 " "Destination node REFLEJOS_HUMANOS:inst\|DECODER_BINARIO_BCD:BINARIO_A_BCD_1\|Mux1~0" {  } { { "DECODER_BINARIO_BCD.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_BINARIO_BCD.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922693 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535061922693 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " "Destination node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int~0 " "Destination node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int~0" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922694 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535061922694 ""}  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int~0 " "Destination node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int~0" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922694 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535061922694 ""}  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922694 ""}  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int~0 " "Destination node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int~0" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922694 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535061922694 ""}  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " "Destination node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int~0 " "Destination node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int~0" {  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922694 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535061922694 ""}  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922695 ""}  } { { "CLOCK_DIV.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/CLOCK_DIV.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 3446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 3466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 1543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535061922695 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 2412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|WideOr0~0  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|DECODER_7SEG:VELOCIDAD_DECENAS\|seg7\[6\]~1 " "Destination node REFLEJOS_HUMANOS:inst\|DECODER_7SEG:VELOCIDAD_DECENAS\|seg7\[6\]~1" {  } { { "DECODER_7SEG.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/DECODER_7SEG.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REFLEJOS_HUMANOS:inst\|Selector6~0 " "Destination node REFLEJOS_HUMANOS:inst\|Selector6~0" {  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEC_ACIERTOS\[5\]~output " "Destination node DEC_ACIERTOS\[5\]~output" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 136 664 870 152 "DEC_ACIERTOS" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEC_ACIERTOS\[4\]~output " "Destination node DEC_ACIERTOS\[4\]~output" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 136 664 870 152 "DEC_ACIERTOS" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEC_VELOCIDAD\[5\]~output " "Destination node DEC_VELOCIDAD\[5\]~output" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 168 664 879 184 "DEC_VELOCIDAD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEC_VELOCIDAD\[4\]~output " "Destination node DEC_VELOCIDAD\[4\]~output" {  } { { "BLOQUE_REFLEJOS_HUMANOS.bdf" "" { Schematic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/BLOQUE_REFLEJOS_HUMANOS.bdf" { { 168 664 879 184 "DEC_VELOCIDAD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[19\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[19\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 2455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[19\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[19\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 2524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[20\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[20\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 2456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[20\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[20\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 2525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1535061922695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1535061922695 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1535061922695 ""}  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_RESET\|PB_SIN_REBOTE  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_RESET\|PB_SIN_REBOTE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922696 ""}  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/ANTIREBOTE.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|WideOr7  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|WideOr7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922696 ""}  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REFLEJOS_HUMANOS:inst\|Selector6~0  " "Automatically promoted node REFLEJOS_HUMANOS:inst\|Selector6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1535061922696 ""}  } { { "REFLEJOS_HUMANOS.vhd" "" { Text "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/REFLEJOS_HUMANOS.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1535061922696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1535061923175 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1535061923184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1535061923184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535061923196 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535061923214 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1535061923229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1535061923229 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1535061923234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1535061923385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1535061923393 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1535061923393 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535061923634 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1535061923641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1535061924425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535061924722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1535061924749 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1535061925293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535061925293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1535061925764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1535061927310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1535061927310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1535061927486 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1535061927486 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1535061927486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535061927489 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1535061927768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535061927789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535061928168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535061928169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535061928625 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535061929386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/output_files/REFLEJOS_HUMANOS.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/output_files/REFLEJOS_HUMANOS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1535061930219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5653 " "Peak virtual memory: 5653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535061931217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 23 17:05:31 2018 " "Processing ended: Thu Aug 23 17:05:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535061931217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535061931217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535061931217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1535061931217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1535061932493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535061932494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 23 17:05:32 2018 " "Processing started: Thu Aug 23 17:05:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535061932494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1535061932494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1535061932494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1535061933099 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1535061934632 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1535061934662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535061934935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 23 17:05:34 2018 " "Processing ended: Thu Aug 23 17:05:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535061934935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535061934935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535061934935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1535061934935 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1535061935626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1535061936601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535061936601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 23 17:05:35 2018 " "Processing started: Thu Aug 23 17:05:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535061936601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061936601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS " "Command: quartus_sta REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061936601 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1535061936871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937286 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937582 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535061937696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535061937696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1535061937696 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937696 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "REFLEJOS_HUMANOS.sdc " "Synopsys Design Constraints File file not found: 'REFLEJOS_HUMANOS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937709 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Node: REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] is being clocked by REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937714 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937714 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|Y.T3 REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " "Register REFLEJOS_HUMANOS:inst\|Y.T3 is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937715 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START\|PB_SIN_REBOTE REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " "Register REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START\|PB_SIN_REBOTE is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937715 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_FPGA " "Node: CLOCK_FPGA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz CLOCK_FPGA " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz is being clocked by CLOCK_FPGA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937715 "|BLOQUE_REFLEJOS_HUMANOS|CLOCK_FPGA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937715 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937715 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937715 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937715 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_TIME_LED\|Q\[3\] REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz " "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_TIME_LED\|Q\[3\] is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937715 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10hz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10hz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061937716 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937716 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_100hz_int"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535061937723 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535061937723 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937723 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1535061937723 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1535061937738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.896 " "Worst-case setup slack is 44.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.896               0.000 altera_reserved_tck  " "   44.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.147 " "Worst-case recovery slack is 96.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.147               0.000 altera_reserved_tck  " "   96.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.041 " "Worst-case removal slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 altera_reserved_tck  " "    1.041               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.582 " "Worst-case minimum pulse width slack is 49.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.582               0.000 altera_reserved_tck  " "   49.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061937781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937781 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061937836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061937836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061937836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061937836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.902 ns " "Worst Case Available Settling Time: 342.902 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061937836 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061937836 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937836 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1535061937841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061937866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938538 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Node: REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] is being clocked by REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938619 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938619 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|Y.T3 REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " "Register REFLEJOS_HUMANOS:inst\|Y.T3 is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938619 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938619 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START\|PB_SIN_REBOTE REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " "Register REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START\|PB_SIN_REBOTE is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938619 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938619 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_FPGA " "Node: CLOCK_FPGA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz CLOCK_FPGA " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz is being clocked by CLOCK_FPGA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938619 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938619 "|BLOQUE_REFLEJOS_HUMANOS|CLOCK_FPGA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938620 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938620 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938620 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938620 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_TIME_LED\|Q\[3\] REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz " "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_TIME_LED\|Q\[3\] is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938620 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10hz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10hz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938620 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_100hz_int"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535061938623 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535061938623 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.484 " "Worst-case setup slack is 45.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.484               0.000 altera_reserved_tck  " "   45.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.534 " "Worst-case recovery slack is 96.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.534               0.000 altera_reserved_tck  " "   96.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.939 " "Worst-case removal slack is 0.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.939               0.000 altera_reserved_tck  " "    0.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.551 " "Worst-case minimum pulse width slack is 49.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.551               0.000 altera_reserved_tck  " "   49.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938661 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.712 ns " "Worst Case Available Settling Time: 343.712 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938713 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938713 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938713 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1535061938719 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Node: REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\] " "Latch REFLEJOS_HUMANOS:inst\|PROMEDIO:PROMEDIADOR\|Num_muestras\[3\] is being clocked by REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_ACIERTOS\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CONTADOR_UP:CONTADOR_UP_ACIERTOS|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|Y.T3 REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz " "Register REFLEJOS_HUMANOS:inst\|Y.T3 is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START\|PB_SIN_REBOTE REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz " "Register REFLEJOS_HUMANOS:inst\|ANTIREBOTE:SIN_RIZADO_START\|PB_SIN_REBOTE is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_FPGA " "Node: CLOCK_FPGA was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz CLOCK_FPGA " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_100Hz is being clocked by CLOCK_FPGA" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|CLOCK_FPGA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100Khz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_TIME_LED\|Q\[3\] REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz " "Register REFLEJOS_HUMANOS:inst\|CONTADOR_UP:CONTADOR_UP_TIME_LED\|Q\[3\] is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int " "Node: REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10hz_int REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int " "Register REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_10hz_int is being clocked by REFLEJOS_HUMANOS:inst\|CLOCK_DIV:DIVISOR_FRECUENCIAS\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535061938816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938816 "|BLOQUE_REFLEJOS_HUMANOS|REFLEJOS_HUMANOS:inst|CLOCK_DIV:DIVISOR_FRECUENCIAS|clock_100hz_int"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535061938819 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1535061938819 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.194 " "Worst-case setup slack is 47.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.194               0.000 altera_reserved_tck  " "   47.194               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.681 " "Worst-case recovery slack is 97.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.681               0.000 altera_reserved_tck  " "   97.681               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.570 " "Worst-case removal slack is 0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 altera_reserved_tck  " "    0.570               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.470 " "Worst-case minimum pulse width slack is 49.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.470               0.000 altera_reserved_tck  " "   49.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1535061938873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938873 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.191 ns " "Worst Case Available Settling Time: 346.191 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1535061938934 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061938934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061939349 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061939351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535061939512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 23 17:05:39 2018 " "Processing ended: Thu Aug 23 17:05:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535061939512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535061939512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535061939512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061939512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1535061940837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535061940837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 23 17:05:40 2018 " "Processing started: Thu Aug 23 17:05:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535061940837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1535061940837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off REFLEJOS_HUMANOS -c REFLEJOS_HUMANOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1535061940837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1535061941753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "REFLEJOS_HUMANOS_6_1200mv_85c_slow.vho C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/ simulation " "Generated file REFLEJOS_HUMANOS_6_1200mv_85c_slow.vho in folder \"C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1535061942817 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "REFLEJOS_HUMANOS_6_1200mv_0c_slow.vho C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/ simulation " "Generated file REFLEJOS_HUMANOS_6_1200mv_0c_slow.vho in folder \"C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1535061943088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "REFLEJOS_HUMANOS_min_1200mv_0c_fast.vho C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/ simulation " "Generated file REFLEJOS_HUMANOS_min_1200mv_0c_fast.vho in folder \"C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1535061943343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "REFLEJOS_HUMANOS.vho C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/ simulation " "Generated file REFLEJOS_HUMANOS.vho in folder \"C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1535061943674 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "REFLEJOS_HUMANOS_6_1200mv_85c_vhd_slow.sdo C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/ simulation " "Generated file REFLEJOS_HUMANOS_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1535061943960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "REFLEJOS_HUMANOS_6_1200mv_0c_vhd_slow.sdo C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/ simulation " "Generated file REFLEJOS_HUMANOS_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1535061944202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "REFLEJOS_HUMANOS_min_1200mv_0c_vhd_fast.sdo C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/ simulation " "Generated file REFLEJOS_HUMANOS_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1535061944436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "REFLEJOS_HUMANOS_vhd.sdo C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/ simulation " "Generated file REFLEJOS_HUMANOS_vhd.sdo in folder \"C:/Users/Estudiante/Desktop/REFLEJOS HUMANOS/REFLEJOS HUMANOS/REFLEJOS_HUMANOS_FPGA (1)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1535061944685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535061945958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 23 17:05:45 2018 " "Processing ended: Thu Aug 23 17:05:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535061945958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535061945958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535061945958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1535061945958 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1535061946625 ""}
