

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4'
================================================================
* Date:           Fri Jun  7 16:44:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26904|    26904|  0.135 ms|  0.135 ms|  26904|  26904|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_1_loop_for_ap_4  |    26902|    26902|        44|         21|          1|  1280|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 21, D = 44, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 47 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 48 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten69 = alloca i32 1"   --->   Operation 49 'alloca' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten69"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln119 = store i5 0, i5 %n" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 52 'store' 'store_ln119' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln121 = store i7 0, i7 %y" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 53 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i235"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten69_load = load i11 %indvar_flatten69" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 55 'load' 'indvar_flatten69_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln119 = icmp_eq  i11 %indvar_flatten69_load, i11 1280" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 56 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%add_ln119 = add i11 %indvar_flatten69_load, i11 1" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 57 'add' 'add_ln119' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %for.inc45.i277, void %for.body4.i283.preheader.exitStub" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 58 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 59 'load' 'y_load' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%n_load = load i5 %n" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 60 'load' 'n_load' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.77ns)   --->   "%icmp_ln121 = icmp_eq  i7 %y_load, i7 80" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 61 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.36ns)   --->   "%select_ln119 = select i1 %icmp_ln121, i7 0, i7 %y_load" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 62 'select' 'select_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.78ns)   --->   "%add_ln119_1 = add i5 %n_load, i5 1" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 63 'add' 'add_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i7 %select_ln119" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 64 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%OutPadConv4_addr = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln121_1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 65 'getelementptr' 'OutPadConv4_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%OutPadConv4_load = load i10 %OutPadConv4_addr" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 66 'load' 'OutPadConv4_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_1 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln127_1 = add i7 %select_ln119, i7 1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 67 'add' 'add_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i7 %add_ln127_1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 68 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_1 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 69 'getelementptr' 'OutPadConv4_addr_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%OutPadConv4_load_1 = load i10 %OutPadConv4_addr_1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 70 'load' 'OutPadConv4_load_1' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln119 = store i11 %add_ln119, i11 %indvar_flatten69" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 71 'store' 'store_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln121 = store i7 %add_ln127_1, i7 %y" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 72 'store' 'store_ln121' <Predicate = (!icmp_ln119)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 73 [1/1] (0.41ns)   --->   "%select_ln119_1 = select i1 %icmp_ln121, i5 %add_ln119_1, i5 %n_load" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 73 'select' 'select_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln119_1" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 74 'trunc' 'empty' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 75 'bitconcatenate' 'p_shl22' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl33_cast = zext i9 %p_shl22" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 76 'zext' 'p_shl33_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 77 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl34_cast = zext i7 %p_shl" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 78 'zext' 'p_shl34_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.77ns)   --->   "%empty_162 = add i10 %p_shl33_cast, i10 %p_shl34_cast" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 79 'add' 'empty_162' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast109 = zext i10 %empty_162" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 80 'zext' 'p_cast109' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.79ns)   --->   "%add_ln127 = add i11 %p_cast109, i11 604" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 81 'add' 'add_ln127' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i11 %add_ln127" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 82 'zext' 'zext_ln127' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%Weights_addr_90 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 83 'getelementptr' 'Weights_addr_90' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (1.23ns)   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 84 'load' 'Weights_load_90' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%OutPadConv4_load = load i10 %OutPadConv4_addr" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 85 'load' 'OutPadConv4_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln127_2 = add i11 %p_cast109, i11 605" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 86 'add' 'add_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i11 %add_ln127_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 87 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 88 'getelementptr' 'Weights_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 89 'load' 'Weights_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%OutPadConv4_load_1 = load i10 %OutPadConv4_addr_1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 90 'load' 'OutPadConv4_load_1' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_2 : Operation 91 [1/1] (0.77ns)   --->   "%add_ln127_4 = add i7 %select_ln119, i7 2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 91 'add' 'add_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i7 %add_ln127_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 92 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_2 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_3" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 93 'getelementptr' 'OutPadConv4_addr_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%OutPadConv4_load_2 = load i10 %OutPadConv4_addr_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 94 'load' 'OutPadConv4_load_2' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_2 : Operation 95 [1/1] (0.77ns)   --->   "%add_ln127_7 = add i7 %select_ln119, i7 3" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 95 'add' 'add_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i7 %add_ln127_7" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 96 'zext' 'zext_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_3 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_5" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 97 'getelementptr' 'OutPadConv4_addr_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (1.23ns)   --->   "%OutPadConv4_load_3 = load i10 %OutPadConv4_addr_3" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 98 'load' 'OutPadConv4_load_3' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln119 = store i5 %select_ln119_1, i5 %n" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 99 'store' 'store_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i7 %select_ln119" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 100 'zext' 'zext_ln121_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 101 [1/2] (1.23ns)   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 101 'load' 'Weights_load_90' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i16 %Weights_load_90" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 102 'sext' 'sext_ln127' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i16 %OutPadConv4_load" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 103 'sext' 'sext_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.38ns)   --->   "%mul_ln127 = mul i24 %sext_ln127_1, i24 %sext_ln127" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 104 'mul' 'mul_ln127' <Predicate = (!icmp_ln119)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 105 'load' 'Weights_load' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln127_2 = sext i16 %Weights_load" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 106 'sext' 'sext_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln127_3 = sext i16 %OutPadConv4_load_1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 107 'sext' 'sext_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 108 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_3)   --->   "%mul_ln127_1 = mul i24 %sext_ln127_3, i24 %sext_ln127_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 108 'mul' 'mul_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln127, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 109 'partselect' 'tmp_s' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.79ns)   --->   "%add_ln127_5 = add i11 %p_cast109, i11 606" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 110 'add' 'add_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i11 %add_ln127_5" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 111 'zext' 'zext_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%Weights_addr_91 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 112 'getelementptr' 'Weights_addr_91' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (1.23ns)   --->   "%Weights_load_91 = load i14 %Weights_addr_91" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 113 'load' 'Weights_load_91' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%OutPadConv4_load_2 = load i10 %OutPadConv4_addr_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 114 'load' 'OutPadConv4_load_2' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_3 : Operation 115 [1/1] (0.79ns)   --->   "%add_ln127_8 = add i11 %p_cast109, i11 607" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 115 'add' 'add_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i11 %add_ln127_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 116 'zext' 'zext_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%Weights_addr_92 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 117 'getelementptr' 'Weights_addr_92' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (1.23ns)   --->   "%Weights_load_92 = load i14 %Weights_addr_92" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 118 'load' 'Weights_load_92' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 119 [1/2] (1.23ns)   --->   "%OutPadConv4_load_3 = load i10 %OutPadConv4_addr_3" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 119 'load' 'OutPadConv4_load_3' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_3 : Operation 120 [1/1] (0.77ns)   --->   "%add_ln127_10 = add i7 %select_ln119, i7 4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 120 'add' 'add_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln127_7 = zext i7 %add_ln127_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 121 'zext' 'zext_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_4 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_7" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 122 'getelementptr' 'OutPadConv4_addr_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (1.23ns)   --->   "%OutPadConv4_load_4 = load i10 %OutPadConv4_addr_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 123 'load' 'OutPadConv4_load_4' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_3 : Operation 124 [1/1] (0.76ns)   --->   "%add_ln127_13 = add i8 %zext_ln121_4, i8 84" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 124 'add' 'add_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln127_9 = zext i8 %add_ln127_13" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 125 'zext' 'zext_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_5 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_9" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 126 'getelementptr' 'OutPadConv4_addr_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (1.23ns)   --->   "%OutPadConv4_load_5 = load i10 %OutPadConv4_addr_5" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 127 'load' 'OutPadConv4_load_5' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 128 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_3)   --->   "%mul_ln127_1 = mul i24 %sext_ln127_3, i24 %sext_ln127_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 128 'mul' 'mul_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/2] (1.23ns)   --->   "%Weights_load_91 = load i14 %Weights_addr_91" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 129 'load' 'Weights_load_91' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln127_4 = sext i16 %Weights_load_91" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 130 'sext' 'sext_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln127_5 = sext i16 %OutPadConv4_load_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 131 'sext' 'sext_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 132 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_6)   --->   "%mul_ln127_2 = mul i24 %sext_ln127_5, i24 %sext_ln127_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 132 'mul' 'mul_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/2] (1.23ns)   --->   "%Weights_load_92 = load i14 %Weights_addr_92" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 133 'load' 'Weights_load_92' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 134 [1/1] (0.79ns)   --->   "%add_ln127_11 = add i11 %p_cast109, i11 608" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 134 'add' 'add_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln127_8 = zext i11 %add_ln127_11" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 135 'zext' 'zext_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%Weights_addr_93 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 136 'getelementptr' 'Weights_addr_93' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (1.23ns)   --->   "%Weights_load_93 = load i14 %Weights_addr_93" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 137 'load' 'Weights_load_93' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 138 [1/2] (1.23ns)   --->   "%OutPadConv4_load_4 = load i10 %OutPadConv4_addr_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 138 'load' 'OutPadConv4_load_4' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_4 : Operation 139 [1/1] (0.79ns)   --->   "%add_ln127_14 = add i11 %p_cast109, i11 609" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 139 'add' 'add_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln127_10 = zext i11 %add_ln127_14" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 140 'zext' 'zext_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%Weights_addr_94 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 141 'getelementptr' 'Weights_addr_94' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 142 [2/2] (1.23ns)   --->   "%Weights_load_94 = load i14 %Weights_addr_94" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 142 'load' 'Weights_load_94' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 143 [1/2] (1.23ns)   --->   "%OutPadConv4_load_5 = load i10 %OutPadConv4_addr_5" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 143 'load' 'OutPadConv4_load_5' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_4 : Operation 144 [1/1] (0.76ns)   --->   "%add_ln127_16 = add i8 %zext_ln121_4, i8 85" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 144 'add' 'add_ln127_16' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln127_12 = zext i8 %add_ln127_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 145 'zext' 'zext_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_6 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_12" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 146 'getelementptr' 'OutPadConv4_addr_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.23ns)   --->   "%OutPadConv4_load_6 = load i10 %OutPadConv4_addr_6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 147 'load' 'OutPadConv4_load_6' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_4 : Operation 148 [1/1] (0.76ns)   --->   "%add_ln127_19 = add i8 %zext_ln121_4, i8 86" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 148 'add' 'add_ln127_19' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln127_15 = zext i8 %add_ln127_19" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 149 'zext' 'zext_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_7 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_15" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 150 'getelementptr' 'OutPadConv4_addr_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (1.23ns)   --->   "%OutPadConv4_load_7 = load i10 %OutPadConv4_addr_7" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 151 'load' 'OutPadConv4_load_7' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_3)   --->   "%mul_ln127_1 = mul i24 %sext_ln127_3, i24 %sext_ln127_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 152 'mul' 'mul_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 153 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 154 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_3 = add i24 %shl_ln4, i24 %mul_ln127_1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 154 'add' 'add_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_6)   --->   "%mul_ln127_2 = mul i24 %sext_ln127_5, i24 %sext_ln127_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 155 'mul' 'mul_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln127_6 = sext i16 %Weights_load_92" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 156 'sext' 'sext_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln127_7 = sext i16 %OutPadConv4_load_3" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 157 'sext' 'sext_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 158 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_9)   --->   "%mul_ln127_3 = mul i24 %sext_ln127_7, i24 %sext_ln127_6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 158 'mul' 'mul_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/2] (1.23ns)   --->   "%Weights_load_93 = load i14 %Weights_addr_93" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 159 'load' 'Weights_load_93' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 160 [1/2] (1.23ns)   --->   "%Weights_load_94 = load i14 %Weights_addr_94" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 160 'load' 'Weights_load_94' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_17)   --->   "%or_ln127 = or i10 %empty_162, i10 6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 161 'or' 'or_ln127' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_17)   --->   "%zext_ln127_11 = zext i10 %or_ln127" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 162 'zext' 'zext_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln127_17 = add i11 %zext_ln127_11, i11 604" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 163 'add' 'add_ln127_17' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln127_13 = zext i11 %add_ln127_17" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 164 'zext' 'zext_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%Weights_addr_95 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_13" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 165 'getelementptr' 'Weights_addr_95' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 166 [2/2] (1.23ns)   --->   "%Weights_load_95 = load i14 %Weights_addr_95" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 166 'load' 'Weights_load_95' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 167 [1/2] (1.23ns)   --->   "%OutPadConv4_load_6 = load i10 %OutPadConv4_addr_6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 167 'load' 'OutPadConv4_load_6' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_20)   --->   "%or_ln127_1 = or i10 %empty_162, i10 7" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 168 'or' 'or_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_20)   --->   "%zext_ln127_14 = zext i10 %or_ln127_1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 169 'zext' 'zext_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln127_20 = add i11 %zext_ln127_14, i11 604" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 170 'add' 'add_ln127_20' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln127_16 = zext i11 %add_ln127_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 171 'zext' 'zext_ln127_16' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%Weights_addr_96 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 172 'getelementptr' 'Weights_addr_96' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 173 [2/2] (1.23ns)   --->   "%Weights_load_96 = load i14 %Weights_addr_96" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 173 'load' 'Weights_load_96' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 174 [1/2] (1.23ns)   --->   "%OutPadConv4_load_7 = load i10 %OutPadConv4_addr_7" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 174 'load' 'OutPadConv4_load_7' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_5 : Operation 175 [1/1] (0.76ns)   --->   "%add_ln127_22 = add i8 %zext_ln121_4, i8 87" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 175 'add' 'add_ln127_22' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln127_17 = zext i8 %add_ln127_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 176 'zext' 'zext_ln127_17' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_8 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_17" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 177 'getelementptr' 'OutPadConv4_addr_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 178 [2/2] (1.23ns)   --->   "%OutPadConv4_load_8 = load i10 %OutPadConv4_addr_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 178 'load' 'OutPadConv4_load_8' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_5 : Operation 179 [1/1] (0.76ns)   --->   "%add_ln127_25 = add i8 %zext_ln121_4, i8 88" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 179 'add' 'add_ln127_25' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln127_19 = zext i8 %add_ln127_25" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 180 'zext' 'zext_ln127_19' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_9 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_19" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 181 'getelementptr' 'OutPadConv4_addr_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (1.23ns)   --->   "%OutPadConv4_load_9 = load i10 %OutPadConv4_addr_9" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 182 'load' 'OutPadConv4_load_9' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 183 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_3 = add i24 %shl_ln4, i24 %mul_ln127_1" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 183 'add' 'add_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_6)   --->   "%mul_ln127_2 = mul i24 %sext_ln127_5, i24 %sext_ln127_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 184 'mul' 'mul_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_3, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 185 'partselect' 'tmp_87' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln127_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_87, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 186 'bitconcatenate' 'shl_ln127_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_6 = add i24 %shl_ln127_1, i24 %mul_ln127_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 187 'add' 'add_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_9)   --->   "%mul_ln127_3 = mul i24 %sext_ln127_7, i24 %sext_ln127_6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 188 'mul' 'mul_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln127_8 = sext i16 %Weights_load_93" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 189 'sext' 'sext_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln127_9 = sext i16 %OutPadConv4_load_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 190 'sext' 'sext_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 191 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_12)   --->   "%mul_ln127_4 = mul i24 %sext_ln127_9, i24 %sext_ln127_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 191 'mul' 'mul_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/2] (1.23ns)   --->   "%Weights_load_95 = load i14 %Weights_addr_95" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 192 'load' 'Weights_load_95' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 193 [1/2] (1.23ns)   --->   "%Weights_load_96 = load i14 %Weights_addr_96" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 193 'load' 'Weights_load_96' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 194 [1/1] (0.79ns)   --->   "%add_ln127_23 = add i11 %p_cast109, i11 612" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 194 'add' 'add_ln127_23' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln127_18 = zext i11 %add_ln127_23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 195 'zext' 'zext_ln127_18' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%Weights_addr_97 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_18" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 196 'getelementptr' 'Weights_addr_97' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 197 [2/2] (1.23ns)   --->   "%Weights_load_97 = load i14 %Weights_addr_97" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 197 'load' 'Weights_load_97' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 198 [1/2] (1.23ns)   --->   "%OutPadConv4_load_8 = load i10 %OutPadConv4_addr_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 198 'load' 'OutPadConv4_load_8' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_6 : Operation 199 [1/1] (0.79ns)   --->   "%add_ln127_26 = add i11 %p_cast109, i11 613" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 199 'add' 'add_ln127_26' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln127_20 = zext i11 %add_ln127_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 200 'zext' 'zext_ln127_20' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%Weights_addr_98 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 201 'getelementptr' 'Weights_addr_98' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 202 [2/2] (1.23ns)   --->   "%Weights_load_98 = load i14 %Weights_addr_98" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 202 'load' 'Weights_load_98' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 203 [1/2] (1.23ns)   --->   "%OutPadConv4_load_9 = load i10 %OutPadConv4_addr_9" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 203 'load' 'OutPadConv4_load_9' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_6 : Operation 204 [1/1] (0.76ns)   --->   "%add_ln127_28 = add i8 %zext_ln121_4, i8 168" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 204 'add' 'add_ln127_28' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln127_21 = zext i8 %add_ln127_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 205 'zext' 'zext_ln127_21' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_10 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_21" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 206 'getelementptr' 'OutPadConv4_addr_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 207 [2/2] (1.23ns)   --->   "%OutPadConv4_load_10 = load i10 %OutPadConv4_addr_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 207 'load' 'OutPadConv4_load_10' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_6 : Operation 208 [1/1] (0.76ns)   --->   "%add_ln127_31 = add i8 %zext_ln121_4, i8 169" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 208 'add' 'add_ln127_31' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln127_23 = zext i8 %add_ln127_31" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 209 'zext' 'zext_ln127_23' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_11 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 210 'getelementptr' 'OutPadConv4_addr_11' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 211 [2/2] (1.23ns)   --->   "%OutPadConv4_load_11 = load i10 %OutPadConv4_addr_11" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 211 'load' 'OutPadConv4_load_11' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 212 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_6 = add i24 %shl_ln127_1, i24 %mul_ln127_2" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 212 'add' 'add_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 213 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_9)   --->   "%mul_ln127_3 = mul i24 %sext_ln127_7, i24 %sext_ln127_6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 213 'mul' 'mul_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_6, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 214 'partselect' 'tmp_88' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln127_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_88, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 215 'bitconcatenate' 'shl_ln127_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 216 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_9 = add i24 %shl_ln127_2, i24 %mul_ln127_3" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 216 'add' 'add_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 217 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_12)   --->   "%mul_ln127_4 = mul i24 %sext_ln127_9, i24 %sext_ln127_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 217 'mul' 'mul_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln127_10 = sext i16 %Weights_load_94" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 218 'sext' 'sext_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln127_11 = sext i16 %OutPadConv4_load_5" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 219 'sext' 'sext_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 220 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_15)   --->   "%mul_ln127_5 = mul i24 %sext_ln127_11, i24 %sext_ln127_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 220 'mul' 'mul_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 221 [1/2] (1.23ns)   --->   "%Weights_load_97 = load i14 %Weights_addr_97" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 221 'load' 'Weights_load_97' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 222 [1/2] (1.23ns)   --->   "%Weights_load_98 = load i14 %Weights_addr_98" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 222 'load' 'Weights_load_98' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 223 [1/1] (0.79ns)   --->   "%add_ln127_29 = add i11 %p_cast109, i11 614" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 223 'add' 'add_ln127_29' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln127_22 = zext i11 %add_ln127_29" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 224 'zext' 'zext_ln127_22' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%Weights_addr_99 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 225 'getelementptr' 'Weights_addr_99' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 226 [2/2] (1.23ns)   --->   "%Weights_load_99 = load i14 %Weights_addr_99" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 226 'load' 'Weights_load_99' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 227 [1/2] (1.23ns)   --->   "%OutPadConv4_load_10 = load i10 %OutPadConv4_addr_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 227 'load' 'OutPadConv4_load_10' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_7 : Operation 228 [1/1] (0.79ns)   --->   "%add_ln127_32 = add i11 %p_cast109, i11 615" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 228 'add' 'add_ln127_32' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln127_24 = zext i11 %add_ln127_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 229 'zext' 'zext_ln127_24' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%Weights_addr_100 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_24" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 230 'getelementptr' 'Weights_addr_100' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 231 [2/2] (1.23ns)   --->   "%Weights_load_100 = load i14 %Weights_addr_100" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 231 'load' 'Weights_load_100' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 232 [1/2] (1.23ns)   --->   "%OutPadConv4_load_11 = load i10 %OutPadConv4_addr_11" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 232 'load' 'OutPadConv4_load_11' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_7 : Operation 233 [1/1] (0.76ns)   --->   "%add_ln127_34 = add i8 %zext_ln121_4, i8 170" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 233 'add' 'add_ln127_34' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln127_25 = zext i8 %add_ln127_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 234 'zext' 'zext_ln127_25' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_12 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_25" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 235 'getelementptr' 'OutPadConv4_addr_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 236 [2/2] (1.23ns)   --->   "%OutPadConv4_load_12 = load i10 %OutPadConv4_addr_12" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 236 'load' 'OutPadConv4_load_12' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_7 : Operation 237 [1/1] (0.76ns)   --->   "%add_ln127_37 = add i8 %zext_ln121_4, i8 171" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 237 'add' 'add_ln127_37' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln127_27 = zext i8 %add_ln127_37" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 238 'zext' 'zext_ln127_27' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_13 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_27" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 239 'getelementptr' 'OutPadConv4_addr_13' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_7 : Operation 240 [2/2] (1.23ns)   --->   "%OutPadConv4_load_13 = load i10 %OutPadConv4_addr_13" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 240 'load' 'OutPadConv4_load_13' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 8 <SV = 7> <Delay = 2.03>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i7 %select_ln119" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 241 'zext' 'zext_ln121_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 242 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_9 = add i24 %shl_ln127_2, i24 %mul_ln127_3" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 242 'add' 'add_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 243 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_12)   --->   "%mul_ln127_4 = mul i24 %sext_ln127_9, i24 %sext_ln127_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 243 'mul' 'mul_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_9, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 244 'partselect' 'tmp_89' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln127_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_89, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 245 'bitconcatenate' 'shl_ln127_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 246 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_12 = add i24 %shl_ln127_3, i24 %mul_ln127_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 246 'add' 'add_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 247 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_15)   --->   "%mul_ln127_5 = mul i24 %sext_ln127_11, i24 %sext_ln127_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 247 'mul' 'mul_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln127_12 = sext i16 %Weights_load_95" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 248 'sext' 'sext_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln127_13 = sext i16 %OutPadConv4_load_6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 249 'sext' 'sext_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 250 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_18)   --->   "%mul_ln127_6 = mul i24 %sext_ln127_13, i24 %sext_ln127_12" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 250 'mul' 'mul_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 251 [1/2] (1.23ns)   --->   "%Weights_load_99 = load i14 %Weights_addr_99" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 251 'load' 'Weights_load_99' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 252 [1/2] (1.23ns)   --->   "%Weights_load_100 = load i14 %Weights_addr_100" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 252 'load' 'Weights_load_100' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 253 [1/1] (0.79ns)   --->   "%add_ln127_35 = add i11 %p_cast109, i11 616" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 253 'add' 'add_ln127_35' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln127_26 = zext i11 %add_ln127_35" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 254 'zext' 'zext_ln127_26' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%Weights_addr_101 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 255 'getelementptr' 'Weights_addr_101' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 256 [2/2] (1.23ns)   --->   "%Weights_load_101 = load i14 %Weights_addr_101" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 256 'load' 'Weights_load_101' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 257 [1/2] (1.23ns)   --->   "%OutPadConv4_load_12 = load i10 %OutPadConv4_addr_12" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 257 'load' 'OutPadConv4_load_12' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_8 : Operation 258 [1/1] (0.79ns)   --->   "%add_ln127_38 = add i11 %p_cast109, i11 617" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 258 'add' 'add_ln127_38' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln127_28 = zext i11 %add_ln127_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 259 'zext' 'zext_ln127_28' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%Weights_addr_102 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 260 'getelementptr' 'Weights_addr_102' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 261 [2/2] (1.23ns)   --->   "%Weights_load_102 = load i14 %Weights_addr_102" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 261 'load' 'Weights_load_102' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 262 [1/2] (1.23ns)   --->   "%OutPadConv4_load_13 = load i10 %OutPadConv4_addr_13" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 262 'load' 'OutPadConv4_load_13' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_8 : Operation 263 [1/1] (0.76ns)   --->   "%add_ln127_40 = add i8 %zext_ln121_4, i8 172" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 263 'add' 'add_ln127_40' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln127_29 = zext i8 %add_ln127_40" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 264 'zext' 'zext_ln127_29' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_14 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_29" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 265 'getelementptr' 'OutPadConv4_addr_14' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 266 [2/2] (1.23ns)   --->   "%OutPadConv4_load_14 = load i10 %OutPadConv4_addr_14" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 266 'load' 'OutPadConv4_load_14' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_8 : Operation 267 [1/1] (0.77ns)   --->   "%add_ln127_43 = add i9 %zext_ln121_3, i9 252" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 267 'add' 'add_ln127_43' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln127_31 = zext i9 %add_ln127_43" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 268 'zext' 'zext_ln127_31' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_15 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_31" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 269 'getelementptr' 'OutPadConv4_addr_15' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 270 [2/2] (1.23ns)   --->   "%OutPadConv4_load_15 = load i10 %OutPadConv4_addr_15" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 270 'load' 'OutPadConv4_load_15' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 9 <SV = 8> <Delay = 2.03>
ST_9 : Operation 271 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_12 = add i24 %shl_ln127_3, i24 %mul_ln127_4" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 271 'add' 'add_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 272 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_15)   --->   "%mul_ln127_5 = mul i24 %sext_ln127_11, i24 %sext_ln127_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 272 'mul' 'mul_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_12, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 273 'partselect' 'tmp_90' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln127_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_90, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 274 'bitconcatenate' 'shl_ln127_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 275 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_15 = add i24 %shl_ln127_4, i24 %mul_ln127_5" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 275 'add' 'add_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 276 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_18)   --->   "%mul_ln127_6 = mul i24 %sext_ln127_13, i24 %sext_ln127_12" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 276 'mul' 'mul_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln127_14 = sext i16 %Weights_load_96" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 277 'sext' 'sext_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln127_15 = sext i16 %OutPadConv4_load_7" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 278 'sext' 'sext_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 279 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_21)   --->   "%mul_ln127_7 = mul i24 %sext_ln127_15, i24 %sext_ln127_14" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 279 'mul' 'mul_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 280 [1/2] (1.23ns)   --->   "%Weights_load_101 = load i14 %Weights_addr_101" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 280 'load' 'Weights_load_101' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 281 [1/2] (1.23ns)   --->   "%Weights_load_102 = load i14 %Weights_addr_102" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 281 'load' 'Weights_load_102' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 282 [1/1] (0.79ns)   --->   "%add_ln127_41 = add i11 %p_cast109, i11 618" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 282 'add' 'add_ln127_41' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln127_30 = zext i11 %add_ln127_41" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 283 'zext' 'zext_ln127_30' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%Weights_addr_103 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_30" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 284 'getelementptr' 'Weights_addr_103' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 285 [2/2] (1.23ns)   --->   "%Weights_load_103 = load i14 %Weights_addr_103" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 285 'load' 'Weights_load_103' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 286 [1/2] (1.23ns)   --->   "%OutPadConv4_load_14 = load i10 %OutPadConv4_addr_14" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 286 'load' 'OutPadConv4_load_14' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_9 : Operation 287 [1/1] (0.79ns)   --->   "%add_ln127_44 = add i11 %p_cast109, i11 619" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 287 'add' 'add_ln127_44' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln127_32 = zext i11 %add_ln127_44" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 288 'zext' 'zext_ln127_32' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%Weights_addr_104 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 289 'getelementptr' 'Weights_addr_104' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 290 [2/2] (1.23ns)   --->   "%Weights_load_104 = load i14 %Weights_addr_104" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 290 'load' 'Weights_load_104' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 291 [1/2] (1.23ns)   --->   "%OutPadConv4_load_15 = load i10 %OutPadConv4_addr_15" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 291 'load' 'OutPadConv4_load_15' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_9 : Operation 292 [1/1] (0.77ns)   --->   "%add_ln127_46 = add i9 %zext_ln121_3, i9 253" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 292 'add' 'add_ln127_46' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln127_33 = zext i9 %add_ln127_46" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 293 'zext' 'zext_ln127_33' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_16 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_33" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 294 'getelementptr' 'OutPadConv4_addr_16' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 295 [2/2] (1.23ns)   --->   "%OutPadConv4_load_16 = load i10 %OutPadConv4_addr_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 295 'load' 'OutPadConv4_load_16' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_9 : Operation 296 [1/1] (0.77ns)   --->   "%add_ln127_49 = add i9 %zext_ln121_3, i9 254" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 296 'add' 'add_ln127_49' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln127_35 = zext i9 %add_ln127_49" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 297 'zext' 'zext_ln127_35' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_17 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_35" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 298 'getelementptr' 'OutPadConv4_addr_17' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 299 [2/2] (1.23ns)   --->   "%OutPadConv4_load_17 = load i10 %OutPadConv4_addr_17" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 299 'load' 'OutPadConv4_load_17' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 10 <SV = 9> <Delay = 2.03>
ST_10 : Operation 300 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_15 = add i24 %shl_ln127_4, i24 %mul_ln127_5" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 300 'add' 'add_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 301 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_18)   --->   "%mul_ln127_6 = mul i24 %sext_ln127_13, i24 %sext_ln127_12" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 301 'mul' 'mul_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_15, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 302 'partselect' 'tmp_91' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln127_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_91, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 303 'bitconcatenate' 'shl_ln127_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 304 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_18 = add i24 %shl_ln127_5, i24 %mul_ln127_6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 304 'add' 'add_ln127_18' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 305 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_21)   --->   "%mul_ln127_7 = mul i24 %sext_ln127_15, i24 %sext_ln127_14" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 305 'mul' 'mul_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln127_16 = sext i16 %Weights_load_97" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 306 'sext' 'sext_ln127_16' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln127_17 = sext i16 %OutPadConv4_load_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 307 'sext' 'sext_ln127_17' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 308 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_24)   --->   "%mul_ln127_8 = mul i24 %sext_ln127_17, i24 %sext_ln127_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 308 'mul' 'mul_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 309 [1/2] (1.23ns)   --->   "%Weights_load_103 = load i14 %Weights_addr_103" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 309 'load' 'Weights_load_103' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 310 [1/2] (1.23ns)   --->   "%Weights_load_104 = load i14 %Weights_addr_104" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 310 'load' 'Weights_load_104' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 311 [1/1] (0.79ns)   --->   "%add_ln127_47 = add i11 %p_cast109, i11 620" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 311 'add' 'add_ln127_47' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln127_34 = zext i11 %add_ln127_47" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 312 'zext' 'zext_ln127_34' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%Weights_addr_105 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 313 'getelementptr' 'Weights_addr_105' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 314 [2/2] (1.23ns)   --->   "%Weights_load_105 = load i14 %Weights_addr_105" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 314 'load' 'Weights_load_105' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 315 [1/2] (1.23ns)   --->   "%OutPadConv4_load_16 = load i10 %OutPadConv4_addr_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 315 'load' 'OutPadConv4_load_16' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_10 : Operation 316 [1/1] (0.79ns)   --->   "%add_ln127_50 = add i11 %p_cast109, i11 621" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 316 'add' 'add_ln127_50' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln127_36 = zext i11 %add_ln127_50" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 317 'zext' 'zext_ln127_36' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%Weights_addr_106 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_36" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 318 'getelementptr' 'Weights_addr_106' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 319 [2/2] (1.23ns)   --->   "%Weights_load_106 = load i14 %Weights_addr_106" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 319 'load' 'Weights_load_106' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 320 [1/2] (1.23ns)   --->   "%OutPadConv4_load_17 = load i10 %OutPadConv4_addr_17" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 320 'load' 'OutPadConv4_load_17' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_10 : Operation 321 [1/1] (0.77ns)   --->   "%add_ln127_52 = add i9 %zext_ln121_3, i9 255" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 321 'add' 'add_ln127_52' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln127_37 = zext i9 %add_ln127_52" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 322 'zext' 'zext_ln127_37' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_18 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_37" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 323 'getelementptr' 'OutPadConv4_addr_18' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 324 [2/2] (1.23ns)   --->   "%OutPadConv4_load_18 = load i10 %OutPadConv4_addr_18" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 324 'load' 'OutPadConv4_load_18' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln127_39_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln119" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 325 'bitconcatenate' 'zext_ln127_39_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln127_39 = zext i9 %zext_ln127_39_cast" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 326 'zext' 'zext_ln127_39' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_19 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_39" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 327 'getelementptr' 'OutPadConv4_addr_19' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_10 : Operation 328 [2/2] (1.23ns)   --->   "%OutPadConv4_load_19 = load i10 %OutPadConv4_addr_19" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 328 'load' 'OutPadConv4_load_19' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 11 <SV = 10> <Delay = 2.03>
ST_11 : Operation 329 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_18 = add i24 %shl_ln127_5, i24 %mul_ln127_6" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 329 'add' 'add_ln127_18' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_21)   --->   "%mul_ln127_7 = mul i24 %sext_ln127_15, i24 %sext_ln127_14" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 330 'mul' 'mul_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_18, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 331 'partselect' 'tmp_92' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln127_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_92, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 332 'bitconcatenate' 'shl_ln127_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 333 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_21 = add i24 %shl_ln127_6, i24 %mul_ln127_7" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 333 'add' 'add_ln127_21' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 334 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_24)   --->   "%mul_ln127_8 = mul i24 %sext_ln127_17, i24 %sext_ln127_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 334 'mul' 'mul_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln127_18 = sext i16 %Weights_load_98" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 335 'sext' 'sext_ln127_18' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln127_19 = sext i16 %OutPadConv4_load_9" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 336 'sext' 'sext_ln127_19' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 337 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_27)   --->   "%mul_ln127_9 = mul i24 %sext_ln127_19, i24 %sext_ln127_18" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 337 'mul' 'mul_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 338 [1/2] (1.23ns)   --->   "%Weights_load_105 = load i14 %Weights_addr_105" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 338 'load' 'Weights_load_105' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 339 [1/2] (1.23ns)   --->   "%Weights_load_106 = load i14 %Weights_addr_106" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 339 'load' 'Weights_load_106' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 340 [1/1] (0.79ns)   --->   "%add_ln127_53 = add i11 %p_cast109, i11 622" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 340 'add' 'add_ln127_53' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln127_38 = zext i11 %add_ln127_53" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 341 'zext' 'zext_ln127_38' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%Weights_addr_107 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 342 'getelementptr' 'Weights_addr_107' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 343 [2/2] (1.23ns)   --->   "%Weights_load_107 = load i14 %Weights_addr_107" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 343 'load' 'Weights_load_107' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 344 [1/2] (1.23ns)   --->   "%OutPadConv4_load_18 = load i10 %OutPadConv4_addr_18" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 344 'load' 'OutPadConv4_load_18' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_11 : Operation 345 [1/1] (0.79ns)   --->   "%add_ln127_55 = add i11 %p_cast109, i11 623" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 345 'add' 'add_ln127_55' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln127_40 = zext i11 %add_ln127_55" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 346 'zext' 'zext_ln127_40' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%Weights_addr_108 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_40" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 347 'getelementptr' 'Weights_addr_108' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 348 [2/2] (1.23ns)   --->   "%Weights_load_108 = load i14 %Weights_addr_108" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 348 'load' 'Weights_load_108' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 349 [1/2] (1.23ns)   --->   "%OutPadConv4_load_19 = load i10 %OutPadConv4_addr_19" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 349 'load' 'OutPadConv4_load_19' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_11 : Operation 350 [1/1] (0.77ns)   --->   "%add_ln127_57 = add i9 %zext_ln121_3, i9 336" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 350 'add' 'add_ln127_57' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln127_41 = zext i9 %add_ln127_57" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 351 'zext' 'zext_ln127_41' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_20 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_41" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 352 'getelementptr' 'OutPadConv4_addr_20' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 353 [2/2] (1.23ns)   --->   "%OutPadConv4_load_20 = load i10 %OutPadConv4_addr_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 353 'load' 'OutPadConv4_load_20' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_11 : Operation 354 [1/1] (0.77ns)   --->   "%add_ln127_60 = add i9 %zext_ln121_3, i9 337" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 354 'add' 'add_ln127_60' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln127_43 = zext i9 %add_ln127_60" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 355 'zext' 'zext_ln127_43' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_21 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_43" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 356 'getelementptr' 'OutPadConv4_addr_21' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 357 [2/2] (1.23ns)   --->   "%OutPadConv4_load_21 = load i10 %OutPadConv4_addr_21" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 357 'load' 'OutPadConv4_load_21' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 12 <SV = 11> <Delay = 2.03>
ST_12 : Operation 358 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_21 = add i24 %shl_ln127_6, i24 %mul_ln127_7" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 358 'add' 'add_ln127_21' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 359 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_24)   --->   "%mul_ln127_8 = mul i24 %sext_ln127_17, i24 %sext_ln127_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 359 'mul' 'mul_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_21, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 360 'partselect' 'tmp_93' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln127_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_93, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 361 'bitconcatenate' 'shl_ln127_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 362 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_24 = add i24 %shl_ln127_7, i24 %mul_ln127_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 362 'add' 'add_ln127_24' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 363 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_27)   --->   "%mul_ln127_9 = mul i24 %sext_ln127_19, i24 %sext_ln127_18" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 363 'mul' 'mul_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln127_20 = sext i16 %Weights_load_99" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 364 'sext' 'sext_ln127_20' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln127_21 = sext i16 %OutPadConv4_load_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 365 'sext' 'sext_ln127_21' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 366 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_30)   --->   "%mul_ln127_10 = mul i24 %sext_ln127_21, i24 %sext_ln127_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 366 'mul' 'mul_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 367 [1/2] (1.23ns)   --->   "%Weights_load_107 = load i14 %Weights_addr_107" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 367 'load' 'Weights_load_107' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 368 [1/2] (1.23ns)   --->   "%Weights_load_108 = load i14 %Weights_addr_108" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 368 'load' 'Weights_load_108' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 369 [1/1] (0.79ns)   --->   "%add_ln127_58 = add i11 %p_cast109, i11 624" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 369 'add' 'add_ln127_58' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln127_42 = zext i11 %add_ln127_58" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 370 'zext' 'zext_ln127_42' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%Weights_addr_109 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_42" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 371 'getelementptr' 'Weights_addr_109' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 372 [2/2] (1.23ns)   --->   "%Weights_load_109 = load i14 %Weights_addr_109" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 372 'load' 'Weights_load_109' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 373 [1/2] (1.23ns)   --->   "%OutPadConv4_load_20 = load i10 %OutPadConv4_addr_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 373 'load' 'OutPadConv4_load_20' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_12 : Operation 374 [1/1] (0.79ns)   --->   "%add_ln127_61 = add i11 %p_cast109, i11 625" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 374 'add' 'add_ln127_61' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln127_44 = zext i11 %add_ln127_61" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 375 'zext' 'zext_ln127_44' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%Weights_addr_110 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_44" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 376 'getelementptr' 'Weights_addr_110' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 377 [2/2] (1.23ns)   --->   "%Weights_load_110 = load i14 %Weights_addr_110" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 377 'load' 'Weights_load_110' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 378 [1/2] (1.23ns)   --->   "%OutPadConv4_load_21 = load i10 %OutPadConv4_addr_21" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 378 'load' 'OutPadConv4_load_21' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_12 : Operation 379 [1/1] (0.77ns)   --->   "%add_ln127_63 = add i9 %zext_ln121_3, i9 338" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 379 'add' 'add_ln127_63' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln127_45 = zext i9 %add_ln127_63" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 380 'zext' 'zext_ln127_45' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_22 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_45" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 381 'getelementptr' 'OutPadConv4_addr_22' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 382 [2/2] (1.23ns)   --->   "%OutPadConv4_load_22 = load i10 %OutPadConv4_addr_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 382 'load' 'OutPadConv4_load_22' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_12 : Operation 383 [1/1] (0.77ns)   --->   "%add_ln127_66 = add i9 %zext_ln121_3, i9 339" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 383 'add' 'add_ln127_66' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln127_47 = zext i9 %add_ln127_66" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 384 'zext' 'zext_ln127_47' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_23 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_47" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 385 'getelementptr' 'OutPadConv4_addr_23' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 386 [2/2] (1.23ns)   --->   "%OutPadConv4_load_23 = load i10 %OutPadConv4_addr_23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 386 'load' 'OutPadConv4_load_23' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 13 <SV = 12> <Delay = 2.03>
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%p_shl23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 387 'bitconcatenate' 'p_shl23' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%p_shl31_cast = zext i10 %p_shl23" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 388 'zext' 'p_shl31_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%p_shl24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 389 'bitconcatenate' 'p_shl24' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %p_shl24" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 390 'zext' 'zext_ln121' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 391 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_24 = add i24 %shl_ln127_7, i24 %mul_ln127_8" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 391 'add' 'add_ln127_24' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 392 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_27)   --->   "%mul_ln127_9 = mul i24 %sext_ln127_19, i24 %sext_ln127_18" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 392 'mul' 'mul_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_24, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 393 'partselect' 'tmp_94' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln127_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_94, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 394 'bitconcatenate' 'shl_ln127_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 395 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_27 = add i24 %shl_ln127_8, i24 %mul_ln127_9" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 395 'add' 'add_ln127_27' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 396 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_30)   --->   "%mul_ln127_10 = mul i24 %sext_ln127_21, i24 %sext_ln127_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 396 'mul' 'mul_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln127_22 = sext i16 %Weights_load_100" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 397 'sext' 'sext_ln127_22' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln127_23 = sext i16 %OutPadConv4_load_11" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 398 'sext' 'sext_ln127_23' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 399 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_33)   --->   "%mul_ln127_11 = mul i24 %sext_ln127_23, i24 %sext_ln127_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 399 'mul' 'mul_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 400 [1/2] (1.23ns)   --->   "%Weights_load_109 = load i14 %Weights_addr_109" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 400 'load' 'Weights_load_109' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 401 [1/2] (1.23ns)   --->   "%Weights_load_110 = load i14 %Weights_addr_110" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 401 'load' 'Weights_load_110' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 402 [1/1] (0.79ns)   --->   "%add_ln127_64 = add i11 %p_cast109, i11 626" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 402 'add' 'add_ln127_64' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln127_46 = zext i11 %add_ln127_64" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 403 'zext' 'zext_ln127_46' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%Weights_addr_111 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_46" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 404 'getelementptr' 'Weights_addr_111' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 405 [2/2] (1.23ns)   --->   "%Weights_load_111 = load i14 %Weights_addr_111" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 405 'load' 'Weights_load_111' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 406 [1/2] (1.23ns)   --->   "%OutPadConv4_load_22 = load i10 %OutPadConv4_addr_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 406 'load' 'OutPadConv4_load_22' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_13 : Operation 407 [1/1] (0.79ns)   --->   "%add_ln127_67 = add i11 %p_cast109, i11 627" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 407 'add' 'add_ln127_67' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln127_48 = zext i11 %add_ln127_67" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 408 'zext' 'zext_ln127_48' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%Weights_addr_112 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_48" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 409 'getelementptr' 'Weights_addr_112' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 410 [2/2] (1.23ns)   --->   "%Weights_load_112 = load i14 %Weights_addr_112" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 410 'load' 'Weights_load_112' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 411 [1/2] (1.23ns)   --->   "%OutPadConv4_load_23 = load i10 %OutPadConv4_addr_23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 411 'load' 'OutPadConv4_load_23' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_13 : Operation 412 [1/1] (0.77ns)   --->   "%add_ln127_69 = add i9 %zext_ln121_3, i9 340" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 412 'add' 'add_ln127_69' <Predicate = (!icmp_ln119)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln127_49 = zext i9 %add_ln127_69" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 413 'zext' 'zext_ln127_49' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_24 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_49" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 414 'getelementptr' 'OutPadConv4_addr_24' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 415 [2/2] (1.23ns)   --->   "%OutPadConv4_load_24 = load i10 %OutPadConv4_addr_24" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 415 'load' 'OutPadConv4_load_24' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_13 : Operation 416 [1/1] (0.76ns)   --->   "%add_ln127_72 = add i8 %zext_ln121_4, i8 164" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 416 'add' 'add_ln127_72' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln127_50 = sext i8 %add_ln127_72" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 417 'sext' 'sext_ln127_50' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln127_51 = zext i9 %sext_ln127_50" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 418 'zext' 'zext_ln127_51' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_25 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_51" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 419 'getelementptr' 'OutPadConv4_addr_25' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 420 [2/2] (1.23ns)   --->   "%OutPadConv4_load_25 = load i10 %OutPadConv4_addr_25" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 420 'load' 'OutPadConv4_load_25' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_13 : Operation 421 [1/1] (0.76ns)   --->   "%add_ln129_3 = add i9 %zext_ln121, i9 %zext_ln121_3" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 421 'add' 'add_ln129_3' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i9 %add_ln129_3" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 422 'zext' 'zext_ln129' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.78ns)   --->   "%add_ln129_1 = add i11 %zext_ln129, i11 %p_shl31_cast" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 423 'add' 'add_ln129_1' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.03>
ST_14 : Operation 424 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_27 = add i24 %shl_ln127_8, i24 %mul_ln127_9" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 424 'add' 'add_ln127_27' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 425 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_30)   --->   "%mul_ln127_10 = mul i24 %sext_ln127_21, i24 %sext_ln127_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 425 'mul' 'mul_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_27, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 426 'partselect' 'tmp_95' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln127_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_95, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 427 'bitconcatenate' 'shl_ln127_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 428 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_30 = add i24 %shl_ln127_9, i24 %mul_ln127_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 428 'add' 'add_ln127_30' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 429 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_33)   --->   "%mul_ln127_11 = mul i24 %sext_ln127_23, i24 %sext_ln127_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 429 'mul' 'mul_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln127_24 = sext i16 %Weights_load_101" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 430 'sext' 'sext_ln127_24' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln127_25 = sext i16 %OutPadConv4_load_12" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 431 'sext' 'sext_ln127_25' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 432 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_36)   --->   "%mul_ln127_12 = mul i24 %sext_ln127_25, i24 %sext_ln127_24" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 432 'mul' 'mul_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 433 [1/2] (1.23ns)   --->   "%Weights_load_111 = load i14 %Weights_addr_111" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 433 'load' 'Weights_load_111' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 434 [1/2] (1.23ns)   --->   "%Weights_load_112 = load i14 %Weights_addr_112" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 434 'load' 'Weights_load_112' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 435 [1/1] (0.79ns)   --->   "%add_ln127_70 = add i11 %p_cast109, i11 628" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 435 'add' 'add_ln127_70' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln127_50 = zext i11 %add_ln127_70" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 436 'zext' 'zext_ln127_50' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%Weights_addr_113 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_50" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 437 'getelementptr' 'Weights_addr_113' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 438 [2/2] (1.23ns)   --->   "%Weights_load_113 = load i14 %Weights_addr_113" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 438 'load' 'Weights_load_113' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 439 [1/2] (1.23ns)   --->   "%OutPadConv4_load_24 = load i10 %OutPadConv4_addr_24" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 439 'load' 'OutPadConv4_load_24' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_14 : Operation 440 [1/1] (0.79ns)   --->   "%add_ln127_73 = add i11 %p_cast109, i11 629" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 440 'add' 'add_ln127_73' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln127_52 = zext i11 %add_ln127_73" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 441 'zext' 'zext_ln127_52' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%Weights_addr_114 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_52" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 442 'getelementptr' 'Weights_addr_114' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 443 [2/2] (1.23ns)   --->   "%Weights_load_114 = load i14 %Weights_addr_114" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 443 'load' 'Weights_load_114' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 444 [1/2] (1.23ns)   --->   "%OutPadConv4_load_25 = load i10 %OutPadConv4_addr_25" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 444 'load' 'OutPadConv4_load_25' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_14 : Operation 445 [1/1] (0.76ns)   --->   "%add_ln127_75 = add i8 %zext_ln121_4, i8 165" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 445 'add' 'add_ln127_75' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln127_53 = sext i8 %add_ln127_75" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 446 'sext' 'sext_ln127_53' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln127_53 = zext i9 %sext_ln127_53" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 447 'zext' 'zext_ln127_53' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_26 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_53" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 448 'getelementptr' 'OutPadConv4_addr_26' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 449 [2/2] (1.23ns)   --->   "%OutPadConv4_load_26 = load i10 %OutPadConv4_addr_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 449 'load' 'OutPadConv4_load_26' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_14 : Operation 450 [1/1] (0.76ns)   --->   "%add_ln127_78 = add i8 %zext_ln121_4, i8 166" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 450 'add' 'add_ln127_78' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln127_56 = sext i8 %add_ln127_78" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 451 'sext' 'sext_ln127_56' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln127_55 = zext i9 %sext_ln127_56" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 452 'zext' 'zext_ln127_55' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_27 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_55" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 453 'getelementptr' 'OutPadConv4_addr_27' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 454 [2/2] (1.23ns)   --->   "%OutPadConv4_load_27 = load i10 %OutPadConv4_addr_27" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 454 'load' 'OutPadConv4_load_27' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 15 <SV = 14> <Delay = 2.03>
ST_15 : Operation 455 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_30 = add i24 %shl_ln127_9, i24 %mul_ln127_10" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 455 'add' 'add_ln127_30' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 456 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_33)   --->   "%mul_ln127_11 = mul i24 %sext_ln127_23, i24 %sext_ln127_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 456 'mul' 'mul_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_30, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 457 'partselect' 'tmp_96' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln127_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_96, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 458 'bitconcatenate' 'shl_ln127_s' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 459 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_33 = add i24 %shl_ln127_s, i24 %mul_ln127_11" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 459 'add' 'add_ln127_33' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 460 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_36)   --->   "%mul_ln127_12 = mul i24 %sext_ln127_25, i24 %sext_ln127_24" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 460 'mul' 'mul_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln127_26 = sext i16 %Weights_load_102" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 461 'sext' 'sext_ln127_26' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln127_27 = sext i16 %OutPadConv4_load_13" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 462 'sext' 'sext_ln127_27' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 463 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_39)   --->   "%mul_ln127_13 = mul i24 %sext_ln127_27, i24 %sext_ln127_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 463 'mul' 'mul_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 464 [1/2] (1.23ns)   --->   "%Weights_load_113 = load i14 %Weights_addr_113" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 464 'load' 'Weights_load_113' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 465 [1/2] (1.23ns)   --->   "%Weights_load_114 = load i14 %Weights_addr_114" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 465 'load' 'Weights_load_114' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 466 [1/1] (0.79ns)   --->   "%add_ln127_76 = add i11 %p_cast109, i11 630" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 466 'add' 'add_ln127_76' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln127_54 = zext i11 %add_ln127_76" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 467 'zext' 'zext_ln127_54' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 468 [1/1] (0.00ns)   --->   "%Weights_addr_115 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_54" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 468 'getelementptr' 'Weights_addr_115' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 469 [2/2] (1.23ns)   --->   "%Weights_load_115 = load i14 %Weights_addr_115" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 469 'load' 'Weights_load_115' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 470 [1/2] (1.23ns)   --->   "%OutPadConv4_load_26 = load i10 %OutPadConv4_addr_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 470 'load' 'OutPadConv4_load_26' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_15 : Operation 471 [1/1] (0.79ns)   --->   "%add_ln127_79 = add i11 %p_cast109, i11 631" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 471 'add' 'add_ln127_79' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln127_56 = zext i11 %add_ln127_79" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 472 'zext' 'zext_ln127_56' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (0.00ns)   --->   "%Weights_addr_116 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_56" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 473 'getelementptr' 'Weights_addr_116' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 474 [2/2] (1.23ns)   --->   "%Weights_load_116 = load i14 %Weights_addr_116" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 474 'load' 'Weights_load_116' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 475 [1/2] (1.23ns)   --->   "%OutPadConv4_load_27 = load i10 %OutPadConv4_addr_27" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 475 'load' 'OutPadConv4_load_27' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_15 : Operation 476 [1/1] (0.76ns)   --->   "%add_ln127_81 = add i8 %zext_ln121_4, i8 167" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 476 'add' 'add_ln127_81' <Predicate = (!icmp_ln119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln127_59 = sext i8 %add_ln127_81" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 477 'sext' 'sext_ln127_59' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln127_57 = zext i9 %sext_ln127_59" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 478 'zext' 'zext_ln127_57' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_28 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_57" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 479 'getelementptr' 'OutPadConv4_addr_28' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 480 [2/2] (1.23ns)   --->   "%OutPadConv4_load_28 = load i10 %OutPadConv4_addr_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 480 'load' 'OutPadConv4_load_28' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln127_62 = sext i8 %add_ln127_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 481 'sext' 'sext_ln127_62' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln127_59 = zext i9 %sext_ln127_62" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 482 'zext' 'zext_ln127_59' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_29 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_59" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 483 'getelementptr' 'OutPadConv4_addr_29' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 484 [2/2] (1.23ns)   --->   "%OutPadConv4_load_29 = load i10 %OutPadConv4_addr_29" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 484 'load' 'OutPadConv4_load_29' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 16 <SV = 15> <Delay = 2.03>
ST_16 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i7 %select_ln119" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 485 'zext' 'zext_ln121_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 486 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_33 = add i24 %shl_ln127_s, i24 %mul_ln127_11" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 486 'add' 'add_ln127_33' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 487 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_36)   --->   "%mul_ln127_12 = mul i24 %sext_ln127_25, i24 %sext_ln127_24" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 487 'mul' 'mul_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_33, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 488 'partselect' 'tmp_97' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln127_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_97, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 489 'bitconcatenate' 'shl_ln127_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 490 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_36 = add i24 %shl_ln127_10, i24 %mul_ln127_12" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 490 'add' 'add_ln127_36' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 491 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_39)   --->   "%mul_ln127_13 = mul i24 %sext_ln127_27, i24 %sext_ln127_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 491 'mul' 'mul_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln127_28 = sext i16 %Weights_load_103" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 492 'sext' 'sext_ln127_28' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln127_29 = sext i16 %OutPadConv4_load_14" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 493 'sext' 'sext_ln127_29' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 494 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_42)   --->   "%mul_ln127_14 = mul i24 %sext_ln127_29, i24 %sext_ln127_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 494 'mul' 'mul_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 495 [1/2] (1.23ns)   --->   "%Weights_load_115 = load i14 %Weights_addr_115" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 495 'load' 'Weights_load_115' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 496 [1/2] (1.23ns)   --->   "%Weights_load_116 = load i14 %Weights_addr_116" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 496 'load' 'Weights_load_116' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 497 [1/1] (0.79ns)   --->   "%add_ln127_82 = add i11 %p_cast109, i11 632" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 497 'add' 'add_ln127_82' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln127_58 = zext i11 %add_ln127_82" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 498 'zext' 'zext_ln127_58' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 499 [1/1] (0.00ns)   --->   "%Weights_addr_117 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_58" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 499 'getelementptr' 'Weights_addr_117' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 500 [2/2] (1.23ns)   --->   "%Weights_load_117 = load i14 %Weights_addr_117" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 500 'load' 'Weights_load_117' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 501 [1/2] (1.23ns)   --->   "%OutPadConv4_load_28 = load i10 %OutPadConv4_addr_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 501 'load' 'OutPadConv4_load_28' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_16 : Operation 502 [1/1] (0.79ns)   --->   "%add_ln127_84 = add i11 %p_cast109, i11 633" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 502 'add' 'add_ln127_84' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln127_60 = zext i11 %add_ln127_84" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 503 'zext' 'zext_ln127_60' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 504 [1/1] (0.00ns)   --->   "%Weights_addr_118 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_60" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 504 'getelementptr' 'Weights_addr_118' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 505 [2/2] (1.23ns)   --->   "%Weights_load_118 = load i14 %Weights_addr_118" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 505 'load' 'Weights_load_118' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 506 [1/2] (1.23ns)   --->   "%OutPadConv4_load_29 = load i10 %OutPadConv4_addr_29" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 506 'load' 'OutPadConv4_load_29' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_16 : Operation 507 [1/1] (0.78ns)   --->   "%add_ln127_86 = add i10 %zext_ln121_2, i10 504" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 507 'add' 'add_ln127_86' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln127_61 = zext i10 %add_ln127_86" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 508 'zext' 'zext_ln127_61' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_30 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_61" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 509 'getelementptr' 'OutPadConv4_addr_30' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 510 [2/2] (1.23ns)   --->   "%OutPadConv4_load_30 = load i10 %OutPadConv4_addr_30" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 510 'load' 'OutPadConv4_load_30' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_16 : Operation 511 [1/1] (0.78ns)   --->   "%add_ln127_89 = add i10 %zext_ln121_2, i10 505" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 511 'add' 'add_ln127_89' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln127_63 = zext i10 %add_ln127_89" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 512 'zext' 'zext_ln127_63' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 513 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_31 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_63" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 513 'getelementptr' 'OutPadConv4_addr_31' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_16 : Operation 514 [2/2] (1.23ns)   --->   "%OutPadConv4_load_31 = load i10 %OutPadConv4_addr_31" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 514 'load' 'OutPadConv4_load_31' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 17 <SV = 16> <Delay = 2.03>
ST_17 : Operation 515 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_36 = add i24 %shl_ln127_10, i24 %mul_ln127_12" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 515 'add' 'add_ln127_36' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 516 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_39)   --->   "%mul_ln127_13 = mul i24 %sext_ln127_27, i24 %sext_ln127_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 516 'mul' 'mul_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_36, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 517 'partselect' 'tmp_98' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln127_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_98, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 518 'bitconcatenate' 'shl_ln127_11' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 519 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_39 = add i24 %shl_ln127_11, i24 %mul_ln127_13" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 519 'add' 'add_ln127_39' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 520 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_42)   --->   "%mul_ln127_14 = mul i24 %sext_ln127_29, i24 %sext_ln127_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 520 'mul' 'mul_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln127_30 = sext i16 %Weights_load_104" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 521 'sext' 'sext_ln127_30' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln127_31 = sext i16 %OutPadConv4_load_15" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 522 'sext' 'sext_ln127_31' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 523 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_45)   --->   "%mul_ln127_15 = mul i24 %sext_ln127_31, i24 %sext_ln127_30" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 523 'mul' 'mul_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 524 [1/2] (1.23ns)   --->   "%Weights_load_117 = load i14 %Weights_addr_117" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 524 'load' 'Weights_load_117' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 525 [1/2] (1.23ns)   --->   "%Weights_load_118 = load i14 %Weights_addr_118" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 525 'load' 'Weights_load_118' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 526 [1/1] (0.79ns)   --->   "%add_ln127_87 = add i11 %p_cast109, i11 634" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 526 'add' 'add_ln127_87' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln127_62 = zext i11 %add_ln127_87" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 527 'zext' 'zext_ln127_62' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 528 [1/1] (0.00ns)   --->   "%Weights_addr_119 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_62" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 528 'getelementptr' 'Weights_addr_119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 529 [2/2] (1.23ns)   --->   "%Weights_load_119 = load i14 %Weights_addr_119" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 529 'load' 'Weights_load_119' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 530 [1/2] (1.23ns)   --->   "%OutPadConv4_load_30 = load i10 %OutPadConv4_addr_30" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 530 'load' 'OutPadConv4_load_30' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_17 : Operation 531 [1/1] (0.79ns)   --->   "%add_ln127_90 = add i11 %p_cast109, i11 635" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 531 'add' 'add_ln127_90' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln127_64 = zext i11 %add_ln127_90" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 532 'zext' 'zext_ln127_64' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 533 [1/1] (0.00ns)   --->   "%Weights_addr_120 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_64" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 533 'getelementptr' 'Weights_addr_120' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 534 [2/2] (1.23ns)   --->   "%Weights_load_120 = load i14 %Weights_addr_120" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 534 'load' 'Weights_load_120' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 535 [1/2] (1.23ns)   --->   "%OutPadConv4_load_31 = load i10 %OutPadConv4_addr_31" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 535 'load' 'OutPadConv4_load_31' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_17 : Operation 536 [1/1] (0.78ns)   --->   "%add_ln127_92 = add i10 %zext_ln121_2, i10 506" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 536 'add' 'add_ln127_92' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln127_65 = zext i10 %add_ln127_92" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 537 'zext' 'zext_ln127_65' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 538 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_32 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_65" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 538 'getelementptr' 'OutPadConv4_addr_32' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 539 [2/2] (1.23ns)   --->   "%OutPadConv4_load_32 = load i10 %OutPadConv4_addr_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 539 'load' 'OutPadConv4_load_32' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_17 : Operation 540 [1/1] (0.78ns)   --->   "%add_ln127_95 = add i10 %zext_ln121_2, i10 507" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 540 'add' 'add_ln127_95' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln127_67 = zext i10 %add_ln127_95" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 541 'zext' 'zext_ln127_67' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 542 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_33 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_67" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 542 'getelementptr' 'OutPadConv4_addr_33' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_17 : Operation 543 [2/2] (1.23ns)   --->   "%OutPadConv4_load_33 = load i10 %OutPadConv4_addr_33" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 543 'load' 'OutPadConv4_load_33' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 18 <SV = 17> <Delay = 2.03>
ST_18 : Operation 544 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_39 = add i24 %shl_ln127_11, i24 %mul_ln127_13" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 544 'add' 'add_ln127_39' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 545 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_42)   --->   "%mul_ln127_14 = mul i24 %sext_ln127_29, i24 %sext_ln127_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 545 'mul' 'mul_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_39, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 546 'partselect' 'tmp_99' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln127_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_99, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 547 'bitconcatenate' 'shl_ln127_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 548 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_42 = add i24 %shl_ln127_12, i24 %mul_ln127_14" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 548 'add' 'add_ln127_42' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 549 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_45)   --->   "%mul_ln127_15 = mul i24 %sext_ln127_31, i24 %sext_ln127_30" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 549 'mul' 'mul_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln127_32 = sext i16 %Weights_load_105" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 550 'sext' 'sext_ln127_32' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln127_33 = sext i16 %OutPadConv4_load_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 551 'sext' 'sext_ln127_33' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 552 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_48)   --->   "%mul_ln127_16 = mul i24 %sext_ln127_33, i24 %sext_ln127_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 552 'mul' 'mul_ln127_16' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 553 [1/2] (1.23ns)   --->   "%Weights_load_119 = load i14 %Weights_addr_119" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 553 'load' 'Weights_load_119' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 554 [1/2] (1.23ns)   --->   "%Weights_load_120 = load i14 %Weights_addr_120" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 554 'load' 'Weights_load_120' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 555 [1/1] (0.79ns)   --->   "%add_ln127_93 = add i11 %p_cast109, i11 636" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 555 'add' 'add_ln127_93' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln127_66 = zext i11 %add_ln127_93" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 556 'zext' 'zext_ln127_66' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 557 [1/1] (0.00ns)   --->   "%Weights_addr_121 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_66" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 557 'getelementptr' 'Weights_addr_121' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 558 [2/2] (1.23ns)   --->   "%Weights_load_121 = load i14 %Weights_addr_121" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 558 'load' 'Weights_load_121' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 559 [1/2] (1.23ns)   --->   "%OutPadConv4_load_32 = load i10 %OutPadConv4_addr_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 559 'load' 'OutPadConv4_load_32' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_18 : Operation 560 [1/1] (0.79ns)   --->   "%add_ln127_96 = add i11 %p_cast109, i11 637" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 560 'add' 'add_ln127_96' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln127_68 = zext i11 %add_ln127_96" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 561 'zext' 'zext_ln127_68' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 562 [1/1] (0.00ns)   --->   "%Weights_addr_122 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_68" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 562 'getelementptr' 'Weights_addr_122' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 563 [2/2] (1.23ns)   --->   "%Weights_load_122 = load i14 %Weights_addr_122" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 563 'load' 'Weights_load_122' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 564 [1/2] (1.23ns)   --->   "%OutPadConv4_load_33 = load i10 %OutPadConv4_addr_33" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 564 'load' 'OutPadConv4_load_33' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_18 : Operation 565 [1/1] (0.78ns)   --->   "%add_ln127_98 = add i10 %zext_ln121_2, i10 508" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 565 'add' 'add_ln127_98' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln127_69 = zext i10 %add_ln127_98" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 566 'zext' 'zext_ln127_69' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 567 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_34 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_69" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 567 'getelementptr' 'OutPadConv4_addr_34' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 568 [2/2] (1.23ns)   --->   "%OutPadConv4_load_34 = load i10 %OutPadConv4_addr_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 568 'load' 'OutPadConv4_load_34' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_18 : Operation 569 [1/1] (0.78ns)   --->   "%add_ln127_101 = add i10 %zext_ln121_2, i10 588" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 569 'add' 'add_ln127_101' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln127_71 = zext i10 %add_ln127_101" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 570 'zext' 'zext_ln127_71' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 571 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_35 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_71" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 571 'getelementptr' 'OutPadConv4_addr_35' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_18 : Operation 572 [2/2] (1.23ns)   --->   "%OutPadConv4_load_35 = load i10 %OutPadConv4_addr_35" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 572 'load' 'OutPadConv4_load_35' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 19 <SV = 18> <Delay = 2.03>
ST_19 : Operation 573 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_42 = add i24 %shl_ln127_12, i24 %mul_ln127_14" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 573 'add' 'add_ln127_42' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 574 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_45)   --->   "%mul_ln127_15 = mul i24 %sext_ln127_31, i24 %sext_ln127_30" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 574 'mul' 'mul_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_42, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 575 'partselect' 'tmp_100' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln127_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_100, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 576 'bitconcatenate' 'shl_ln127_13' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 577 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_45 = add i24 %shl_ln127_13, i24 %mul_ln127_15" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 577 'add' 'add_ln127_45' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 578 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_48)   --->   "%mul_ln127_16 = mul i24 %sext_ln127_33, i24 %sext_ln127_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 578 'mul' 'mul_ln127_16' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln127_34 = sext i16 %Weights_load_106" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 579 'sext' 'sext_ln127_34' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln127_35 = sext i16 %OutPadConv4_load_17" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 580 'sext' 'sext_ln127_35' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 581 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_51)   --->   "%mul_ln127_17 = mul i24 %sext_ln127_35, i24 %sext_ln127_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 581 'mul' 'mul_ln127_17' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 582 [1/2] (1.23ns)   --->   "%Weights_load_121 = load i14 %Weights_addr_121" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 582 'load' 'Weights_load_121' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 583 [1/2] (1.23ns)   --->   "%Weights_load_122 = load i14 %Weights_addr_122" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 583 'load' 'Weights_load_122' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 584 [1/1] (0.79ns)   --->   "%add_ln127_99 = add i11 %p_cast109, i11 638" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 584 'add' 'add_ln127_99' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln127_70 = zext i11 %add_ln127_99" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 585 'zext' 'zext_ln127_70' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 586 [1/1] (0.00ns)   --->   "%Weights_addr_123 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_70" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 586 'getelementptr' 'Weights_addr_123' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 587 [2/2] (1.23ns)   --->   "%Weights_load_123 = load i14 %Weights_addr_123" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 587 'load' 'Weights_load_123' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 588 [1/2] (1.23ns)   --->   "%OutPadConv4_load_34 = load i10 %OutPadConv4_addr_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 588 'load' 'OutPadConv4_load_34' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_19 : Operation 589 [1/1] (0.79ns)   --->   "%add_ln127_102 = add i11 %p_cast109, i11 639" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 589 'add' 'add_ln127_102' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln127_72 = zext i11 %add_ln127_102" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 590 'zext' 'zext_ln127_72' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 591 [1/1] (0.00ns)   --->   "%Weights_addr_124 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_72" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 591 'getelementptr' 'Weights_addr_124' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 592 [2/2] (1.23ns)   --->   "%Weights_load_124 = load i14 %Weights_addr_124" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 592 'load' 'Weights_load_124' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 593 [1/2] (1.23ns)   --->   "%OutPadConv4_load_35 = load i10 %OutPadConv4_addr_35" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 593 'load' 'OutPadConv4_load_35' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_19 : Operation 594 [1/1] (0.78ns)   --->   "%add_ln127_104 = add i10 %zext_ln121_2, i10 589" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 594 'add' 'add_ln127_104' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln127_73 = zext i10 %add_ln127_104" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 595 'zext' 'zext_ln127_73' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_36 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_73" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 596 'getelementptr' 'OutPadConv4_addr_36' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 597 [2/2] (1.23ns)   --->   "%OutPadConv4_load_36 = load i10 %OutPadConv4_addr_36" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 597 'load' 'OutPadConv4_load_36' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_19 : Operation 598 [1/1] (0.78ns)   --->   "%add_ln127_107 = add i10 %zext_ln121_2, i10 590" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 598 'add' 'add_ln127_107' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln127_75 = zext i10 %add_ln127_107" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 599 'zext' 'zext_ln127_75' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_37 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_75" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 600 'getelementptr' 'OutPadConv4_addr_37' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_19 : Operation 601 [2/2] (1.23ns)   --->   "%OutPadConv4_load_37 = load i10 %OutPadConv4_addr_37" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 601 'load' 'OutPadConv4_load_37' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 20 <SV = 19> <Delay = 2.03>
ST_20 : Operation 602 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_45 = add i24 %shl_ln127_13, i24 %mul_ln127_15" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 602 'add' 'add_ln127_45' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 603 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_48)   --->   "%mul_ln127_16 = mul i24 %sext_ln127_33, i24 %sext_ln127_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 603 'mul' 'mul_ln127_16' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_45, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 604 'partselect' 'tmp_101' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln127_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_101, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 605 'bitconcatenate' 'shl_ln127_14' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 606 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_48 = add i24 %shl_ln127_14, i24 %mul_ln127_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 606 'add' 'add_ln127_48' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 607 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_51)   --->   "%mul_ln127_17 = mul i24 %sext_ln127_35, i24 %sext_ln127_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 607 'mul' 'mul_ln127_17' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln127_36 = sext i16 %Weights_load_107" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 608 'sext' 'sext_ln127_36' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln127_37 = sext i16 %OutPadConv4_load_18" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 609 'sext' 'sext_ln127_37' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 610 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_54)   --->   "%mul_ln127_18 = mul i24 %sext_ln127_37, i24 %sext_ln127_36" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 610 'mul' 'mul_ln127_18' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 611 [1/2] (1.23ns)   --->   "%Weights_load_123 = load i14 %Weights_addr_123" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 611 'load' 'Weights_load_123' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 612 [1/2] (1.23ns)   --->   "%Weights_load_124 = load i14 %Weights_addr_124" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 612 'load' 'Weights_load_124' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 613 [1/1] (0.79ns)   --->   "%add_ln127_105 = add i11 %p_cast109, i11 640" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 613 'add' 'add_ln127_105' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln127_74 = zext i11 %add_ln127_105" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 614 'zext' 'zext_ln127_74' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 615 [1/1] (0.00ns)   --->   "%Weights_addr_125 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_74" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 615 'getelementptr' 'Weights_addr_125' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 616 [2/2] (1.23ns)   --->   "%Weights_load_125 = load i14 %Weights_addr_125" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 616 'load' 'Weights_load_125' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 617 [1/2] (1.23ns)   --->   "%OutPadConv4_load_36 = load i10 %OutPadConv4_addr_36" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 617 'load' 'OutPadConv4_load_36' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_20 : Operation 618 [1/1] (0.79ns)   --->   "%add_ln127_108 = add i11 %p_cast109, i11 641" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 618 'add' 'add_ln127_108' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln127_76 = zext i11 %add_ln127_108" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 619 'zext' 'zext_ln127_76' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 620 [1/1] (0.00ns)   --->   "%Weights_addr_126 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_76" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 620 'getelementptr' 'Weights_addr_126' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 621 [2/2] (1.23ns)   --->   "%Weights_load_126 = load i14 %Weights_addr_126" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 621 'load' 'Weights_load_126' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 622 [1/2] (1.23ns)   --->   "%OutPadConv4_load_37 = load i10 %OutPadConv4_addr_37" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 622 'load' 'OutPadConv4_load_37' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_20 : Operation 623 [1/1] (0.78ns)   --->   "%add_ln127_110 = add i10 %zext_ln121_2, i10 591" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 623 'add' 'add_ln127_110' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln127_77 = zext i10 %add_ln127_110" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 624 'zext' 'zext_ln127_77' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 625 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_38 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_77" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 625 'getelementptr' 'OutPadConv4_addr_38' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 626 [2/2] (1.23ns)   --->   "%OutPadConv4_load_38 = load i10 %OutPadConv4_addr_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 626 'load' 'OutPadConv4_load_38' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_20 : Operation 627 [1/1] (0.78ns)   --->   "%add_ln127_113 = add i10 %zext_ln121_2, i10 592" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 627 'add' 'add_ln127_113' <Predicate = (!icmp_ln119)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln127_79 = zext i10 %add_ln127_113" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 628 'zext' 'zext_ln127_79' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 629 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_39 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_79" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 629 'getelementptr' 'OutPadConv4_addr_39' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_20 : Operation 630 [2/2] (1.23ns)   --->   "%OutPadConv4_load_39 = load i10 %OutPadConv4_addr_39" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 630 'load' 'OutPadConv4_load_39' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 21 <SV = 20> <Delay = 2.03>
ST_21 : Operation 631 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_48 = add i24 %shl_ln127_14, i24 %mul_ln127_16" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 631 'add' 'add_ln127_48' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 632 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_51)   --->   "%mul_ln127_17 = mul i24 %sext_ln127_35, i24 %sext_ln127_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 632 'mul' 'mul_ln127_17' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_48, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 633 'partselect' 'tmp_102' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 634 [1/1] (0.00ns)   --->   "%shl_ln127_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_102, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 634 'bitconcatenate' 'shl_ln127_15' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 635 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_51 = add i24 %shl_ln127_15, i24 %mul_ln127_17" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 635 'add' 'add_ln127_51' <Predicate = (!icmp_ln119)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 636 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_54)   --->   "%mul_ln127_18 = mul i24 %sext_ln127_37, i24 %sext_ln127_36" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 636 'mul' 'mul_ln127_18' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln127_38 = sext i16 %Weights_load_108" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 637 'sext' 'sext_ln127_38' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln127_39 = sext i16 %OutPadConv4_load_19" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 638 'sext' 'sext_ln127_39' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 639 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_56)   --->   "%mul_ln127_19 = mul i24 %sext_ln127_39, i24 %sext_ln127_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 639 'mul' 'mul_ln127_19' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 640 [1/2] (1.23ns)   --->   "%Weights_load_125 = load i14 %Weights_addr_125" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 640 'load' 'Weights_load_125' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 641 [1/2] (1.23ns)   --->   "%Weights_load_126 = load i14 %Weights_addr_126" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 641 'load' 'Weights_load_126' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 642 [1/1] (0.79ns)   --->   "%add_ln127_111 = add i11 %p_cast109, i11 642" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 642 'add' 'add_ln127_111' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln127_78 = zext i11 %add_ln127_111" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 643 'zext' 'zext_ln127_78' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 644 [1/1] (0.00ns)   --->   "%Weights_addr_127 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_78" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 644 'getelementptr' 'Weights_addr_127' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 645 [2/2] (1.23ns)   --->   "%Weights_load_127 = load i14 %Weights_addr_127" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 645 'load' 'Weights_load_127' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 646 [1/2] (1.23ns)   --->   "%OutPadConv4_load_38 = load i10 %OutPadConv4_addr_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 646 'load' 'OutPadConv4_load_38' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_21 : Operation 647 [1/1] (0.79ns)   --->   "%add_ln127_114 = add i11 %p_cast109, i11 643" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 647 'add' 'add_ln127_114' <Predicate = (!icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln127_80 = zext i11 %add_ln127_114" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 648 'zext' 'zext_ln127_80' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 649 [1/1] (0.00ns)   --->   "%Weights_addr_128 = getelementptr i16 %Weights, i64 0, i64 %zext_ln127_80" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 649 'getelementptr' 'Weights_addr_128' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 650 [2/2] (1.23ns)   --->   "%Weights_load_128 = load i14 %Weights_addr_128" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 650 'load' 'Weights_load_128' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 651 [1/2] (1.23ns)   --->   "%OutPadConv4_load_39 = load i10 %OutPadConv4_addr_39" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 651 'load' 'OutPadConv4_load_39' <Predicate = (!icmp_ln119)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>

State 22 <SV = 21> <Delay = 2.03>
ST_22 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %select_ln119_1" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 652 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 653 [1/1] (0.79ns)   --->   "%arrayidx31_sum = add i11 %zext_ln119, i11 1244" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 653 'add' 'arrayidx31_sum' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 654 [1/1] (0.00ns)   --->   "%arrayidx31_sum_cast = zext i11 %arrayidx31_sum" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 654 'zext' 'arrayidx31_sum_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 655 [1/1] (0.00ns)   --->   "%Weights_addr_89 = getelementptr i16 %Weights, i64 0, i64 %arrayidx31_sum_cast" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 655 'getelementptr' 'Weights_addr_89' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 656 [2/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 656 'load' 'Weights_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_22 : Operation 657 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_51 = add i24 %shl_ln127_15, i24 %mul_ln127_17" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 657 'add' 'add_ln127_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 658 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_54)   --->   "%mul_ln127_18 = mul i24 %sext_ln127_37, i24 %sext_ln127_36" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 658 'mul' 'mul_ln127_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_51, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 659 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 660 [1/1] (0.00ns)   --->   "%shl_ln127_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 660 'bitconcatenate' 'shl_ln127_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 661 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_54 = add i24 %shl_ln127_16, i24 %mul_ln127_18" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 661 'add' 'add_ln127_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 662 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_56)   --->   "%mul_ln127_19 = mul i24 %sext_ln127_39, i24 %sext_ln127_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 662 'mul' 'mul_ln127_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln127_40 = sext i16 %Weights_load_109" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 663 'sext' 'sext_ln127_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln127_41 = sext i16 %OutPadConv4_load_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 664 'sext' 'sext_ln127_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 665 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_59)   --->   "%mul_ln127_20 = mul i24 %sext_ln127_41, i24 %sext_ln127_40" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 665 'mul' 'mul_ln127_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 666 [1/2] (1.23ns)   --->   "%Weights_load_127 = load i14 %Weights_addr_127" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 666 'load' 'Weights_load_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_22 : Operation 667 [1/2] (1.23ns)   --->   "%Weights_load_128 = load i14 %Weights_addr_128" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 667 'load' 'Weights_load_128' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 668 [1/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 668 'load' 'Weights_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_23 : Operation 669 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_54 = add i24 %shl_ln127_16, i24 %mul_ln127_18" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 669 'add' 'add_ln127_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 670 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_56)   --->   "%mul_ln127_19 = mul i24 %sext_ln127_39, i24 %sext_ln127_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 670 'mul' 'mul_ln127_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_54, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 671 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 672 [1/1] (0.00ns)   --->   "%shl_ln127_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 672 'bitconcatenate' 'shl_ln127_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 673 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_56 = add i24 %shl_ln127_17, i24 %mul_ln127_19" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 673 'add' 'add_ln127_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 674 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_59)   --->   "%mul_ln127_20 = mul i24 %sext_ln127_41, i24 %sext_ln127_40" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 674 'mul' 'mul_ln127_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln127_42 = sext i16 %Weights_load_110" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 675 'sext' 'sext_ln127_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln127_43 = sext i16 %OutPadConv4_load_21" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 676 'sext' 'sext_ln127_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 677 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_62)   --->   "%mul_ln127_21 = mul i24 %sext_ln127_43, i24 %sext_ln127_42" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 677 'mul' 'mul_ln127_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 866 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 866 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.29>
ST_24 : Operation 678 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_56 = add i24 %shl_ln127_17, i24 %mul_ln127_19" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 678 'add' 'add_ln127_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 679 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_59)   --->   "%mul_ln127_20 = mul i24 %sext_ln127_41, i24 %sext_ln127_40" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 679 'mul' 'mul_ln127_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_56, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 680 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln127_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 681 'bitconcatenate' 'shl_ln127_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 682 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_59 = add i24 %shl_ln127_18, i24 %mul_ln127_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 682 'add' 'add_ln127_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 683 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_62)   --->   "%mul_ln127_21 = mul i24 %sext_ln127_43, i24 %sext_ln127_42" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 683 'mul' 'mul_ln127_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln127_44 = sext i16 %Weights_load_111" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 684 'sext' 'sext_ln127_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln127_45 = sext i16 %OutPadConv4_load_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 685 'sext' 'sext_ln127_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 686 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_65)   --->   "%mul_ln127_22 = mul i24 %sext_ln127_45, i24 %sext_ln127_44" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 686 'mul' 'mul_ln127_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 687 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_59 = add i24 %shl_ln127_18, i24 %mul_ln127_20" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 687 'add' 'add_ln127_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 688 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_62)   --->   "%mul_ln127_21 = mul i24 %sext_ln127_43, i24 %sext_ln127_42" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 688 'mul' 'mul_ln127_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_59, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 689 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 690 [1/1] (0.00ns)   --->   "%shl_ln127_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 690 'bitconcatenate' 'shl_ln127_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 691 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_62 = add i24 %shl_ln127_19, i24 %mul_ln127_21" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 691 'add' 'add_ln127_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 692 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_65)   --->   "%mul_ln127_22 = mul i24 %sext_ln127_45, i24 %sext_ln127_44" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 692 'mul' 'mul_ln127_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln127_46 = sext i16 %Weights_load_112" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 693 'sext' 'sext_ln127_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln127_47 = sext i16 %OutPadConv4_load_23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 694 'sext' 'sext_ln127_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 695 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_68)   --->   "%mul_ln127_23 = mul i24 %sext_ln127_47, i24 %sext_ln127_46" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 695 'mul' 'mul_ln127_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 696 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_62 = add i24 %shl_ln127_19, i24 %mul_ln127_21" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 696 'add' 'add_ln127_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 697 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_65)   --->   "%mul_ln127_22 = mul i24 %sext_ln127_45, i24 %sext_ln127_44" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 697 'mul' 'mul_ln127_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_62, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 698 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 699 [1/1] (0.00ns)   --->   "%shl_ln127_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 699 'bitconcatenate' 'shl_ln127_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 700 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_65 = add i24 %shl_ln127_20, i24 %mul_ln127_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 700 'add' 'add_ln127_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 701 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_68)   --->   "%mul_ln127_23 = mul i24 %sext_ln127_47, i24 %sext_ln127_46" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 701 'mul' 'mul_ln127_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln127_48 = sext i16 %Weights_load_113" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 702 'sext' 'sext_ln127_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln127_49 = sext i16 %OutPadConv4_load_24" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 703 'sext' 'sext_ln127_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 704 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_71)   --->   "%mul_ln127_24 = mul i24 %sext_ln127_49, i24 %sext_ln127_48" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 704 'mul' 'mul_ln127_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 705 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_65 = add i24 %shl_ln127_20, i24 %mul_ln127_22" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 705 'add' 'add_ln127_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 706 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_68)   --->   "%mul_ln127_23 = mul i24 %sext_ln127_47, i24 %sext_ln127_46" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 706 'mul' 'mul_ln127_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_65, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 707 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln127_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 708 'bitconcatenate' 'shl_ln127_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 709 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_68 = add i24 %shl_ln127_21, i24 %mul_ln127_23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 709 'add' 'add_ln127_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 710 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_71)   --->   "%mul_ln127_24 = mul i24 %sext_ln127_49, i24 %sext_ln127_48" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 710 'mul' 'mul_ln127_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln127_51 = sext i16 %Weights_load_114" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 711 'sext' 'sext_ln127_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln127_52 = sext i16 %OutPadConv4_load_25" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 712 'sext' 'sext_ln127_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 713 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_74)   --->   "%mul_ln127_25 = mul i24 %sext_ln127_52, i24 %sext_ln127_51" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 713 'mul' 'mul_ln127_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 714 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_68 = add i24 %shl_ln127_21, i24 %mul_ln127_23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 714 'add' 'add_ln127_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 715 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_71)   --->   "%mul_ln127_24 = mul i24 %sext_ln127_49, i24 %sext_ln127_48" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 715 'mul' 'mul_ln127_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_68, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 716 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 717 [1/1] (0.00ns)   --->   "%shl_ln127_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 717 'bitconcatenate' 'shl_ln127_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 718 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_71 = add i24 %shl_ln127_22, i24 %mul_ln127_24" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 718 'add' 'add_ln127_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 719 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_74)   --->   "%mul_ln127_25 = mul i24 %sext_ln127_52, i24 %sext_ln127_51" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 719 'mul' 'mul_ln127_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln127_54 = sext i16 %Weights_load_115" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 720 'sext' 'sext_ln127_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln127_55 = sext i16 %OutPadConv4_load_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 721 'sext' 'sext_ln127_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 722 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_77)   --->   "%mul_ln127_26 = mul i24 %sext_ln127_55, i24 %sext_ln127_54" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 722 'mul' 'mul_ln127_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 723 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_71 = add i24 %shl_ln127_22, i24 %mul_ln127_24" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 723 'add' 'add_ln127_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 724 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_74)   --->   "%mul_ln127_25 = mul i24 %sext_ln127_52, i24 %sext_ln127_51" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 724 'mul' 'mul_ln127_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_71, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 725 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 726 [1/1] (0.00ns)   --->   "%shl_ln127_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 726 'bitconcatenate' 'shl_ln127_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 727 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_74 = add i24 %shl_ln127_23, i24 %mul_ln127_25" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 727 'add' 'add_ln127_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 728 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_77)   --->   "%mul_ln127_26 = mul i24 %sext_ln127_55, i24 %sext_ln127_54" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 728 'mul' 'mul_ln127_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln127_57 = sext i16 %Weights_load_116" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 729 'sext' 'sext_ln127_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln127_58 = sext i16 %OutPadConv4_load_27" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 730 'sext' 'sext_ln127_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 731 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_80)   --->   "%mul_ln127_27 = mul i24 %sext_ln127_58, i24 %sext_ln127_57" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 731 'mul' 'mul_ln127_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 732 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_74 = add i24 %shl_ln127_23, i24 %mul_ln127_25" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 732 'add' 'add_ln127_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 733 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_77)   --->   "%mul_ln127_26 = mul i24 %sext_ln127_55, i24 %sext_ln127_54" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 733 'mul' 'mul_ln127_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_74, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 734 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 735 [1/1] (0.00ns)   --->   "%shl_ln127_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 735 'bitconcatenate' 'shl_ln127_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 736 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_77 = add i24 %shl_ln127_24, i24 %mul_ln127_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 736 'add' 'add_ln127_77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 737 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_80)   --->   "%mul_ln127_27 = mul i24 %sext_ln127_58, i24 %sext_ln127_57" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 737 'mul' 'mul_ln127_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln127_60 = sext i16 %Weights_load_117" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 738 'sext' 'sext_ln127_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln127_61 = sext i16 %OutPadConv4_load_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 739 'sext' 'sext_ln127_61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 740 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_83)   --->   "%mul_ln127_28 = mul i24 %sext_ln127_61, i24 %sext_ln127_60" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 740 'mul' 'mul_ln127_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 741 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_77 = add i24 %shl_ln127_24, i24 %mul_ln127_26" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 741 'add' 'add_ln127_77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 742 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_80)   --->   "%mul_ln127_27 = mul i24 %sext_ln127_58, i24 %sext_ln127_57" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 742 'mul' 'mul_ln127_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_77, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 743 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 744 [1/1] (0.00ns)   --->   "%shl_ln127_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 744 'bitconcatenate' 'shl_ln127_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 745 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_80 = add i24 %shl_ln127_25, i24 %mul_ln127_27" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 745 'add' 'add_ln127_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 746 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_83)   --->   "%mul_ln127_28 = mul i24 %sext_ln127_61, i24 %sext_ln127_60" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 746 'mul' 'mul_ln127_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln127_63 = sext i16 %Weights_load_118" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 747 'sext' 'sext_ln127_63' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln127_64 = sext i16 %OutPadConv4_load_29" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 748 'sext' 'sext_ln127_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 749 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_85)   --->   "%mul_ln127_29 = mul i24 %sext_ln127_64, i24 %sext_ln127_63" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 749 'mul' 'mul_ln127_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 1.29>
ST_32 : Operation 750 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_80 = add i24 %shl_ln127_25, i24 %mul_ln127_27" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 750 'add' 'add_ln127_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 751 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_83)   --->   "%mul_ln127_28 = mul i24 %sext_ln127_61, i24 %sext_ln127_60" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 751 'mul' 'mul_ln127_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_80, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 752 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln127_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 753 'bitconcatenate' 'shl_ln127_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 754 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_83 = add i24 %shl_ln127_26, i24 %mul_ln127_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 754 'add' 'add_ln127_83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 755 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_85)   --->   "%mul_ln127_29 = mul i24 %sext_ln127_64, i24 %sext_ln127_63" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 755 'mul' 'mul_ln127_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln127_65 = sext i16 %Weights_load_119" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 756 'sext' 'sext_ln127_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln127_66 = sext i16 %OutPadConv4_load_30" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 757 'sext' 'sext_ln127_66' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 758 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_88)   --->   "%mul_ln127_30 = mul i24 %sext_ln127_66, i24 %sext_ln127_65" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 758 'mul' 'mul_ln127_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 759 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_83 = add i24 %shl_ln127_26, i24 %mul_ln127_28" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 759 'add' 'add_ln127_83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 760 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_85)   --->   "%mul_ln127_29 = mul i24 %sext_ln127_64, i24 %sext_ln127_63" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 760 'mul' 'mul_ln127_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_83, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 761 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 762 [1/1] (0.00ns)   --->   "%shl_ln127_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_114, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 762 'bitconcatenate' 'shl_ln127_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 763 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_85 = add i24 %shl_ln127_27, i24 %mul_ln127_29" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 763 'add' 'add_ln127_85' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 764 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_88)   --->   "%mul_ln127_30 = mul i24 %sext_ln127_66, i24 %sext_ln127_65" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 764 'mul' 'mul_ln127_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln127_67 = sext i16 %Weights_load_120" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 765 'sext' 'sext_ln127_67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln127_68 = sext i16 %OutPadConv4_load_31" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 766 'sext' 'sext_ln127_68' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 767 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_91)   --->   "%mul_ln127_31 = mul i24 %sext_ln127_68, i24 %sext_ln127_67" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 767 'mul' 'mul_ln127_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 1.29>
ST_34 : Operation 768 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_85 = add i24 %shl_ln127_27, i24 %mul_ln127_29" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 768 'add' 'add_ln127_85' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 769 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_88)   --->   "%mul_ln127_30 = mul i24 %sext_ln127_66, i24 %sext_ln127_65" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 769 'mul' 'mul_ln127_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_85, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 770 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 771 [1/1] (0.00ns)   --->   "%shl_ln127_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 771 'bitconcatenate' 'shl_ln127_28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 772 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_88 = add i24 %shl_ln127_28, i24 %mul_ln127_30" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 772 'add' 'add_ln127_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 773 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_91)   --->   "%mul_ln127_31 = mul i24 %sext_ln127_68, i24 %sext_ln127_67" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 773 'mul' 'mul_ln127_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln127_69 = sext i16 %Weights_load_121" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 774 'sext' 'sext_ln127_69' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln127_70 = sext i16 %OutPadConv4_load_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 775 'sext' 'sext_ln127_70' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 776 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_94)   --->   "%mul_ln127_32 = mul i24 %sext_ln127_70, i24 %sext_ln127_69" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 776 'mul' 'mul_ln127_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 1.29>
ST_35 : Operation 777 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_88 = add i24 %shl_ln127_28, i24 %mul_ln127_30" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 777 'add' 'add_ln127_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 778 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_91)   --->   "%mul_ln127_31 = mul i24 %sext_ln127_68, i24 %sext_ln127_67" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 778 'mul' 'mul_ln127_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_88, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 779 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln127_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_116, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 780 'bitconcatenate' 'shl_ln127_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 781 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_91 = add i24 %shl_ln127_29, i24 %mul_ln127_31" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 781 'add' 'add_ln127_91' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 782 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_94)   --->   "%mul_ln127_32 = mul i24 %sext_ln127_70, i24 %sext_ln127_69" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 782 'mul' 'mul_ln127_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln127_71 = sext i16 %Weights_load_122" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 783 'sext' 'sext_ln127_71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln127_72 = sext i16 %OutPadConv4_load_33" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 784 'sext' 'sext_ln127_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 785 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_97)   --->   "%mul_ln127_33 = mul i24 %sext_ln127_72, i24 %sext_ln127_71" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 785 'mul' 'mul_ln127_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 1.29>
ST_36 : Operation 786 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_91 = add i24 %shl_ln127_29, i24 %mul_ln127_31" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 786 'add' 'add_ln127_91' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 787 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_94)   --->   "%mul_ln127_32 = mul i24 %sext_ln127_70, i24 %sext_ln127_69" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 787 'mul' 'mul_ln127_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_91, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 788 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 789 [1/1] (0.00ns)   --->   "%shl_ln127_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_117, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 789 'bitconcatenate' 'shl_ln127_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 790 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_94 = add i24 %shl_ln127_30, i24 %mul_ln127_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 790 'add' 'add_ln127_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 791 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_97)   --->   "%mul_ln127_33 = mul i24 %sext_ln127_72, i24 %sext_ln127_71" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 791 'mul' 'mul_ln127_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln127_73 = sext i16 %Weights_load_123" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 792 'sext' 'sext_ln127_73' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln127_74 = sext i16 %OutPadConv4_load_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 793 'sext' 'sext_ln127_74' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 794 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_100)   --->   "%mul_ln127_34 = mul i24 %sext_ln127_74, i24 %sext_ln127_73" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 794 'mul' 'mul_ln127_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 1.29>
ST_37 : Operation 795 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_94 = add i24 %shl_ln127_30, i24 %mul_ln127_32" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 795 'add' 'add_ln127_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 796 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_97)   --->   "%mul_ln127_33 = mul i24 %sext_ln127_72, i24 %sext_ln127_71" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 796 'mul' 'mul_ln127_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_94, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 797 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 798 [1/1] (0.00ns)   --->   "%shl_ln127_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_118, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 798 'bitconcatenate' 'shl_ln127_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 799 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_97 = add i24 %shl_ln127_31, i24 %mul_ln127_33" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 799 'add' 'add_ln127_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 800 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_100)   --->   "%mul_ln127_34 = mul i24 %sext_ln127_74, i24 %sext_ln127_73" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 800 'mul' 'mul_ln127_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln127_75 = sext i16 %Weights_load_124" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 801 'sext' 'sext_ln127_75' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln127_76 = sext i16 %OutPadConv4_load_35" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 802 'sext' 'sext_ln127_76' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 803 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_103)   --->   "%mul_ln127_35 = mul i24 %sext_ln127_76, i24 %sext_ln127_75" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 803 'mul' 'mul_ln127_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 1.29>
ST_38 : Operation 804 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_97 = add i24 %shl_ln127_31, i24 %mul_ln127_33" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 804 'add' 'add_ln127_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 805 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_100)   --->   "%mul_ln127_34 = mul i24 %sext_ln127_74, i24 %sext_ln127_73" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 805 'mul' 'mul_ln127_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_97, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 806 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln127_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_119, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 807 'bitconcatenate' 'shl_ln127_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 808 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_100 = add i24 %shl_ln127_32, i24 %mul_ln127_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 808 'add' 'add_ln127_100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 809 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_103)   --->   "%mul_ln127_35 = mul i24 %sext_ln127_76, i24 %sext_ln127_75" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 809 'mul' 'mul_ln127_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln127_77 = sext i16 %Weights_load_125" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 810 'sext' 'sext_ln127_77' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln127_78 = sext i16 %OutPadConv4_load_36" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 811 'sext' 'sext_ln127_78' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 812 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_106)   --->   "%mul_ln127_36 = mul i24 %sext_ln127_78, i24 %sext_ln127_77" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 812 'mul' 'mul_ln127_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 1.29>
ST_39 : Operation 813 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_100 = add i24 %shl_ln127_32, i24 %mul_ln127_34" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 813 'add' 'add_ln127_100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 814 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_103)   --->   "%mul_ln127_35 = mul i24 %sext_ln127_76, i24 %sext_ln127_75" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 814 'mul' 'mul_ln127_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_100, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 815 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 816 [1/1] (0.00ns)   --->   "%shl_ln127_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_120, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 816 'bitconcatenate' 'shl_ln127_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 817 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_103 = add i24 %shl_ln127_33, i24 %mul_ln127_35" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 817 'add' 'add_ln127_103' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 818 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_106)   --->   "%mul_ln127_36 = mul i24 %sext_ln127_78, i24 %sext_ln127_77" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 818 'mul' 'mul_ln127_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln127_79 = sext i16 %Weights_load_126" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 819 'sext' 'sext_ln127_79' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln127_80 = sext i16 %OutPadConv4_load_37" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 820 'sext' 'sext_ln127_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 821 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_109)   --->   "%mul_ln127_37 = mul i24 %sext_ln127_80, i24 %sext_ln127_79" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 821 'mul' 'mul_ln127_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 1.29>
ST_40 : Operation 822 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_103 = add i24 %shl_ln127_33, i24 %mul_ln127_35" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 822 'add' 'add_ln127_103' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 823 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_106)   --->   "%mul_ln127_36 = mul i24 %sext_ln127_78, i24 %sext_ln127_77" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 823 'mul' 'mul_ln127_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_103, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 824 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 825 [1/1] (0.00ns)   --->   "%shl_ln127_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_121, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 825 'bitconcatenate' 'shl_ln127_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 826 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_106 = add i24 %shl_ln127_34, i24 %mul_ln127_36" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 826 'add' 'add_ln127_106' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 827 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_109)   --->   "%mul_ln127_37 = mul i24 %sext_ln127_80, i24 %sext_ln127_79" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 827 'mul' 'mul_ln127_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln127_81 = sext i16 %Weights_load_127" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 828 'sext' 'sext_ln127_81' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln127_82 = sext i16 %OutPadConv4_load_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 829 'sext' 'sext_ln127_82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 830 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_112)   --->   "%mul_ln127_38 = mul i24 %sext_ln127_82, i24 %sext_ln127_81" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 830 'mul' 'mul_ln127_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 1.29>
ST_41 : Operation 831 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_106 = add i24 %shl_ln127_34, i24 %mul_ln127_36" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 831 'add' 'add_ln127_106' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 832 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_109)   --->   "%mul_ln127_37 = mul i24 %sext_ln127_80, i24 %sext_ln127_79" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 832 'mul' 'mul_ln127_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_106, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 833 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln127_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_122, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 834 'bitconcatenate' 'shl_ln127_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 835 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_109 = add i24 %shl_ln127_35, i24 %mul_ln127_37" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 835 'add' 'add_ln127_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 836 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_112)   --->   "%mul_ln127_38 = mul i24 %sext_ln127_82, i24 %sext_ln127_81" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 836 'mul' 'mul_ln127_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln127_83 = sext i16 %Weights_load_128" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 837 'sext' 'sext_ln127_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln127_84 = sext i16 %OutPadConv4_load_39" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 838 'sext' 'sext_ln127_84' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 839 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_115)   --->   "%mul_ln127_39 = mul i24 %sext_ln127_84, i24 %sext_ln127_83" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 839 'mul' 'mul_ln127_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 1.29>
ST_42 : Operation 840 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_109 = add i24 %shl_ln127_35, i24 %mul_ln127_37" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 840 'add' 'add_ln127_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 841 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_112)   --->   "%mul_ln127_38 = mul i24 %sext_ln127_82, i24 %sext_ln127_81" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 841 'mul' 'mul_ln127_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_109, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 842 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln127_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_123, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 843 'bitconcatenate' 'shl_ln127_36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 844 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_112 = add i24 %shl_ln127_36, i24 %mul_ln127_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 844 'add' 'add_ln127_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 845 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_115)   --->   "%mul_ln127_39 = mul i24 %sext_ln127_84, i24 %sext_ln127_83" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 845 'mul' 'mul_ln127_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 1.29>
ST_43 : Operation 846 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_112 = add i24 %shl_ln127_36, i24 %mul_ln127_38" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 846 'add' 'add_ln127_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 847 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_115)   --->   "%mul_ln127_39 = mul i24 %sext_ln127_84, i24 %sext_ln127_83" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 847 'mul' 'mul_ln127_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_112, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 848 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 849 [1/1] (0.00ns)   --->   "%shl_ln127_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_124, i8 0" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 849 'bitconcatenate' 'shl_ln127_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 850 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_115 = add i24 %shl_ln127_37, i24 %mul_ln127_39" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 850 'add' 'add_ln127_115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 3.09>
ST_44 : Operation 851 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_119_1_loop_for_ap_4_str"   --->   Operation 851 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 852 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 852 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 853 [1/1] (0.00ns)   --->   "%conv_i_i13_i93_i232 = sext i16 %Weights_load_89" [Conv.cpp:119->CNN.cpp:42]   --->   Operation 853 'sext' 'conv_i_i13_i93_i232' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 854 [1/1] (0.00ns)   --->   "%specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 854 'specpipeline' 'specpipeline_ln121' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 855 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_115 = add i24 %shl_ln127_37, i24 %mul_ln127_39" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 855 'add' 'add_ln127_115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 856 [1/1] (0.00ns)   --->   "%s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_115, i32 8, i32 23" [Conv.cpp:127->CNN.cpp:42]   --->   Operation 856 'partselect' 's' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i16 %s" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 857 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 858 [1/1] (0.85ns)   --->   "%add_ln129 = add i17 %sext_ln129, i17 %conv_i_i13_i93_i232" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 858 'add' 'add_ln129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 859 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln129, i32 16" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 859 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i11 %add_ln129_1" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 860 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 861 [1/1] (0.00ns)   --->   "%OutConv4_addr = getelementptr i16 %OutConv4, i64 0, i64 %zext_ln129_1" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 861 'getelementptr' 'OutConv4_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 862 [1/1] (0.85ns)   --->   "%add_ln129_2 = add i16 %Weights_load_89, i16 %s" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 862 'add' 'add_ln129_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 863 [1/1] (0.35ns)   --->   "%select_ln129 = select i1 %tmp, i16 0, i16 %add_ln129_2" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 863 'select' 'select_ln129' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 864 [1/1] (1.23ns)   --->   "%store_ln129 = store i16 %select_ln129, i11 %OutConv4_addr" [Conv.cpp:129->CNN.cpp:42]   --->   Operation 864 'store' 'store_ln129' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_44 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body4.i235" [Conv.cpp:121->CNN.cpp:42]   --->   Operation 865 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.570ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln121', Conv.cpp:121->CNN.cpp:42) of constant 0 on local variable 'y', Conv.cpp:121->CNN.cpp:42 [10]  (0.427 ns)
	'load' operation 7 bit ('y_load', Conv.cpp:121->CNN.cpp:42) on local variable 'y', Conv.cpp:121->CNN.cpp:42 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln121', Conv.cpp:121->CNN.cpp:42) [22]  (0.773 ns)
	'select' operation 7 bit ('select_ln119', Conv.cpp:119->CNN.cpp:42) [23]  (0.360 ns)
	'add' operation 7 bit ('add_ln127_1', Conv.cpp:127->CNN.cpp:42) [57]  (0.773 ns)
	'getelementptr' operation 10 bit ('OutPadConv4_addr_1', Conv.cpp:127->CNN.cpp:42) [64]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv4_load_1', Conv.cpp:127->CNN.cpp:42) on array 'OutPadConv4' [65]  (1.237 ns)

 <State 2>: 3.225ns
The critical path consists of the following:
	'select' operation 5 bit ('select_ln119_1', Conv.cpp:119->CNN.cpp:42) [25]  (0.414 ns)
	'add' operation 10 bit ('empty_162', Conv.cpp:119->CNN.cpp:42) [32]  (0.776 ns)
	'add' operation 11 bit ('add_ln127', Conv.cpp:127->CNN.cpp:42) [48]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_90', Conv.cpp:127->CNN.cpp:42) [50]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_90', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [51]  (1.237 ns)

 <State 3>: 3.617ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_90', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [51]  (1.237 ns)
	'mul' operation 24 bit ('mul_ln127', Conv.cpp:127->CNN.cpp:42) [56]  (2.380 ns)

 <State 4>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_91', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [76]  (1.237 ns)
	'mul' operation 24 bit of DSP[84] ('mul_ln127_2', Conv.cpp:127->CNN.cpp:42) [81]  (0.996 ns)

 <State 5>: 2.035ns
The critical path consists of the following:
	'or' operation 10 bit ('or_ln127', Conv.cpp:127->CNN.cpp:42) [127]  (0.000 ns)
	'add' operation 11 bit ('add_ln127_17', Conv.cpp:127->CNN.cpp:42) [131]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_95', Conv.cpp:127->CNN.cpp:42) [133]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_95', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [134]  (1.237 ns)

 <State 6>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_23', Conv.cpp:127->CNN.cpp:42) [161]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_97', Conv.cpp:127->CNN.cpp:42) [163]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_97', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [164]  (1.237 ns)

 <State 7>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_29', Conv.cpp:127->CNN.cpp:42) [189]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_99', Conv.cpp:127->CNN.cpp:42) [191]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_99', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [192]  (1.237 ns)

 <State 8>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_35', Conv.cpp:127->CNN.cpp:42) [217]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_101', Conv.cpp:127->CNN.cpp:42) [219]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_101', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [220]  (1.237 ns)

 <State 9>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_41', Conv.cpp:127->CNN.cpp:42) [245]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_103', Conv.cpp:127->CNN.cpp:42) [247]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_103', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [248]  (1.237 ns)

 <State 10>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_47', Conv.cpp:127->CNN.cpp:42) [273]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_105', Conv.cpp:127->CNN.cpp:42) [275]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_105', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [276]  (1.237 ns)

 <State 11>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_53', Conv.cpp:127->CNN.cpp:42) [301]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_107', Conv.cpp:127->CNN.cpp:42) [303]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_107', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [304]  (1.237 ns)

 <State 12>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_58', Conv.cpp:127->CNN.cpp:42) [329]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_109', Conv.cpp:127->CNN.cpp:42) [331]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_109', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [332]  (1.237 ns)

 <State 13>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_64', Conv.cpp:127->CNN.cpp:42) [357]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_111', Conv.cpp:127->CNN.cpp:42) [359]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_111', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [360]  (1.237 ns)

 <State 14>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_70', Conv.cpp:127->CNN.cpp:42) [385]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_113', Conv.cpp:127->CNN.cpp:42) [387]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_113', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [388]  (1.237 ns)

 <State 15>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_76', Conv.cpp:127->CNN.cpp:42) [415]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_115', Conv.cpp:127->CNN.cpp:42) [417]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_115', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [418]  (1.237 ns)

 <State 16>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_82', Conv.cpp:127->CNN.cpp:42) [445]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_117', Conv.cpp:127->CNN.cpp:42) [447]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_117', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [448]  (1.237 ns)

 <State 17>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_87', Conv.cpp:127->CNN.cpp:42) [473]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_119', Conv.cpp:127->CNN.cpp:42) [475]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_119', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [476]  (1.237 ns)

 <State 18>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_93', Conv.cpp:127->CNN.cpp:42) [501]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_121', Conv.cpp:127->CNN.cpp:42) [503]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_121', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [504]  (1.237 ns)

 <State 19>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_99', Conv.cpp:127->CNN.cpp:42) [529]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_123', Conv.cpp:127->CNN.cpp:42) [531]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_123', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [532]  (1.237 ns)

 <State 20>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_105', Conv.cpp:127->CNN.cpp:42) [557]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_125', Conv.cpp:127->CNN.cpp:42) [559]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_125', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [560]  (1.237 ns)

 <State 21>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln127_111', Conv.cpp:127->CNN.cpp:42) [585]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_127', Conv.cpp:127->CNN.cpp:42) [587]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_127', Conv.cpp:127->CNN.cpp:42) on array 'Weights' [588]  (1.237 ns)

 <State 22>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('arrayidx31_sum', Conv.cpp:119->CNN.cpp:42) [34]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_89', Conv.cpp:119->CNN.cpp:42) [36]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_89', Conv.cpp:119->CNN.cpp:42) on array 'Weights' [37]  (1.237 ns)

 <State 23>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[312] ('add_ln127_54', Conv.cpp:127->CNN.cpp:42) [312]  (0.645 ns)
	'add' operation 24 bit of DSP[326] ('add_ln127_56', Conv.cpp:127->CNN.cpp:42) [326]  (0.645 ns)

 <State 24>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[326] ('add_ln127_56', Conv.cpp:127->CNN.cpp:42) [326]  (0.645 ns)
	'add' operation 24 bit of DSP[340] ('add_ln127_59', Conv.cpp:127->CNN.cpp:42) [340]  (0.645 ns)

 <State 25>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[340] ('add_ln127_59', Conv.cpp:127->CNN.cpp:42) [340]  (0.645 ns)
	'add' operation 24 bit of DSP[354] ('add_ln127_62', Conv.cpp:127->CNN.cpp:42) [354]  (0.645 ns)

 <State 26>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[354] ('add_ln127_62', Conv.cpp:127->CNN.cpp:42) [354]  (0.645 ns)
	'add' operation 24 bit of DSP[368] ('add_ln127_65', Conv.cpp:127->CNN.cpp:42) [368]  (0.645 ns)

 <State 27>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[368] ('add_ln127_65', Conv.cpp:127->CNN.cpp:42) [368]  (0.645 ns)
	'add' operation 24 bit of DSP[382] ('add_ln127_68', Conv.cpp:127->CNN.cpp:42) [382]  (0.645 ns)

 <State 28>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[382] ('add_ln127_68', Conv.cpp:127->CNN.cpp:42) [382]  (0.645 ns)
	'add' operation 24 bit of DSP[396] ('add_ln127_71', Conv.cpp:127->CNN.cpp:42) [396]  (0.645 ns)

 <State 29>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[396] ('add_ln127_71', Conv.cpp:127->CNN.cpp:42) [396]  (0.645 ns)
	'add' operation 24 bit of DSP[411] ('add_ln127_74', Conv.cpp:127->CNN.cpp:42) [411]  (0.645 ns)

 <State 30>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[411] ('add_ln127_74', Conv.cpp:127->CNN.cpp:42) [411]  (0.645 ns)
	'add' operation 24 bit of DSP[426] ('add_ln127_77', Conv.cpp:127->CNN.cpp:42) [426]  (0.645 ns)

 <State 31>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[426] ('add_ln127_77', Conv.cpp:127->CNN.cpp:42) [426]  (0.645 ns)
	'add' operation 24 bit of DSP[441] ('add_ln127_80', Conv.cpp:127->CNN.cpp:42) [441]  (0.645 ns)

 <State 32>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[441] ('add_ln127_80', Conv.cpp:127->CNN.cpp:42) [441]  (0.645 ns)
	'add' operation 24 bit of DSP[456] ('add_ln127_83', Conv.cpp:127->CNN.cpp:42) [456]  (0.645 ns)

 <State 33>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[456] ('add_ln127_83', Conv.cpp:127->CNN.cpp:42) [456]  (0.645 ns)
	'add' operation 24 bit of DSP[470] ('add_ln127_85', Conv.cpp:127->CNN.cpp:42) [470]  (0.645 ns)

 <State 34>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[470] ('add_ln127_85', Conv.cpp:127->CNN.cpp:42) [470]  (0.645 ns)
	'add' operation 24 bit of DSP[484] ('add_ln127_88', Conv.cpp:127->CNN.cpp:42) [484]  (0.645 ns)

 <State 35>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[484] ('add_ln127_88', Conv.cpp:127->CNN.cpp:42) [484]  (0.645 ns)
	'add' operation 24 bit of DSP[498] ('add_ln127_91', Conv.cpp:127->CNN.cpp:42) [498]  (0.645 ns)

 <State 36>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[498] ('add_ln127_91', Conv.cpp:127->CNN.cpp:42) [498]  (0.645 ns)
	'add' operation 24 bit of DSP[512] ('add_ln127_94', Conv.cpp:127->CNN.cpp:42) [512]  (0.645 ns)

 <State 37>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[512] ('add_ln127_94', Conv.cpp:127->CNN.cpp:42) [512]  (0.645 ns)
	'add' operation 24 bit of DSP[526] ('add_ln127_97', Conv.cpp:127->CNN.cpp:42) [526]  (0.645 ns)

 <State 38>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[526] ('add_ln127_97', Conv.cpp:127->CNN.cpp:42) [526]  (0.645 ns)
	'add' operation 24 bit of DSP[540] ('add_ln127_100', Conv.cpp:127->CNN.cpp:42) [540]  (0.645 ns)

 <State 39>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[540] ('add_ln127_100', Conv.cpp:127->CNN.cpp:42) [540]  (0.645 ns)
	'add' operation 24 bit of DSP[554] ('add_ln127_103', Conv.cpp:127->CNN.cpp:42) [554]  (0.645 ns)

 <State 40>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[554] ('add_ln127_103', Conv.cpp:127->CNN.cpp:42) [554]  (0.645 ns)
	'add' operation 24 bit of DSP[568] ('add_ln127_106', Conv.cpp:127->CNN.cpp:42) [568]  (0.645 ns)

 <State 41>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[568] ('add_ln127_106', Conv.cpp:127->CNN.cpp:42) [568]  (0.645 ns)
	'add' operation 24 bit of DSP[582] ('add_ln127_109', Conv.cpp:127->CNN.cpp:42) [582]  (0.645 ns)

 <State 42>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[582] ('add_ln127_109', Conv.cpp:127->CNN.cpp:42) [582]  (0.645 ns)
	'add' operation 24 bit of DSP[596] ('add_ln127_112', Conv.cpp:127->CNN.cpp:42) [596]  (0.645 ns)

 <State 43>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[596] ('add_ln127_112', Conv.cpp:127->CNN.cpp:42) [596]  (0.645 ns)
	'add' operation 24 bit of DSP[610] ('add_ln127_115', Conv.cpp:127->CNN.cpp:42) [610]  (0.645 ns)

 <State 44>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[610] ('add_ln127_115', Conv.cpp:127->CNN.cpp:42) [610]  (0.645 ns)
	'add' operation 16 bit ('add_ln129_2', Conv.cpp:129->CNN.cpp:42) [620]  (0.853 ns)
	'select' operation 16 bit ('select_ln129', Conv.cpp:129->CNN.cpp:42) [621]  (0.357 ns)
	'store' operation 0 bit ('store_ln129', Conv.cpp:129->CNN.cpp:42) of variable 'select_ln129', Conv.cpp:129->CNN.cpp:42 on array 'OutConv4' [622]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
