0.7
2020.2
Dec 15 2024
09:05:09
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sim_1/new/tb_ICM.v,1750122931,verilog,,,,tb_ICM,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sim_1/new/tb_VPU.v,1750150508,verilog,,,,tb_VPU,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/Control.v,1750154863,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/Dispatch.v,,Control,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/Dispatch.v,1750130370,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ICM.v,,Dispatch,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ICM.v,1750076562,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ImmGen.v,,ICM,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ImmGen.v,1750066145,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/MAC.v,,ImmGen,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/MAC.v,1750130461,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ScalarDCM.v,,MAC,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ScalarDCM.v,1750076383,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ScalarRF.v,,ScalarDCM,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ScalarRF.v,1750041242,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/VPU.v,,ScalarRF,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/VPU.v,1750154728,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/VectorDCM.v,,VPU,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/VectorDCM.v,1750076448,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/VectorRF.v,,VectorDCM,,,,,,,,
D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/VectorRF.v,1750066262,verilog,,D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sim_1/new/tb_VPU.v,,VectorRF,,,,,,,,
