#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Nov 19 13:34:15 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/device_map/hdmi_picture_grey.pcf(line number: 6)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/device_map/hdmi_picture_grey.pcf(line number: 9)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 10%.
First map gop timing takes 0.98 sec
Worst slack after clock region global placement is -1696
Wirelength after clock region global placement is 19454 and checksum is 1F7135855F95BA4A.
1st GP placement takes 1.83 sec.

Phase 1.2 Clock placement started.
Mapping instance u_pll_0/u_gpll/gpll_inst to GPLL_271_157.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Mapping instance clkbufg_2/gopclkbufg to USCM_155_273.
Mapping instance u_pll_1/u_gpll/gpll_inst to GPLL_7_157.
Mapping instance clkbufg_1/gopclkbufg to USCM_155_276.
Clock placement takes 0.03 sec.

Wirelength after Pre Global Placement is 19454 and checksum is 1F7135855F95BA4A.
Pre global placement takes 1.98 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_144.
Placed fixed group with base inst u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_132.
Placed fixed group with base inst u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_246.
Placed fixed group with base inst u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_162.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_155_276.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_155_273.
Placed fixed instance u_pll_0/u_gpll/gpll_inst on GPLL_271_157.
Placed fixed instance u_pll_1/u_gpll/gpll_inst on GPLL_7_157.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_277_34.
Fixed placement takes 0.06 sec.

Phase 2.2 Process placement started.
I: The IO driver of u_pll_0/u_gpll/gpll_inst(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -4291.
	1 iterations finished.
	Final slack -4291.
Super clustering done.
Design Utilization : 10%.
Worst slack after global placement is -1523
2nd GP placement takes 0.56 sec.

Wirelength after global placement is 17974 and checksum is CA37639A3D551D48.
Global placement takes 0.64 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 553 LUT6 in collection, pack success:20
Packing LUT6D takes 0.12 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Adjusting groups started.
Adjusting groups takes 0.00 sec.
Wirelength after macro cell placement is 28668 and checksum is 2590BE94539599DD.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -4291.
	1 iterations finished.
	Final slack -4291.
Super clustering done.
Design Utilization : 10%.
Worst slack after post global placement is -3491
3rd GP placement takes 0.44 sec.

Wirelength after post global placement is 18067 and checksum is 83D0820F182724C2.
Packing LUT6D started.
I: LUT6D pack result: There are 518 LUT6 in collection, pack success:3
Packing LUT6D takes 0.16 sec.
Post global placement takes 0.75 sec.

Phase 4 Legalization started.
The average distance in LP is 0.496363.
Wirelength after legalization is 21079 and checksum is 3FED777306E80E04.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -1544.
Replication placement takes 0.11 sec.

Wirelength after replication placement is 21079 and checksum is 3FED777306E80E04.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is -1544, TNS before detailed placement is -61433. 
Cost at Swap iteration 0 : -1544, wslk -1537, tns -61208, takes 0.02 sec.
Cost at DP iteration 0 : -1537, wslk -1506, tns -59685, takes 0.02 sec.
Cost at Swap iteration 1 : -1506, wslk -1488, tns -58921, takes 0.02 sec.
Cost at Swap iteration 2 : -1488, wslk -1488, tns -58708, takes 0.02 sec.
Cost at DP iteration 2 : -1488, wslk -1486, tns -58485, takes 0.02 sec.
Cost at Swap iteration 3 : -1486, wslk -1486, tns -57709, takes 0.02 sec.
Cost at Swap iteration 4 : -1486, wslk -1486, tns -57577, takes 0.05 sec.
Cost at DP iteration 4 : -1486, wslk -1418, tns -56326, takes 0.06 sec.
Cost at Swap iteration 5 : -1418, wslk -1381, tns -56252, takes 0.02 sec.
Cost at Swap iteration 6 : -1381, wslk -1381, tns -56245, takes 0.03 sec.
Cost at DP iteration 6 : -1381, wslk -1376, tns -56203, takes 0.02 sec.
Cost at Swap iteration 7 : -1376, wslk -1376, tns -56203, takes 0.02 sec.
Cost at Swap iteration 8 : -1376, wslk -1376, tns -56203, takes 0.08 sec.
Cost at DP iteration 8 : -1376, wslk -1376, tns -56187, takes 0.08 sec.
Cost at Swap iteration 9 : -1376, wslk -1376, tns -56187, takes 0.02 sec.
Worst slack after detailed placement is -1376, TNS after detailed placement is -56187. 
Swapping placement takes 0.50 sec.

Wirelength after detailed placement is 28627 and checksum is 2E1587F430D547EE.
Timing-driven detailed placement takes 0.62 sec.

Worst slack is -3968, TNS after placement is -2279972.
Placement done.
Total placement takes 8.73 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.55 sec.
Setup STE netlist take 193 msec.
Dispose control chain take 15 msec.
Collect const net info take 20 msec.
Total nets for routing: 2201.
Total loads for routing: 13612.
Direct connect net size: 194
Build all design net take 68 msec.
Worst slack is -3968, TNS before route is -2279972.
Processing design graph takes 0.30 sec.
Delay table total memory: 0.23856735 MB
Route graph total memory: 45.20112419 MB
Route design total memory: 4.29881287 MB
Global routing takes 0.00 sec.
Total 2199 subnets.
Unrouted clock nets at iteration 0 (0.014 sec): 1
Unrouted clock nets at iteration 1 (0.000 sec): 1
Unrouted clock nets at iteration 2 (0.000 sec): 1
Unrouted clock nets at iteration 3 (0.000 sec): 1
Unrouted clock nets at iteration 4 (0.000 sec): 0
Total route nets size: 2192
Pre route takes 2.419 sec
Unrouted general nets at iteration 6 (MT total route time: 0.436 sec): 1954(overused: 15526)
Unrouted general nets at iteration 7 (MT total route time: 0.364 sec): 1626(overused: 11639)
Unrouted general nets at iteration 8 (MT total route time: 0.272 sec): 1314(overused: 6675)
Unrouted general nets at iteration 9 (MT total route time: 0.190 sec): 978(overused: 3677)
Unrouted general nets at iteration 10 (MT total route time: 0.134 sec): 720(overused: 2133)
Unrouted general nets at iteration 11 (MT total route time: 0.087 sec): 562(overused: 1421)
Unrouted general nets at iteration 12 (MT total route time: 0.065 sec): 385(overused: 848)
Unrouted general nets at iteration 13 (MT total route time: 0.041 sec): 284(overused: 587)
Unrouted general nets at iteration 14 (MT total route time: 0.028 sec): 180(overused: 360)
Unrouted general nets at iteration 15 (MT total route time: 0.015 sec): 102(overused: 218)
Unrouted general nets at iteration 16 (MT total route time: 0.013 sec): 56(overused: 106)
Unrouted general nets at iteration 17 (MT total route time: 0.007 sec): 27(overused: 58)
Unrouted general nets at iteration 18 (MT total route time: 0.005 sec): 18(overused: 44)
Unrouted general nets at iteration 19 (MT total route time: 0.006 sec): 17(overused: 38)
Unrouted general nets at iteration 20 (MT total route time: 0.004 sec): 12(overused: 26)
Unrouted general nets at iteration 21 (MT total route time: 0.004 sec): 12(overused: 28)
Unrouted general nets at iteration 22 (MT total route time: 0.003 sec): 6(overused: 16)
Unrouted general nets at iteration 23 (MT total route time: 0.003 sec): 7(overused: 16)
Unrouted general nets at iteration 24 (MT total route time: 0.003 sec): 6(overused: 16)
Unrouted general nets at iteration 25 (MT total route time: 0.003 sec): 6(overused: 16)
Unrouted general nets at iteration 26 (MT total route time: 0.005 sec): 7(overused: 16)
Unrouted general nets at iteration 27 (MT total route time: 0.004 sec): 7(overused: 16)
Unrouted general nets at iteration 28 (MT total route time: 0.003 sec): 7(overused: 16)
Unrouted general nets at iteration 29 (MT total route time: 0.003 sec): 6(overused: 16)
Unrouted general nets at iteration 30 (MT total route time: 0.003 sec): 6(overused: 16)
Unrouted general nets at iteration 31 (MT total route time: 0.003 sec): 6(overused: 16)
Unrouted general nets at iteration 32 (MT total route time: 0.003 sec): 7(overused: 18)
Unrouted general nets at iteration 33 (MT total route time: 0.003 sec): 7(overused: 16)
Unrouted general nets at iteration 34 (MT total route time: 0.004 sec): 11(overused: 26)
Unrouted general nets at iteration 35 (MT total route time: 0.004 sec): 6(overused: 16)
Unrouted general nets at iteration 36 (MT total route time: 0.005 sec): 6(overused: 16)
Unrouted general nets at iteration 37 (MT total route time: 0.004 sec): 7(overused: 16)
Unrouted general nets at iteration 38 (MT total route time: 0.003 sec): 7(overused: 16)
Unrouted general nets at iteration 39 (MT total route time: 0.003 sec): 7(overused: 16)
Unrouted general nets at iteration 40 (MT total route time: 0.003 sec): 6(overused: 16)
Unrouted general nets at iteration 41 (MT total route time: 0.003 sec): 6(overused: 16)
Unrouted general nets at iteration 42 (MT total route time: 0.003 sec): 6(overused: 16)
Unrouted general nets at iteration 43 (MT total route time: 0.004 sec): 8(overused: 16)
Unrouted general nets at iteration 44 (MT total route time: 0.003 sec): 8(overused: 16)
Unrouted general nets at iteration 45 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 46 (MT total route time: 0.004 sec): 6(overused: 12)
Unrouted general nets at iteration 47 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 48 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 49 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 50 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 51 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 52 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 53 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 54 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 55 (MT total route time: 0.003 sec): 6(overused: 12)
Unrouted general nets at iteration 56 (MT total route time: 0.005 sec): 6(overused: 12)
Unrouted general nets at iteration 57 (MT total route time: 0.004 sec): 4(overused: 8)
Unrouted general nets at iteration 58 (MT total route time: 0.003 sec): 4(overused: 8)
Unrouted general nets at iteration 59 (MT total route time: 0.003 sec): 4(overused: 8)
Unrouted general nets at iteration 60 (MT total route time: 0.003 sec): 2(overused: 8)
Unrouted general nets at iteration 61 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 62 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 63 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 64 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 65 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 66 (MT total route time: 0.004 sec): 2(overused: 4)
Unrouted general nets at iteration 67 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 68 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 69 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 70 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 71 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 72 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 73 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 74 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 75 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 76 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 77 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 78 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 79 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 80 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 81 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 82 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 83 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 84 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 85 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 86 (MT total route time: 0.004 sec): 2(overused: 4)
Unrouted general nets at iteration 87 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 88 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 89 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 90 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 91 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 92 (MT total route time: 0.002 sec): 0(overused: 0)
----General net take 0.002 sec(route net take 0.001 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.019 sec
Unrouted nets at iteration 93 (0.022 sec): 0
Detailed routing takes 12.66 sec.
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:DI_TO_CLK to u_pll_0/u_gpll/gpll_inst:CLKIN1 is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 4.61 sec.
Sort Original Nets take 0.001 sec
Build solution node for device pins which were mapped to more than one design pin take 0.004 sec
Total net: 2201, route succeed net: 2201
Generate routing result take 0.005 sec
Handle PERMUX permutation take 0.097 sec
Handle const net take 0.007 sec
Handle route through take 0.002 sec
Handle loads' routing node take 0.013 sec
Used SRB routing arc is 33777.
Finish routing takes 0.15 sec.
Total routing takes 19.82 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 2        | 3             | 67                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 706      | 3075          | 23                 
|   FF                        | 989      | 24600         | 5                  
|   LUT                       | 1645     | 12300         | 14                 
|   LUT-FF pairs              | 621      | 12300         | 6                  
| Use of CLMS                 | 174      | 1375          | 13                 
|   FF                        | 530      | 11000         | 5                  
|   LUT                       | 592      | 5500          | 11                 
|   LUT-FF pairs              | 257      | 5500          | 5                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 54       | 55            | 99                 
| Use of GPLL                 | 2        | 3             | 67                 
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 210      | 3150          | 7                  
| Use of HCKB                 | 7        | 48            | 15                 
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 9        | 150           | 6                  
|   IOBD                      | 4        | 72            | 6                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 9        | 150           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_picture_mid_filter' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:45s
Action pnr: CPU time elapsed is 0h:0m:40s
Action pnr: Process CPU time elapsed is 0h:1m:17s
Current time: Wed Nov 19 13:34:58 2025
Action pnr: Peak memory pool usage is 1,039 MB
