Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 11 14:57:00 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/GaussianFilter_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 2.780ns (46.420%)  route 3.209ns (53.580%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/Q
                         net (fo=5, routed)           1.743     3.234    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14_0[5]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.387 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16/O
                         net (fo=2, routed)           0.822     4.209    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.540 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.916 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.916    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.239 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.643     5.883    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_6_fu_728_p2[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306     6.189 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5/O
                         net (fo=1, routed)           0.000     6.189    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.739 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.739    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.962 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.962    bd_0_i/hls_inst/U0/add_ln93_9_fu_746_p2[16]
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.062     8.951    bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.714ns (45.823%)  route 3.209ns (54.177%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/Q
                         net (fo=5, routed)           1.743     3.234    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14_0[5]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.387 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16/O
                         net (fo=2, routed)           0.822     4.209    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.540 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.916 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.916    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.239 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.643     5.883    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_6_fu_728_p2[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306     6.189 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5/O
                         net (fo=1, routed)           0.000     6.189    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.739 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.739    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.896 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[17]_i_1/CO[1]
                         net (fo=1, routed)           0.000     6.896    bd_0_i/hls_inst/U0/add_ln93_9_fu_746_p2[17]
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[17]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.046     8.935    bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[17]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 2.873ns (48.619%)  route 3.036ns (51.381%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y26         FDRE                                         r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/Q
                         net (fo=6, routed)           1.554     2.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2_0[3]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.152     3.135 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9/O
                         net (fo=2, routed)           0.668     3.802    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.326     4.128 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13/O
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.678    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.012 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.815     5.827    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_3_fu_713_p2[13]
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.303     6.130 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5/O
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.663 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.663    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.882 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.882    bd_0_i/hls_inst/U0/add_ln93_4_fu_722_p2[16]
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[16]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.109     8.998    bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[16]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 2.647ns (45.203%)  route 3.209ns (54.797%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/Q
                         net (fo=5, routed)           1.743     3.234    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14_0[5]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.387 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16/O
                         net (fo=2, routed)           0.822     4.209    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.540 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.916 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.916    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.239 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.643     5.883    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_6_fu_728_p2[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306     6.189 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5/O
                         net (fo=1, routed)           0.000     6.189    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.829 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.829    bd_0_i/hls_inst/U0/add_ln93_9_fu_746_p2[15]
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[15]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.062     8.951    bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[15]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.811ns (48.075%)  route 3.036ns (51.925%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y26         FDRE                                         r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/Q
                         net (fo=6, routed)           1.554     2.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2_0[3]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.152     3.135 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9/O
                         net (fo=2, routed)           0.668     3.802    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.326     4.128 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13/O
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.678    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.012 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.815     5.827    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_3_fu_713_p2[13]
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.303     6.130 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5/O
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.663 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.663    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.820 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[17]_i_1/CO[1]
                         net (fo=1, routed)           0.000     6.820    bd_0_i/hls_inst/U0/add_ln93_4_fu_722_p2[17]
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[17]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.094     8.983    bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[17]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.376ns (35.618%)  route 2.487ns (64.382%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=5, routed)           1.901     3.392    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[1]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.516 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0/O
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.914 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[0]
                         net (fo=1, routed)           0.586     4.836    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0_n_7
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.876     7.013    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.587ns (44.636%)  route 3.209ns (55.364%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/Q
                         net (fo=5, routed)           1.743     3.234    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14_0[5]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.387 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16/O
                         net (fo=2, routed)           0.822     4.209    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.540 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.916 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.916    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.239 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.643     5.883    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_6_fu_728_p2[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306     6.189 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5/O
                         net (fo=1, routed)           0.000     6.189    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.769 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.769    bd_0_i/hls_inst/U0/add_ln93_9_fu_746_p2[14]
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[14]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.062     8.951    bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[14]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.279ns (33.278%)  route 2.564ns (66.722%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=5, routed)           1.901     3.392    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[1]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.516 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0/O
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.914 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.153 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0/O[2]
                         net (fo=1, routed)           0.663     4.816    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_5
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.879     7.010    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 2.764ns (47.654%)  route 3.036ns (52.346%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y26         FDRE                                         r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/Q
                         net (fo=6, routed)           1.554     2.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2_0[3]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.152     3.135 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9/O
                         net (fo=2, routed)           0.668     3.802    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.326     4.128 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13/O
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.678    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.012 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.815     5.827    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_3_fu_713_p2[13]
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.303     6.130 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5/O
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.773 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.773    bd_0_i/hls_inst/U0/add_ln93_4_fu_722_p2[15]
    SLICE_X10Y29         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y29         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[15]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)        0.109     8.998    bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[15]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 1.353ns (35.722%)  route 2.435ns (64.278%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=5, routed)           1.901     3.392    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[1]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.516 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0/O
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.914 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.227 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0/O[3]
                         net (fo=1, routed)           0.533     4.761    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_4
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -1.883     7.006    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.006    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  2.245    




