Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Oct 01 23:37:41 2023
Info: Command: quartus_sh --flow compile top -c top
Info: Quartus(args): compile top -c top
Info: Using INI file c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/quartus.ini
Info: Project Name = C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Oct 01 23:37:45 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info: Using INI file C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/quartus.ini
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 18
    Info (12023): Found entity 2: async_counter_30 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 206
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v
    Info (12023): Found entity 1: system File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_5.v
    Info (12023): Found entity 1: system_mm_interconnect_5 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_mm_interconnect_5.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_shift_register.v
    Info (12023): Found entity 1: acl_shift_register File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_shift_register.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_dispatcher.v
    Info (12023): Found entity 1: acl_work_group_dispatcher File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_work_group_dispatcher.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_kernel_finish_detector.v
    Info (12023): Found entity 1: acl_kernel_finish_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_accumulator.v
    Info (12023): Found entity 1: acl_multistage_accumulator File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_multistage_accumulator.v Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_reset_handler.sv
    Info (12023): Found entity 1: acl_reset_handler File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 48
    Info (12023): Found entity 2: acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 124
    Info (12023): Found entity 3: acl_reset_pulse_extender File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_std_synchronizer_nocut.v
    Info (12023): Found entity 1: acl_std_synchronizer_nocut File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_std_synchronizer_nocut.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fanout_pipeline.sv
    Info (12023): Found entity 1: acl_fanout_pipeline File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fanout_pipeline.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_id_iterator.v
    Info (12023): Found entity 1: acl_id_iterator File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_item_iterator.v
    Info (12023): Found entity 1: acl_work_item_iterator File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_work_item_iterator.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_adder.v
    Info (12023): Found entity 1: acl_multistage_adder File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_multistage_adder.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo.v
    Info (12023): Found entity 1: acl_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv
    Info (12023): Found entity 1: acl_fifo_stall_valid_lookahead File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv Line: 25
Info (12021): Found 9 design units, including 9 entities, in source file system/synthesis/submodules/squeezenet_system.v
    Info (12023): Found entity 1: squeezenet_system File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 23
    Info (12023): Found entity 2: avgpool2d_std_ic_partition_wrapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 449
    Info (12023): Found entity 3: conv2d1x1_std_ic_partition_wrapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 718
    Info (12023): Found entity 4: conv2d3x3_std_ic_partition_wrapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1107
    Info (12023): Found entity 5: maxpool2d_std_ic_partition_wrapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1472
    Info (12023): Found entity 6: avgpool2d_top_wrapper_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1741
    Info (12023): Found entity 7: conv2d1x1_top_wrapper_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1858
    Info (12023): Found entity 8: conv2d3x3_top_wrapper_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 2095
    Info (12023): Found entity 9: maxpool2d_top_wrapper_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 2308
Info (12021): Found 1 design units, including 0 entities, in source file system/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (system) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file system/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/dspba_library.vhd Line: 343
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_data_fifo.v
    Info (12023): Found entity 1: acl_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_fifo.v
    Info (12023): Found entity 1: acl_ll_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_fifo.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_ram_fifo.v
    Info (12023): Found entity 1: acl_ll_ram_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_valid_fifo_counter.v
    Info (12023): Found entity 1: acl_valid_fifo_counter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_dspba_valid_fifo_counter.v
    Info (12023): Found entity 1: acl_dspba_valid_fifo_counter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_dspba_valid_fifo_counter.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_staging_reg.v
    Info (12023): Found entity 1: acl_staging_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_staging_reg.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/hld_fifo.sv
    Info (12023): Found entity 1: hld_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hld_fifo.sv Line: 132
    Info (12023): Found entity 2: earliness_delay File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hld_fifo.sv Line: 389
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hld_fifo_zero_width.sv
    Info (12023): Found entity 1: hld_fifo_zero_width File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hld_fifo_zero_width.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_high_speed_fifo.sv
    Info (12023): Found entity 1: acl_high_speed_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_high_speed_fifo.sv Line: 133
    Info (12023): Found entity 2: scfifo_to_acl_high_speed_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_high_speed_fifo.sv Line: 1084
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_low_latency_fifo.sv
    Info (12023): Found entity 1: acl_low_latency_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_low_latency_fifo.sv Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_zero_latency_fifo.sv
    Info (12023): Found entity 1: acl_zero_latency_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_zero_latency_fifo.sv Line: 97
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv
    Info (12023): Found entity 1: acl_tessellated_incr_decr_threshold File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv Line: 42
    Info (12023): Found entity 2: acl_tessellated_incr_decr File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_tessellated_incr_lookahead.sv
    Info (12023): Found entity 1: acl_tessellated_incr_lookahead File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_tessellated_incr_lookahead.sv Line: 40
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_lfsr.sv
    Info (12023): Found entity 1: acl_lfsr File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_lfsr.sv Line: 42
    Info (12023): Found entity 2: galois_lfsr File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_lfsr.sv Line: 1622
    Info (12023): Found entity 3: fibonacci_lfsr File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_lfsr.sv Line: 1670
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_dspba_buffer.v
    Info (12023): Found entity 1: acl_dspba_buffer File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_dspba_buffer.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_top.v
    Info (12023): Found entity 1: lsu_top File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_permute_address.v
    Info (12023): Found entity 1: lsu_permute_address File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_permute_address.v Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_pipelined.v
    Info (12023): Found entity 1: lsu_pipelined_read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_pipelined.v Line: 43
    Info (12023): Found entity 2: lsu_pipelined_write File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_pipelined.v Line: 458
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_enabled.v
    Info (12023): Found entity 1: lsu_enabled_read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_enabled.v Line: 41
    Info (12023): Found entity 2: lsu_enabled_write File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_enabled.v Line: 194
Info (12021): Found 4 design units, including 4 entities, in source file system/synthesis/submodules/lsu_basic_coalescer.v
    Info (12023): Found entity 1: lsu_basic_coalesced_read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_basic_coalescer.v Line: 41
    Info (12023): Found entity 2: lsu_basic_coalesced_write File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_basic_coalescer.v Line: 227
    Info (12023): Found entity 3: lookahead_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_basic_coalescer.v Line: 482
    Info (12023): Found entity 4: basic_coalescer File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_basic_coalescer.v Line: 543
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_simple.v
    Info (12023): Found entity 1: lsu_simple_read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_simple.v Line: 36
    Info (12023): Found entity 2: lsu_simple_write File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_simple.v Line: 201
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_streaming.v
    Info (12023): Found entity 1: lsu_streaming_read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 39
    Info (12023): Found entity 2: lsu_streaming_write File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 294
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_master.v
    Info (12023): Found entity 1: lsu_burst_read_master File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 30
Info (12021): Found 7 design units, including 7 entities, in source file system/synthesis/submodules/lsu_bursting_load_stores.v
    Info (12023): Found entity 1: lsu_bursting_read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 18
    Info (12023): Found entity 2: acl_io_pipeline File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 405
    Info (12023): Found entity 3: lsu_bursting_pipelined_read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 432
    Info (12023): Found entity 4: acl_stall_free_coalescer File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 939
    Info (12023): Found entity 5: lsu_bursting_write File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1096
    Info (12023): Found entity 6: lsu_bursting_write_internal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1260
    Info (12023): Found entity 7: bursting_coalescer File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1675
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_non_aligned_write.v
    Info (12023): Found entity 1: lsu_non_aligned_write File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_non_aligned_write.v Line: 19
    Info (12023): Found entity 2: lsu_non_aligned_write_internal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_non_aligned_write.v Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_read_cache.v
    Info (12023): Found entity 1: lsu_read_cache File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_read_cache.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_atomic.v
    Info (12023): Found entity 1: lsu_atomic_pipelined File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_atomic.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_prefetch_block.v
    Info (12023): Found entity 1: lsu_prefetch_block File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_prefetch_block.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_wide_wrapper.v
    Info (12023): Found entity 1: lsu_wide_wrapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_wide_wrapper.v Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/lsu_streaming_prefetch.v
    Info (12023): Found entity 1: lsu_streaming_prefetch_read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 25
    Info (12023): Found entity 2: lsu_streaming_prefetch_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 324
    Info (12023): Found entity 3: lsu_streaming_prefetch_avalon_bust_master File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 542
Info (12021): Found 6 design units, including 6 entities, in source file system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v
    Info (12023): Found entity 1: acl_aligned_burst_coalesced_lsu File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 65
    Info (12023): Found entity 2: avalon_interface File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 310
    Info (12023): Found entity 3: valid_generator File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 496
    Info (12023): Found entity 4: acl_lsu_buffers File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 563
    Info (12023): Found entity 5: acl_burst_coalescer File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 767
    Info (12023): Found entity 6: acl_registered_comparison File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 1186
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_toggle_detect.v
    Info (12023): Found entity 1: acl_toggle_detect File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_toggle_detect.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_debug_mem.v
    Info (12023): Found entity 1: acl_debug_mem File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_debug_mem.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv
    Info (12023): Found entity 1: lsu_burst_coalesced_pipelined_write File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv
    Info (12023): Found entity 1: lsu_burst_coalesced_pipelined_read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_full_detector.v
    Info (12023): Found entity 1: acl_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_loop_limiter.v
    Info (12023): Found entity 1: acl_loop_limiter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_clock2x_holder.v
    Info (12023): Found entity 1: acl_clock2x_holder File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_clock2x_holder.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_function_wrapper.vhd
    Info (12022): Found design unit 1: avgpool2d_function_wrapper-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_wrapper.vhd Line: 100
    Info (12023): Found entity 1: avgpool2d_function_wrapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_wrapper.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_function.vhd
    Info (12022): Found design unit 1: avgpool2d_function-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd Line: 79
    Info (12023): Found entity 1: avgpool2d_function File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_avgpool2d_b1_sr_0.vhd
    Info (12022): Found design unit 1: bb_avgpool2d_B1_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_sr_0.vhd Line: 56
    Info (12023): Found entity 1: bb_avgpool2d_B1_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_avgpool2d_b1_sr_1.vhd
    Info (12022): Found design unit 1: bb_avgpool2d_B1_sr_1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_sr_1.vhd Line: 56
    Info (12023): Found entity 1: bb_avgpool2d_B1_sr_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_avgpool2d_b2_sr_0.vhd
    Info (12022): Found design unit 1: bb_avgpool2d_B2_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_sr_0.vhd Line: 50
    Info (12023): Found entity 1: bb_avgpool2d_B2_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_avgpool2d_b0.vhd
    Info (12022): Found design unit 1: bb_avgpool2d_B0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B0.vhd Line: 51
    Info (12023): Found entity 1: bb_avgpool2d_B0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_b0_branch.vhd
    Info (12022): Found design unit 1: avgpool2d_B0_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B0_branch.vhd Line: 50
    Info (12023): Found entity 1: avgpool2d_B0_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B0_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_b0_merge.vhd
    Info (12022): Found design unit 1: avgpool2d_B0_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B0_merge.vhd Line: 48
    Info (12023): Found entity 1: avgpool2d_B0_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B0_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_avgpool2d_b0_stall_region.vhd
    Info (12022): Found design unit 1: bb_avgpool2d_B0_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B0_stall_region.vhd Line: 49
    Info (12023): Found entity 1: bb_avgpool2d_B0_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B0_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_b0_merge_reg.vhd
    Info (12022): Found design unit 1: avgpool2d_B0_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B0_merge_reg.vhd Line: 48
    Info (12023): Found entity 1: avgpool2d_B0_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B0_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_avgpool2d_b1.vhd
    Info (12022): Found design unit 1: bb_avgpool2d_B1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1.vhd Line: 79
    Info (12023): Found entity 1: bb_avgpool2d_B1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_b1_branch.vhd
    Info (12022): Found design unit 1: avgpool2d_B1_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B1_branch.vhd Line: 59
    Info (12023): Found entity 1: avgpool2d_B1_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B1_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_b1_merge.vhd
    Info (12022): Found design unit 1: avgpool2d_B1_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B1_merge.vhd Line: 63
    Info (12023): Found entity 1: avgpool2d_B1_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B1_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_avgpool2d_b1_stall_region.vhd
    Info (12022): Found design unit 1: bb_avgpool2d_B1_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 70
    Info (12023): Found entity 1: bb_avgpool2d_B1_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_b1_merge_reg.vhd
    Info (12022): Found design unit 1: avgpool2d_B1_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B1_merge_reg.vhd Line: 56
    Info (12023): Found entity 1: avgpool2d_B1_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B1_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_a0zol2d17_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_A0Zol2d17_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_A0Zol2d17_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_a0z2d_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_A0Z2d_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_A0Z2d_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd(395) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c0_for_body_aa0zo00rf00d06of5q0u.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_avgpool2d0_avgpool2d4.vhd
    Info (12022): Found design unit 1: i_load_unnamed_avgpool2d0_avgpool2d4-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_avgpool2d0_avgpool2d4.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_avgpool2d0_avgpool2d4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_avgpool2d0_avgpool2d4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_avgpool2d0_avgpool2d0.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_avgpool2d0_avgpool2d0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_avgpool2d0_avgpool2d0.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_avgpool2d0_avgpool2d0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_avgpool2d0_avgpool2d0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_avgpool2d0.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer_avgpool2d0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_avgpool2d0.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer_avgpool2d0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_avgpool2d0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_avgpool2d_b2.vhd
    Info (12022): Found design unit 1: bb_avgpool2d_B2-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd Line: 64
    Info (12023): Found entity 1: bb_avgpool2d_B2 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_b2_branch.vhd
    Info (12022): Found design unit 1: avgpool2d_B2_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B2_branch.vhd Line: 46
    Info (12023): Found entity 1: avgpool2d_B2_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B2_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_b2_merge.vhd
    Info (12022): Found design unit 1: avgpool2d_B2_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B2_merge.vhd Line: 50
    Info (12023): Found entity 1: avgpool2d_B2_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_B2_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_avgpool2d_b2_stall_region.vhd
    Info (12022): Found design unit 1: bb_avgpool2d_B2_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd Line: 64
    Info (12023): Found entity 1: bb_avgpool2d_B2_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd Line: 50
    Info (12023): Found entity 1: i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_ea0zxit6_avgpool2d11.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d11-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_eA0Zxit6_avgpool2d11.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d11 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_eA0Zxit6_avgpool2d11.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_ea0zol2d19_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_eA0Zol2d19_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_eA0Zol2d19_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_ea0z2d_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_eA0Z2d_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_eA0Z2d_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd(91) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd Line: 48
    Info (12023): Found entity 1: i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd(408) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 408
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd(428) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 428
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd(448) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 448
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c0_for_end_ava0z303d06o00rf01pzc.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_avgpool2d1_avgpool2d15.vhd
    Info (12022): Found design unit 1: i_store_unnamed_avgpool2d1_avgpool2d15-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_avgpool2d1_avgpool2d15.vhd Line: 65
    Info (12023): Found entity 1: i_store_unnamed_avgpool2d1_avgpool2d15 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_avgpool2d1_avgpool2d15.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_avgpool2d12.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_im_sync_buffer_avgpool2d12-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_avgpool2d12.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_im_sync_buffer_avgpool2d12 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_avgpool2d12.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_avgpool2d0.vhd
    Info (12022): Found design unit 1: loop_limiter_avgpool2d0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_avgpool2d0.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_avgpool2d0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_avgpool2d0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/avgpool2d_function_cra_slave.vhd
    Info (12022): Found design unit 1: avgpool2d_function_cra_slave-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_cra_slave.vhd Line: 75
    Info (12023): Found entity 1: avgpool2d_function_cra_slave File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_cra_slave.vhd Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_start_signal_chain_element.v
    Info (12023): Found entity 1: acl_start_signal_chain_element File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_start_signal_chain_element.v Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_function_wrapper.vhd
    Info (12022): Found design unit 1: conv2d1x1_function_wrapper-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function_wrapper.vhd Line: 155
    Info (12023): Found entity 1: conv2d1x1_function_wrapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function_wrapper.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_function.vhd
    Info (12022): Found design unit 1: conv2d1x1_function-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 139
    Info (12023): Found entity 1: conv2d1x1_function File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b1_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B1_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1_sr_0.vhd Line: 58
    Info (12023): Found entity 1: bb_conv2d1x1_B1_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b1_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B1_sr_1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1_sr_1.vhd Line: 58
    Info (12023): Found entity 1: bb_conv2d1x1_B1_sr_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b2_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B2_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_sr_0.vhd Line: 64
    Info (12023): Found entity 1: bb_conv2d1x1_B2_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b2_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B2_sr_1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_sr_1.vhd Line: 64
    Info (12023): Found entity 1: bb_conv2d1x1_B2_sr_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b3_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B3_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_sr_0.vhd Line: 64
    Info (12023): Found entity 1: bb_conv2d1x1_B3_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b4_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B4_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B4_sr_0.vhd Line: 48
    Info (12023): Found entity 1: bb_conv2d1x1_B4_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B4_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b0.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0.vhd Line: 73
    Info (12023): Found entity 1: bb_conv2d1x1_B0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b0_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B0_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 70
    Info (12023): Found entity 1: bb_conv2d1x1_B0_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b0_merge_reg.vhd
    Info (12022): Found design unit 1: conv2d1x1_B0_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B0_merge_reg.vhd Line: 50
    Info (12023): Found entity 1: conv2d1x1_B0_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B0_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exia0zd1x177_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exiA0Zd1x177_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exiA0Zd1x177_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exia0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exiA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exiA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer1_conv2d1x12.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer1_conv2d1x12-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer1_conv2d1x12.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer1_conv2d1x12 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer1_conv2d1x12.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111.vhd Line: 53
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exia0zd1x179_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exiA0Zd1x179_data_fifo.vhd Line: 52
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exiA0Zd1x179_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exia0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exiA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exiA0Zx1_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17.vhd(237) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17.vhd Line: 237
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17.vhd(253) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17.vhd Line: 253
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17.vhd Line: 50
    Info (12023): Found entity 1: i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_conv2d1x19.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer_conv2d1x19-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_conv2d1x19.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer_conv2d1x19 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_conv2d1x19.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exia0zd1x181_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exiA0Zd1x181_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exiA0Zd1x181_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exia0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exiA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exiA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer4_conv2d1x114.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer4_conv2d1x114-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer4_conv2d1x114.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer4_conv2d1x114 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer4_conv2d1x114.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv2d1x10_conv2d1x118.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv2d1x10_conv2d1x118-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x10_conv2d1x118.vhd Line: 64
    Info (12023): Found entity 1: i_load_unnamed_conv2d1x10_conv2d1x118 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x10_conv2d1x118.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv2d1x10_conv2d1x10.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv2d1x10_conv2d1x10-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x10_conv2d1x10.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv2d1x10_conv2d1x10 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x10_conv2d1x10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_filter_bias_sync_buffer_conv2d1x15.vhd
    Info (12022): Found design unit 1: i_syncbuf_filter_bias_sync_buffer_conv2d1x15-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_filter_bias_sync_buffer_conv2d1x15.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_filter_bias_sync_buffer_conv2d1x15 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_filter_bias_sync_buffer_conv2d1x15.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b0_branch.vhd
    Info (12022): Found design unit 1: conv2d1x1_B0_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B0_branch.vhd Line: 56
    Info (12023): Found entity 1: conv2d1x1_B0_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B0_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b0_merge.vhd
    Info (12022): Found design unit 1: conv2d1x1_B0_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B0_merge.vhd Line: 50
    Info (12023): Found entity 1: conv2d1x1_B0_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B0_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b1.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1.vhd Line: 72
    Info (12023): Found entity 1: bb_conv2d1x1_B1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b1_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B1_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1_stall_region.vhd Line: 59
    Info (12023): Found entity 1: bb_conv2d1x1_B1_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b1_merge_reg.vhd
    Info (12022): Found design unit 1: conv2d1x1_B1_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B1_merge_reg.vhd Line: 58
    Info (12023): Found entity 1: conv2d1x1_B1_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B1_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b1_branch.vhd
    Info (12022): Found design unit 1: conv2d1x1_B1_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B1_branch.vhd Line: 60
    Info (12023): Found entity 1: conv2d1x1_B1_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B1_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b1_merge.vhd
    Info (12022): Found design unit 1: conv2d1x1_B1_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B1_merge.vhd Line: 66
    Info (12023): Found entity 1: conv2d1x1_B1_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B1_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b2.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B2-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2.vhd Line: 139
    Info (12023): Found entity 1: bb_conv2d1x1_B2 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b2_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B2_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 126
    Info (12023): Found entity 1: bb_conv2d1x1_B2_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1.vhd Line: 58
    Info (12023): Found entity 1: i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd(128) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 128
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd(151) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 151
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_ea0zer17_conv2d1x159.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 56
    Info (12023): Found entity 1: i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body14A0Zo00rf00d06of5q0u.vhd(395) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body14A0Zo00rf00d06of5q0u.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body14a0zo00rf00d06of5q0u.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_addBloA0Z3d06o00rf00d06of5q0u-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body14A0Zo00rf00d06of5q0u.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_addBloA0Z3d06o00rf00d06of5q0u File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body14A0Zo00rf00d06of5q0u.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body14a0z303d06o00rf01pzc.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_multBlA0Zp06o303d06o00rf01pzc-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body14A0Z303d06o00rf01pzc.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_multBlA0Zp06o303d06o00rf01pzc File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body14A0Z303d06o00rf01pzc.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_ca0zit20_conv2d1x161.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zit20_conv2d1x161.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zit20_conv2d1x161.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_ca0zd1x185_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zd1x185_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zd1x185_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_ca0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b2_merge_reg.vhd
    Info (12022): Found design unit 1: conv2d1x1_B2_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B2_merge_reg.vhd Line: 64
    Info (12023): Found entity 1: conv2d1x1_B2_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B2_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv2d1x18_conv2d1x156.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv2d1x18_conv2d1x156-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x18_conv2d1x156.vhd Line: 64
    Info (12023): Found entity 1: i_load_unnamed_conv2d1x18_conv2d1x156 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x18_conv2d1x156.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv2d1x18_conv2d1x15.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv2d1x18_conv2d1x15-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x18_conv2d1x15.vhd Line: 54
    Info (12023): Found entity 1: readdata_reg_unnamed_conv2d1x18_conv2d1x15 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x18_conv2d1x15.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1.vhd Line: 56
    Info (12023): Found entity 1: i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_ca0zit14_conv2d1x143.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zit14_conv2d1x143.vhd Line: 57
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zit14_conv2d1x143.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_ca0zd1x183_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zd1x183_data_fifo.vhd Line: 56
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zd1x183_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_ca0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zx1_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd(593) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 593
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_ea0zer11_conv2d1x128.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 54
    Info (12023): Found entity 1: i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer7_conv2d1x137.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer7_conv2d1x137-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer7_conv2d1x137.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer7_conv2d1x137 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer7_conv2d1x137.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer8_conv2d1x134.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer8_conv2d1x134-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer8_conv2d1x134.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer8_conv2d1x134 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer8_conv2d1x134.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer9_conv2d1x131.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer9_conv2d1x131-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer9_conv2d1x131.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer9_conv2d1x131 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer9_conv2d1x131.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_conv2d1x140.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer_conv2d1x140-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_conv2d1x140.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer_conv2d1x140 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_conv2d1x140.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv2d1x14_conv2d1x148.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv2d1x14_conv2d1x148-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x14_conv2d1x148.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv2d1x14_conv2d1x148 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x14_conv2d1x148.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv2d1x14_conv2d1x11.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv2d1x14_conv2d1x11-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x14_conv2d1x11.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv2d1x14_conv2d1x11 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x14_conv2d1x11.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv2d1x15_conv2d1x150.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv2d1x15_conv2d1x150-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x15_conv2d1x150.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv2d1x15_conv2d1x150 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x15_conv2d1x150.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv2d1x15_conv2d1x12.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv2d1x15_conv2d1x12-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x15_conv2d1x12.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv2d1x15_conv2d1x12 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x15_conv2d1x12.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv2d1x16_conv2d1x152.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv2d1x16_conv2d1x152-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x16_conv2d1x152.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv2d1x16_conv2d1x152 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x16_conv2d1x152.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv2d1x16_conv2d1x13.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv2d1x16_conv2d1x13-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x16_conv2d1x13.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv2d1x16_conv2d1x13 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x16_conv2d1x13.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv2d1x17_conv2d1x154.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv2d1x17_conv2d1x154-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x17_conv2d1x154.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv2d1x17_conv2d1x154 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x17_conv2d1x154.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv2d1x17_conv2d1x14.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv2d1x17_conv2d1x14-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x17_conv2d1x14.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv2d1x17_conv2d1x14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d1x17_conv2d1x14.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer_conv2d1x124.vhd
    Info (12022): Found design unit 1: i_syncbuf_filter_weight_sync_buffer_conv2d1x124-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer_conv2d1x124.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_filter_weight_sync_buffer_conv2d1x124 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer_conv2d1x124.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer2_conv2d1x126.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer2_conv2d1x126-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer2_conv2d1x126.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer2_conv2d1x126 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer2_conv2d1x126.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv2d1x122.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer_conv2d1x122-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv2d1x122.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer_conv2d1x122 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv2d1x122.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer6_conv2d1x120.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer6_conv2d1x120-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer6_conv2d1x120.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer6_conv2d1x120 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer6_conv2d1x120.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b2_branch.vhd
    Info (12022): Found design unit 1: conv2d1x1_B2_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B2_branch.vhd Line: 69
    Info (12023): Found entity 1: conv2d1x1_B2_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B2_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b2_merge.vhd
    Info (12022): Found design unit 1: conv2d1x1_B2_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B2_merge.vhd Line: 75
    Info (12023): Found entity 1: conv2d1x1_B2_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B2_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b3.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3.vhd Line: 81
    Info (12023): Found entity 1: bb_conv2d1x1_B3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b3_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B3_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 78
    Info (12023): Found entity 1: bb_conv2d1x1_B3_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv2d1x1_c0_ea0znter24_conv2d1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv2d1x1_c0_eA0Znter24_conv2d1x1.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv2d1x1_c0_eA0Znter24_conv2d1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2a0zit28_conv2d1x167.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x167-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2A0Zit28_conv2d1x167.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x167 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2A0Zit28_conv2d1x167.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2a0zd1x187_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2A0Zd1x187_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2A0Zd1x187_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2a0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2A0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2A0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv2d1xa0zer24_conv2d1x162.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv2d1xA0Zer24_conv2d1x162.vhd Line: 50
    Info (12023): Found entity 1: i_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv2d1xA0Zer24_conv2d1x162.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer3_conv2d1x164.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer3_conv2d1x164-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer3_conv2d1x164.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer3_conv2d1x164 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer3_conv2d1x164.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_conv2d1x111_conv2d1x175.vhd
    Info (12022): Found design unit 1: i_store_unnamed_conv2d1x111_conv2d1x175-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_conv2d1x111_conv2d1x175.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_conv2d1x111_conv2d1x175 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_conv2d1x111_conv2d1x175.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer5_conv2d1x170.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer5_conv2d1x170-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer5_conv2d1x170.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer5_conv2d1x170 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer5_conv2d1x170.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_conv2d1x168.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_im_sync_buffer_conv2d1x168-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_conv2d1x168.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_im_sync_buffer_conv2d1x168 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_conv2d1x168.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b3_branch.vhd
    Info (12022): Found design unit 1: conv2d1x1_B3_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B3_branch.vhd Line: 61
    Info (12023): Found entity 1: conv2d1x1_B3_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B3_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b3_merge.vhd
    Info (12022): Found design unit 1: conv2d1x1_B3_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B3_merge.vhd Line: 64
    Info (12023): Found entity 1: conv2d1x1_B3_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B3_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b4.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B4-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B4.vhd Line: 46
    Info (12023): Found entity 1: bb_conv2d1x1_B4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d1x1_b4_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d1x1_B4_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B4_stall_region.vhd Line: 46
    Info (12023): Found entity 1: bb_conv2d1x1_B4_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B4_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b4_branch.vhd
    Info (12022): Found design unit 1: conv2d1x1_B4_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B4_branch.vhd Line: 46
    Info (12023): Found entity 1: conv2d1x1_B4_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B4_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_b4_merge.vhd
    Info (12022): Found design unit 1: conv2d1x1_B4_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B4_merge.vhd Line: 46
    Info (12023): Found entity 1: conv2d1x1_B4_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_B4_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv2d1x10.vhd
    Info (12022): Found design unit 1: loop_limiter_conv2d1x10-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d1x10.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv2d1x10 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d1x10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv2d1x11.vhd
    Info (12022): Found design unit 1: loop_limiter_conv2d1x11-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d1x11.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv2d1x11 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d1x11.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d1x1_function_cra_slave.vhd
    Info (12022): Found design unit 1: conv2d1x1_function_cra_slave-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function_cra_slave.vhd Line: 75
    Info (12023): Found entity 1: conv2d1x1_function_cra_slave File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function_cra_slave.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_function_wrapper.vhd
    Info (12022): Found design unit 1: conv2d3x3_function_wrapper-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function_wrapper.vhd Line: 144
    Info (12023): Found entity 1: conv2d3x3_function_wrapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function_wrapper.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_function.vhd
    Info (12022): Found design unit 1: conv2d3x3_function-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 132
    Info (12023): Found entity 1: conv2d3x3_function File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b1_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B1_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_sr_0.vhd Line: 68
    Info (12023): Found entity 1: bb_conv2d3x3_B1_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b1_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B1_sr_1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_sr_1.vhd Line: 68
    Info (12023): Found entity 1: bb_conv2d3x3_B1_sr_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b2_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B2_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_sr_0.vhd Line: 104
    Info (12023): Found entity 1: bb_conv2d3x3_B2_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b2_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B2_sr_1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_sr_1.vhd Line: 104
    Info (12023): Found entity 1: bb_conv2d3x3_B2_sr_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b3_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B3_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3_sr_0.vhd Line: 72
    Info (12023): Found entity 1: bb_conv2d3x3_B3_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b4_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B4_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B4_sr_0.vhd Line: 48
    Info (12023): Found entity 1: bb_conv2d3x3_B4_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B4_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b0.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0.vhd Line: 82
    Info (12023): Found entity 1: bb_conv2d3x3_B0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b0_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B0_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 79
    Info (12023): Found entity 1: bb_conv2d3x3_B0_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b0_merge_reg.vhd
    Info (12022): Found design unit 1: conv2d3x3_B0_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B0_merge_reg.vhd Line: 50
    Info (12023): Found entity 1: conv2d3x3_B0_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B0_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3.vhd
    Info (12022): Found design unit 1: i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exia0z3x3125_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Z3x3125_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Z3x3125_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exia0zx3_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Zx3_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Zx3_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer129_conv2d3x36.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer129_conv2d3x36-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer129_conv2d3x36.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer129_conv2d3x36 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer129_conv2d3x36.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer130_conv2d3x32.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer130_conv2d3x32-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer130_conv2d3x32.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer130_conv2d3x32 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer130_conv2d3x32.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3.vhd
    Info (12022): Found design unit 1: i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exia0z3x3127_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Z3x3127_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Z3x3127_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exia0zx3_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Zx3_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Zx3_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd(259) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd Line: 259
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd Line: 50
    Info (12023): Found entity 1: i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer_conv2d3x315.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer_conv2d3x315-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer_conv2d3x315.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer_conv2d3x315 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer_conv2d3x315.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_start_channel_sync_buffer_conv2d3x313.vhd
    Info (12022): Found design unit 1: i_syncbuf_start_channel_sync_buffer_conv2d3x313-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_start_channel_sync_buffer_conv2d3x313.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_start_channel_sync_buffer_conv2d3x313 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_start_channel_sync_buffer_conv2d3x313.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3.vhd
    Info (12022): Found design unit 1: i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3.vhd Line: 58
    Info (12023): Found entity 1: i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341.vhd Line: 61
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exia0z3x3131_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Z3x3131_data_fifo.vhd Line: 60
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Z3x3131_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exia0zx3_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Zx3_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Zx3_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd Line: 56
    Info (12023): Found entity 1: i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer138_conv2d3x334.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer138_conv2d3x334-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer138_conv2d3x334.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer138_conv2d3x334 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer138_conv2d3x334.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer140_conv2d3x330.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer140_conv2d3x330-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer140_conv2d3x330.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer140_conv2d3x330 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer140_conv2d3x330.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_conv2d3x338.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer_conv2d3x338-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_conv2d3x338.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer_conv2d3x338 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_conv2d3x338.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_pad_sync_buffer_conv2d3x327.vhd
    Info (12022): Found design unit 1: i_syncbuf_pad_sync_buffer_conv2d3x327-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer_conv2d3x327.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_pad_sync_buffer_conv2d3x327 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer_conv2d3x327.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer_conv2d3x325.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer_conv2d3x325-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer_conv2d3x325.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer_conv2d3x325 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer_conv2d3x325.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3.vhd
    Info (12022): Found design unit 1: i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exia0z3x3129_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Z3x3129_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Z3x3129_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exia0zx3_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Zx3_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Zx3_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer144_conv2d3x320.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer144_conv2d3x320-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer144_conv2d3x320.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer144_conv2d3x320 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer144_conv2d3x320.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv2d3x30_conv2d3x343.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv2d3x30_conv2d3x343-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d3x30_conv2d3x343.vhd Line: 64
    Info (12023): Found entity 1: i_load_unnamed_conv2d3x30_conv2d3x343 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d3x30_conv2d3x343.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv2d3x30_conv2d3x30.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv2d3x30_conv2d3x30-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d3x30_conv2d3x30.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv2d3x30_conv2d3x30 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_conv2d3x30_conv2d3x30.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_filter_bias_sync_buffer_conv2d3x39.vhd
    Info (12022): Found design unit 1: i_syncbuf_filter_bias_sync_buffer_conv2d3x39-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_filter_bias_sync_buffer_conv2d3x39.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_filter_bias_sync_buffer_conv2d3x39 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_filter_bias_sync_buffer_conv2d3x39.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b0_branch.vhd
    Info (12022): Found design unit 1: conv2d3x3_B0_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B0_branch.vhd Line: 66
    Info (12023): Found entity 1: conv2d3x3_B0_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B0_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b0_merge.vhd
    Info (12022): Found design unit 1: conv2d3x3_B0_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B0_merge.vhd Line: 50
    Info (12023): Found entity 1: conv2d3x3_B0_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B0_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b1.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1.vhd Line: 105
    Info (12023): Found entity 1: bb_conv2d3x3_B1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b1_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B1_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_stall_region.vhd Line: 89
    Info (12023): Found entity 1: bb_conv2d3x3_B1_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b1_merge_reg.vhd
    Info (12022): Found design unit 1: conv2d3x3_B1_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B1_merge_reg.vhd Line: 68
    Info (12023): Found entity 1: conv2d3x3_B1_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B1_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_cond10_preheader_conv2d3x3_a0zter150_conv2d3x3.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond10_preheader_conv2d3x3_A0Zter150_conv2d3x3.vhd Line: 73
    Info (12023): Found entity 1: i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond10_preheader_conv2d3x3_A0Zter150_conv2d3x3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_ca0zt153_conv2d3x369.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x369-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zt153_conv2d3x369.vhd Line: 81
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x369 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zt153_conv2d3x369.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_ca0z3x3133_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Z3x3133_data_fifo.vhd Line: 80
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Z3x3133_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_ca0zx3_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zx3_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zx3_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd(423) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 423
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_conva0zr150_conv2d3x345.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 71
    Info (12023): Found entity 1: i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv2d3x363.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer_conv2d3x363-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv2d3x363.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer_conv2d3x363 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv2d3x363.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer133_conv2d3x360.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer133_conv2d3x360-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer133_conv2d3x360.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer133_conv2d3x360 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer133_conv2d3x360.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer136_conv2d3x356.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer136_conv2d3x356-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer136_conv2d3x356.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer136_conv2d3x356 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer136_conv2d3x356.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer137_conv2d3x352.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer137_conv2d3x352-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer137_conv2d3x352.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer137_conv2d3x352 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer137_conv2d3x352.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer146_conv2d3x366.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer146_conv2d3x366-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer146_conv2d3x366.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer146_conv2d3x366 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer146_conv2d3x366.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_pad_sync_buffer142_conv2d3x349.vhd
    Info (12022): Found design unit 1: i_syncbuf_pad_sync_buffer142_conv2d3x349-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer142_conv2d3x349.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_pad_sync_buffer142_conv2d3x349 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer142_conv2d3x349.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer143_conv2d3x347.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer143_conv2d3x347-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer143_conv2d3x347.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer143_conv2d3x347 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer143_conv2d3x347.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b1_branch.vhd
    Info (12022): Found design unit 1: conv2d3x3_B1_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B1_branch.vhd Line: 100
    Info (12023): Found entity 1: conv2d3x3_B1_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B1_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b1_merge.vhd
    Info (12022): Found design unit 1: conv2d3x3_B1_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B1_merge.vhd Line: 81
    Info (12023): Found entity 1: conv2d3x3_B1_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B1_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b2.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B2-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2.vhd Line: 190
    Info (12023): Found entity 1: bb_conv2d3x3_B2 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b2_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B2_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 154
    Info (12023): Found entity 1: bb_conv2d3x3_B2_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b2_merge_reg.vhd
    Info (12022): Found design unit 1: conv2d3x3_B2_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B2_merge_reg.vhd Line: 104
    Info (12023): Found entity 1: conv2d3x3_B2_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B2_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_memcoalesce_filter_weight_load_0_conv2d3x3105.vhd
    Info (12022): Found design unit 1: i_load_memcoalesce_filter_weight_load_0_conv2d3x3105-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_filter_weight_load_0_conv2d3x3105.vhd Line: 73
    Info (12023): Found entity 1: i_load_memcoalesce_filter_weight_load_0_conv2d3x3105 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_filter_weight_load_0_conv2d3x3105.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_memcoalesce_filter_weight_la0zoad_0_conv2d3x34.vhd
    Info (12022): Found design unit 1: readdata_reg_memcoalesce_filter_weight_load_0_conv2d3x34-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_memcoalesce_filter_weight_lA0Zoad_0_conv2d3x34.vhd Line: 72
    Info (12023): Found entity 1: readdata_reg_memcoalesce_filter_weight_load_0_conv2d3x34 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_memcoalesce_filter_weight_lA0Zoad_0_conv2d3x34.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_memcoalesce_input_im_load_0110_conv2d3x398.vhd
    Info (12022): Found design unit 1: i_load_memcoalesce_input_im_load_0110_conv2d3x398-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0110_conv2d3x398.vhd Line: 64
    Info (12023): Found entity 1: i_load_memcoalesce_input_im_load_0110_conv2d3x398 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0110_conv2d3x398.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32.vhd
    Info (12022): Found design unit 1: readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32.vhd Line: 54
    Info (12023): Found entity 1: readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_memcoalesce_input_im_load_0115_conv2d3x3100.vhd
    Info (12022): Found design unit 1: i_load_memcoalesce_input_im_load_0115_conv2d3x3100-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0115_conv2d3x3100.vhd Line: 64
    Info (12023): Found entity 1: i_load_memcoalesce_input_im_load_0115_conv2d3x3100 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0115_conv2d3x3100.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33.vhd
    Info (12022): Found design unit 1: readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33.vhd Line: 54
    Info (12023): Found entity 1: readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_memcoalesce_input_im_load_0_conv2d3x396.vhd
    Info (12022): Found design unit 1: i_load_memcoalesce_input_im_load_0_conv2d3x396-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0_conv2d3x396.vhd Line: 64
    Info (12023): Found entity 1: i_load_memcoalesce_input_im_load_0_conv2d3x396 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0_conv2d3x396.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_memcoalesce_input_im_load_0_conv2d3x31.vhd
    Info (12022): Found design unit 1: readdata_reg_memcoalesce_input_im_load_0_conv2d3x31-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_memcoalesce_input_im_load_0_conv2d3x31.vhd Line: 54
    Info (12023): Found entity 1: readdata_reg_memcoalesce_input_im_load_0_conv2d3x31 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_memcoalesce_input_im_load_0_conv2d3x31.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_cond15_preheader_conv2d3x3_a0zter159_conv2d3x3.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond15_preheader_conv2d3x3_A0Zter159_conv2d3x3.vhd Line: 58
    Info (12023): Found entity 1: i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond15_preheader_conv2d3x3_A0Zter159_conv2d3x3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_ca0zt167_conv2d3x393.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zt167_conv2d3x393.vhd Line: 55
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zt167_conv2d3x393.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_ca0z3x3135_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Z3x3135_data_fifo.vhd Line: 54
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Z3x3135_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_ca0zx3_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zx3_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zx3_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd(618) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 618
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd(640) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 640
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd(657) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 657
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd(674) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 674
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_conva0zr159_conv2d3x374.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 56
    Info (12023): Found entity 1: i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer147_conv2d3x385.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer147_conv2d3x385-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer147_conv2d3x385.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer147_conv2d3x385 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer147_conv2d3x385.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer148_conv2d3x390.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer148_conv2d3x390-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer148_conv2d3x390.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer148_conv2d3x390 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer148_conv2d3x390.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_conv2d3x380.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer_conv2d3x380-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_conv2d3x380.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer_conv2d3x380 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_conv2d3x380.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer134_conv2d3x376.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer134_conv2d3x376-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer134_conv2d3x376.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer134_conv2d3x376 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer134_conv2d3x376.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer135_conv2d3x378.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer135_conv2d3x378-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer135_conv2d3x378.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer135_conv2d3x378 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer135_conv2d3x378.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer139_conv2d3x383.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer139_conv2d3x383-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer139_conv2d3x383.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer139_conv2d3x383 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer139_conv2d3x383.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer141_conv2d3x388.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer141_conv2d3x388-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer141_conv2d3x388.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer141_conv2d3x388 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer141_conv2d3x388.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_cond15_preheader_conv2d3x3_a0zter172_conv2d3x3.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_cond15_preheader_conv2d3x3_A0Zter172_conv2d3x3.vhd Line: 84
    Info (12023): Found entity 1: i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_cond15_preheader_conv2d3x3_A0Zter172_conv2d3x3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_ca0z175_conv2d3x3109.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z175_conv2d3x3109.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z175_conv2d3x3109.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_ca0z3x3137_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z3x3137_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z3x3137_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_ca0zx3_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Zx3_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Zx3_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd(213) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 213
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd(298) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 298
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd(383) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 383
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_conva0z172_conv2d3x3107.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 82
    Info (12023): Found entity 1: i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_cond15A0Zcd0oq3cd06oq3cz0.vhd(395) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_cond15A0Zcd0oq3cd06oq3cz0.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_cond15a0zcd0oq3cd06oq3cz0.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3A0Zcp36cd0oq3cd06oq3cz0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_cond15A0Zcd0oq3cd06oq3cz0.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3A0Zcp36cd0oq3cd06oq3cz0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_cond15A0Zcd0oq3cd06oq3cz0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_cond15a0z0cp36cd0oq3cdj6z.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3A0Z16oe0cp36cd0oq3cdj6z-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_cond15A0Z0cp36cd0oq3cdj6z.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3A0Z16oe0cp36cd0oq3cdj6z File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_cond15A0Z0cp36cd0oq3cdj6z.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer_conv2d3x370.vhd
    Info (12022): Found design unit 1: i_syncbuf_filter_weight_sync_buffer_conv2d3x370-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer_conv2d3x370.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_filter_weight_sync_buffer_conv2d3x370 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer_conv2d3x370.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer131_conv2d3x372.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer131_conv2d3x372-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer131_conv2d3x372.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer131_conv2d3x372 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer131_conv2d3x372.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b2_branch.vhd
    Info (12022): Found design unit 1: conv2d3x3_B2_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B2_branch.vhd Line: 107
    Info (12023): Found entity 1: conv2d3x3_B2_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B2_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b2_merge.vhd
    Info (12022): Found design unit 1: conv2d3x3_B2_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B2_merge.vhd Line: 135
    Info (12023): Found entity 1: conv2d3x3_B2_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B2_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b3.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3.vhd Line: 93
    Info (12023): Found entity 1: bb_conv2d3x3_B3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b3_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B3_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3_stall_region.vhd Line: 87
    Info (12023): Found entity 1: bb_conv2d3x3_B3_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_end61_loopexit_conv2d3x3_c0a0zter179_conv2d3x3.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end61_loopexit_conv2d3x3_c0A0Zter179_conv2d3x3.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end61_loopexit_conv2d3x3_c0A0Zter179_conv2d3x3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_cona0z183_conv2d3x3115.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3115-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z183_conv2d3x3115.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3115 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z183_conv2d3x3115.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_cona0z3x3139_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z3x3139_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z3x3139_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_cona0zx3_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Zx3_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Zx3_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_end61_loopexit_conv2da0z179_conv2d3x3110.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end61_loopexit_conv2dA0Z179_conv2d3x3110.vhd Line: 50
    Info (12023): Found entity 1: i_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end61_loopexit_conv2dA0Z179_conv2d3x3110.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer132_conv2d3x3112.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer132_conv2d3x3112-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer132_conv2d3x3112.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer132_conv2d3x3112 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer132_conv2d3x3112.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_conv2d3x36_conv2d3x3123.vhd
    Info (12022): Found design unit 1: i_store_unnamed_conv2d3x36_conv2d3x3123-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_conv2d3x36_conv2d3x3123.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_conv2d3x36_conv2d3x3123 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_conv2d3x36_conv2d3x3123.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_conv2d3x3116.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_im_sync_buffer_conv2d3x3116-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_conv2d3x3116.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_im_sync_buffer_conv2d3x3116 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_conv2d3x3116.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer145_conv2d3x3118.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer145_conv2d3x3118-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer145_conv2d3x3118.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer145_conv2d3x3118 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer145_conv2d3x3118.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b3_branch.vhd
    Info (12022): Found design unit 1: conv2d3x3_B3_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B3_branch.vhd Line: 71
    Info (12023): Found entity 1: conv2d3x3_B3_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B3_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b3_merge.vhd
    Info (12022): Found design unit 1: conv2d3x3_B3_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B3_merge.vhd Line: 72
    Info (12023): Found entity 1: conv2d3x3_B3_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B3_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b4.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B4-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B4.vhd Line: 46
    Info (12023): Found entity 1: bb_conv2d3x3_B4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv2d3x3_b4_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv2d3x3_B4_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B4_stall_region.vhd Line: 46
    Info (12023): Found entity 1: bb_conv2d3x3_B4_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B4_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b4_branch.vhd
    Info (12022): Found design unit 1: conv2d3x3_B4_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B4_branch.vhd Line: 46
    Info (12023): Found entity 1: conv2d3x3_B4_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B4_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_b4_merge.vhd
    Info (12022): Found design unit 1: conv2d3x3_B4_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B4_merge.vhd Line: 46
    Info (12023): Found entity 1: conv2d3x3_B4_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_B4_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv2d3x30.vhd
    Info (12022): Found design unit 1: loop_limiter_conv2d3x30-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d3x30.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv2d3x30 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d3x30.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv2d3x31.vhd
    Info (12022): Found design unit 1: loop_limiter_conv2d3x31-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d3x31.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv2d3x31 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d3x31.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv2d3x3_function_cra_slave.vhd
    Info (12022): Found design unit 1: conv2d3x3_function_cra_slave-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function_cra_slave.vhd Line: 75
    Info (12023): Found entity 1: conv2d3x3_function_cra_slave File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function_cra_slave.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_function_wrapper.vhd
    Info (12022): Found design unit 1: maxpool2d_function_wrapper-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function_wrapper.vhd Line: 100
    Info (12023): Found entity 1: maxpool2d_function_wrapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function_wrapper.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_function.vhd
    Info (12022): Found design unit 1: maxpool2d_function-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 81
    Info (12023): Found entity 1: maxpool2d_function File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b1_sr_0.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B1_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1_sr_0.vhd Line: 54
    Info (12023): Found entity 1: bb_maxpool2d_B1_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b1_sr_1.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B1_sr_1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1_sr_1.vhd Line: 54
    Info (12023): Found entity 1: bb_maxpool2d_B1_sr_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b2_sr_0.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B2_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_sr_0.vhd Line: 70
    Info (12023): Found entity 1: bb_maxpool2d_B2_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b2_sr_1.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B2_sr_1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_sr_1.vhd Line: 70
    Info (12023): Found entity 1: bb_maxpool2d_B2_sr_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b3_sr_0.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B3_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3_sr_0.vhd Line: 60
    Info (12023): Found entity 1: bb_maxpool2d_B3_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b4_sr_0.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B4_sr_0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B4_sr_0.vhd Line: 48
    Info (12023): Found entity 1: bb_maxpool2d_B4_sr_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B4_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b0.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0.vhd Line: 53
    Info (12023): Found entity 1: bb_maxpool2d_B0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b0_stall_region.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B0_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0_stall_region.vhd Line: 51
    Info (12023): Found entity 1: bb_maxpool2d_B0_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d.vhd
    Info (12022): Found design unit 1: i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exia0zol2d50_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Zol2d50_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Zol2d50_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exia0z2d_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Z2d_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Z2d_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd(236) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd Line: 236
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_maxpool2d2.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer_maxpool2d2-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_maxpool2d2.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer_maxpool2d2 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_maxpool2d2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d.vhd
    Info (12022): Found design unit 1: i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exia0zol2d52_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Zol2d52_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Zol2d52_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exia0z2d_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Z2d_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Z2d_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5.vhd(236) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5.vhd Line: 236
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer_maxpool2d7.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer_maxpool2d7-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer_maxpool2d7.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer_maxpool2d7 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer_maxpool2d7.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b0_merge_reg.vhd
    Info (12022): Found design unit 1: maxpool2d_B0_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B0_merge_reg.vhd Line: 48
    Info (12023): Found entity 1: maxpool2d_B0_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B0_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b0_branch.vhd
    Info (12022): Found design unit 1: maxpool2d_B0_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B0_branch.vhd Line: 50
    Info (12023): Found entity 1: maxpool2d_B0_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B0_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b0_merge.vhd
    Info (12022): Found design unit 1: maxpool2d_B0_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B0_merge.vhd Line: 48
    Info (12023): Found entity 1: maxpool2d_B0_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B0_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b1.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1.vhd Line: 67
    Info (12023): Found entity 1: bb_maxpool2d_B1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b1_stall_region.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B1_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1_stall_region.vhd Line: 58
    Info (12023): Found entity 1: bb_maxpool2d_B1_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_cond12_preheader_lr_ph_maxpa0znter10_maxpool2d.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond12_preheader_lr_ph_maxpA0Znter10_maxpool2d.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond12_preheader_lr_ph_maxpA0Znter10_maxpool2d.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_la0zit13_maxpool2d15.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d15-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_lA0Zit13_maxpool2d15.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d15 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_lA0Zit13_maxpool2d15.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_la0zol2d54_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_lA0Zol2d54_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_lA0Zol2d54_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_la0z2d_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_lA0Z2d_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_lA0Z2d_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_cond12_preheader_lr_pa0zer10_maxpool2d11.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond12_preheader_lr_pA0Zer10_maxpool2d11.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond12_preheader_lr_pA0Zer10_maxpool2d11.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer2_maxpool2d13.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer2_maxpool2d13-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer2_maxpool2d13.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer2_maxpool2d13 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer2_maxpool2d13.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b1_merge_reg.vhd
    Info (12022): Found design unit 1: maxpool2d_B1_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B1_merge_reg.vhd Line: 54
    Info (12023): Found entity 1: maxpool2d_B1_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B1_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b1_branch.vhd
    Info (12022): Found design unit 1: maxpool2d_B1_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B1_branch.vhd Line: 60
    Info (12023): Found entity 1: maxpool2d_B1_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B1_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b1_merge.vhd
    Info (12022): Found design unit 1: maxpool2d_B1_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B1_merge.vhd Line: 60
    Info (12023): Found entity 1: maxpool2d_B1_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B1_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b2.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B2-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2.vhd Line: 103
    Info (12023): Found entity 1: bb_maxpool2d_B2 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b2_stall_region.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B2_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 87
    Info (12023): Found entity 1: bb_maxpool2d_B2_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_cond17_preheader_maxpool2d_a0znter16_maxpool2d.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond17_preheader_maxpool2d_A0Znter16_maxpool2d.vhd Line: 56
    Info (12023): Found entity 1: i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond17_preheader_maxpool2d_A0Znter16_maxpool2d.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_ma0zit19_maxpool2d28.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d28-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zit19_maxpool2d28.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d28 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zit19_maxpool2d28.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_ma0zol2d56_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zol2d56_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zol2d56_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_ma0z2d_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Z2d_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Z2d_full_detector.vhd Line: 35
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd(252) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 252
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd(272) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 272
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd(293) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 293
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpa0zer16_maxpool2d21.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 54
    Info (12023): Found entity 1: i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_maxpool2d25.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer_maxpool2d25-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_maxpool2d25.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer_maxpool2d25 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_maxpool2d25.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer1_maxpool2d23.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer1_maxpool2d23-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer1_maxpool2d23.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer1_maxpool2d23 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer1_maxpool2d23.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_cond17_preheader_maxpool2d_a0znter22_maxpool2d.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_cond17_preheader_maxpool2d_A0Znter22_maxpool2d.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_cond17_preheader_maxpool2d_A0Znter22_maxpool2d.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_ma0zit25_maxpool2d36.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d36-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zit25_maxpool2d36.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d36 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zit25_maxpool2d36.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_ma0zol2d58_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zol2d58_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zol2d58_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_ma0z2d_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Z2d_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Z2d_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_cond17_preheader_maxpa0zer22_maxpool2d34.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond17_preheader_maxpA0Zer22_maxpool2d34.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond17_preheader_maxpA0Zer22_maxpool2d34.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b2_merge_reg.vhd
    Info (12022): Found design unit 1: maxpool2d_B2_merge_reg-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B2_merge_reg.vhd Line: 70
    Info (12023): Found entity 1: maxpool2d_B2_merge_reg File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B2_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_maxpool2d0_maxpool2d30.vhd
    Info (12022): Found design unit 1: i_load_unnamed_maxpool2d0_maxpool2d30-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_maxpool2d0_maxpool2d30.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_maxpool2d0_maxpool2d30 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_maxpool2d0_maxpool2d30.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_maxpool2d0_maxpool2d0.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_maxpool2d0_maxpool2d0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_maxpool2d0_maxpool2d0.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_maxpool2d0_maxpool2d0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/readdata_reg_unnamed_maxpool2d0_maxpool2d0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer5_maxpool2d17.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer5_maxpool2d17-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer5_maxpool2d17.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer5_maxpool2d17 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer5_maxpool2d17.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b2_branch.vhd
    Info (12022): Found design unit 1: maxpool2d_B2_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B2_branch.vhd Line: 75
    Info (12023): Found entity 1: maxpool2d_B2_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B2_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b2_merge.vhd
    Info (12022): Found design unit 1: maxpool2d_B2_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B2_merge.vhd Line: 84
    Info (12023): Found entity 1: maxpool2d_B2_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B2_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b3.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B3-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3.vhd Line: 76
    Info (12023): Found entity 1: bb_maxpool2d_B3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b3_stall_region.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B3_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3_stall_region.vhd Line: 73
    Info (12023): Found entity 1: bb_maxpool2d_B3_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_maxpool2d1_maxpool2d40.vhd
    Info (12022): Found design unit 1: i_store_unnamed_maxpool2d1_maxpool2d40-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_maxpool2d1_maxpool2d40.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_maxpool2d1_maxpool2d40 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_maxpool2d1_maxpool2d40.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_maxpool2d37.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_im_sync_buffer_maxpool2d37-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_maxpool2d37.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_im_sync_buffer_maxpool2d37 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_maxpool2d37.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer3_maxpool2d42.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer3_maxpool2d42-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer3_maxpool2d42.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer3_maxpool2d42 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer3_maxpool2d42.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer4_maxpool2d46.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer4_maxpool2d46-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer4_maxpool2d46.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer4_maxpool2d46 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer4_maxpool2d46.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b3_branch.vhd
    Info (12022): Found design unit 1: maxpool2d_B3_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B3_branch.vhd Line: 57
    Info (12023): Found entity 1: maxpool2d_B3_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B3_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b3_merge.vhd
    Info (12022): Found design unit 1: maxpool2d_B3_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B3_merge.vhd Line: 60
    Info (12023): Found entity 1: maxpool2d_B3_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B3_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b4.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B4-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B4.vhd Line: 46
    Info (12023): Found entity 1: bb_maxpool2d_B4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_maxpool2d_b4_stall_region.vhd
    Info (12022): Found design unit 1: bb_maxpool2d_B4_stall_region-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B4_stall_region.vhd Line: 46
    Info (12023): Found entity 1: bb_maxpool2d_B4_stall_region File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B4_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b4_branch.vhd
    Info (12022): Found design unit 1: maxpool2d_B4_branch-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B4_branch.vhd Line: 46
    Info (12023): Found entity 1: maxpool2d_B4_branch File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B4_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_b4_merge.vhd
    Info (12022): Found design unit 1: maxpool2d_B4_merge-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B4_merge.vhd Line: 46
    Info (12023): Found entity 1: maxpool2d_B4_merge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_B4_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_maxpool2d0.vhd
    Info (12022): Found design unit 1: loop_limiter_maxpool2d0-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_maxpool2d0.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_maxpool2d0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_maxpool2d0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_maxpool2d1.vhd
    Info (12022): Found design unit 1: loop_limiter_maxpool2d1-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_maxpool2d1.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_maxpool2d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_maxpool2d1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/maxpool2d_function_cra_slave.vhd
    Info (12022): Found design unit 1: maxpool2d_function_cra_slave-normal File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function_cra_slave.vhd Line: 75
    Info (12023): Found entity 1: maxpool2d_function_cra_slave File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function_cra_slave.vhd Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_ic_top.sv
    Info (12023): Found entity 1: lsu_ic_top File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_top.sv Line: 22
    Info (12023): Found entity 2: debug_io_cnt File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_top.sv Line: 355
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_ic_hybrid.sv
    Info (12023): Found entity 1: lsu_ic_hybrid File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_hybrid.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_ic_token.sv
    Info (12023): Found entity 1: lsu_ic_token File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_ic_unbalance.sv
    Info (12023): Found entity 1: lsu_ic_unbalance File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_unbalance.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_n_fast.sv
    Info (12023): Found entity 1: lsu_n_fast File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_fast.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_n_token.sv
    Info (12023): Found entity 1: lsu_n_token File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_rd_back.sv
    Info (12023): Found entity 1: lsu_rd_back File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_rd_back_n.sv
    Info (12023): Found entity 1: lsu_rd_back_n File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back_n.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_swdimm_token_ring.sv
    Info (12023): Found entity 1: lsu_swdimm_token_ring File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_swdimm_token_ring.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_token_ring.sv
    Info (12023): Found entity 1: lsu_token_ring File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_skid_buffer.sv
    Info (12023): Found entity 1: acl_skid_buffer File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_skid_buffer.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_root.sv
    Info (12023): Found entity 1: cra_ring_root File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/cra_ring_root.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_node.sv
    Info (12023): Found entity 1: cra_ring_node File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/cra_ring_node.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface.v
    Info (12023): Found entity 1: system_acl_iface File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv
    Info (12023): Found entity 1: system_acl_iface_irq_mapper_001 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper.sv
    Info (12023): Found entity 1: system_acl_iface_irq_mapper File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_3 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_cmd_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_cmd_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_001_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router_001 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_rsp_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_rsp_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_cmd_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_cmd_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_router_002_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_1_router_002 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_router_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_1_router File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_rsp_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_cmd_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_cmd_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_0_router_001 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_router_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_0_router File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/version_id.v
    Info (12023): Found entity 1: version_id File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/version_id.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_pll.v
    Info (12023): Found entity 1: system_acl_iface_pll File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps.v
    Info (12023): Found entity 1: system_acl_iface_hps File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io.v
    Info (12023): Found entity 1: system_acl_iface_hps_hps_io File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv
    Info (12023): Found entity 1: system_acl_iface_hps_hps_io_border File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: system_acl_iface_hps_fpga_interfaces File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/irq_ena.v
    Info (12023): Found entity 1: irq_ena File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/irq_ena.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_bridge.v
    Info (12023): Found entity 1: altera_irq_bridge File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_irq_bridge.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_org_mode.v
    Info (12023): Found entity 1: mem_org_mode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/mem_org_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sw_reset.v
    Info (12023): Found entity 1: sw_reset File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/sw_reset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_sys_description_rom File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_pll_rom File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pll_lock_avs.v
    Info (12023): Found entity 1: pll_lock_avs File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/pll_lock_avs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/global_routing.v
    Info (12023): Found entity 1: global_routing File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/global_routing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer.v
    Info (12023): Found entity 1: acl_timer File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_kernel_pll File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:the_system" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 193
Info (12128): Elaborating entity "system_acl_iface" for hierarchy "system:the_system|system_acl_iface:acl_iface" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 251
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 225
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_kernel_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 78
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "24"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "140.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "280.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "6"
    Info (12134): Parameter "m_cnt_lo_div" = "5"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "559.999999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3355443"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12128): Elaborating entity "acl_timer" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|acl_timer:counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 95
Info (12128): Elaborating entity "global_routing" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|global_routing:global_routing_kernel_clk" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 100
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_avalon_mm_bridge:ctrl" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 139
Info (12128): Elaborating entity "sw_reset" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 154
Info (12128): Elaborating entity "pll_lock_avs" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|pll_lock_avs:pll_lock_avs_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 165
Info (12128): Elaborating entity "version_id" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|version_id:version_id_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 175
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_pll_rom" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 190
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "pll_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf
    Info (12023): Found entity 1: altsyncram_lil1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lil1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (8) in the Memory Initialization File "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/pll_rom.hex" -- setting initial value for remaining addresses to 0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 233
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctrl_m0_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 451
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 515
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_s_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 579
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_sw_reset_s_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 643
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 707
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ctrl_m0_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 852
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_rom_s1_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 936
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 977
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1102
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1143
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1534
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1550
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1664
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1705
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1722
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1807
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1824
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1916
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1961
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_avalon_st_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2035
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 296
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 359
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 422
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 258
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_sys_description_rom" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 79
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 79
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 79
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "sys_description.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "512"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2em1.tdf
    Info (12023): Found entity 1: altsyncram_2em1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_2em1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2em1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_2em1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (49) in the Memory Initialization File "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/sys_description.hex" -- setting initial value for remaining addresses to 0 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 79
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 164
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 203
Info (12128): Elaborating entity "sw_reset" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 218
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 252
Info (12128): Elaborating entity "mem_org_mode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 266
Warning (10230): Verilog HDL assignment warning at mem_org_mode.v(30): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/mem_org_mode.v Line: 30
Warning (10230): Verilog HDL assignment warning at mem_org_mode.v(35): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/mem_org_mode.v Line: 35
Info (12128): Elaborating entity "altera_irq_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_irq_bridge:irq_bridge_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 306
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 379
Info (12128): Elaborating entity "irq_ena" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 392
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 417
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 190
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:kernel_cra_s0_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 254
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 335
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 419
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 460
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 476
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 492
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 509
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 526
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 560
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 626
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 692
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 721
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 476
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:kernel_cntrl_m0_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 632
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 696
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 760
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 824
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 888
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 952
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1016
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:kernel_cntrl_m0_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1161
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1245
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1286
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1411
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1452
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1493
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1618
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2134
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 190
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2150
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2166
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2296
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2349
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2366
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2485
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2519
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2640
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2706
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2904
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 3070
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_irq_mapper:irq_mapper" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 483
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_address_span_extender:address_span_extender_kernel" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 297
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 333
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "system_acl_iface_hps" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 442
Info (12128): Elaborating entity "system_acl_iface_hps_fpga_interfaces" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_hps.v Line: 195
Info (12128): Elaborating entity "system_acl_iface_hps_hps_io" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_hps.v Line: 251
Info (12128): Elaborating entity "system_acl_iface_hps_hps_io_border" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_hps_hps_io.v Line: 119
Info (12128): Elaborating entity "hps_sdram" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv Line: 305
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 476
Info (12128): Elaborating entity "system_acl_iface_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 483
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_pll.v Line: 85
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "version_id" for hierarchy "system:the_system|system_acl_iface:acl_iface|version_id:version_id" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 493
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 517
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 177
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 241
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 322
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 406
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 447
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 463
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 479
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router_001:router_001|system_acl_iface_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 496
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 513
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 547
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 576
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 569
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pipe_stage_host_ctrl_s0_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 236
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 364
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 448
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 489
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 530
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_router:router" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 546
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_router:router|system_acl_iface_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_router_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_router_002:router_002" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 578
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_router_002_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_router_002:router_002|system_acl_iface_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 628
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 645
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 685
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 708
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 725
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 596
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pipe_stage_host_ctrl_m0_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 249
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:acl_kernel_interface_ctrl_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 313
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:version_id_s_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 377
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 458
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 542
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 583
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 724
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 185
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_001:router_001" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 740
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_001:router_001|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 806
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 829
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 846
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_demux:rsp_demux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 880
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 920
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 620
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 103
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 167
Info (12128): Elaborating entity "system_acl_iface_irq_mapper" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_irq_mapper:irq_mapper" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 627
Info (12128): Elaborating entity "system_acl_iface_irq_mapper_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_irq_mapper_001:irq_mapper_001" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 633
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:the_system|cra_ring_node:avs_avgpool2d_cra_cra_ring" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 283
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/cra_ring_node.sv Line: 29
Info (12128): Elaborating entity "acl_reset_handler" for hierarchy "system:the_system|cra_ring_node:avs_avgpool2d_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/cra_ring_node.sv Line: 77
Info (12128): Elaborating entity "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" for hierarchy "system:the_system|cra_ring_node:avs_avgpool2d_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 92
Info (12128): Elaborating entity "acl_reset_pulse_extender" for hierarchy "system:the_system|cra_ring_node:avs_avgpool2d_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 171
Warning (10230): Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 227
Warning (10230): Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 244
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|cra_ring_node:avs_avgpool2d_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 183
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:the_system|cra_ring_node:avs_conv2d1x1_cra_cra_ring" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 315
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/cra_ring_node.sv Line: 29
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:the_system|cra_ring_node:avs_conv2d3x3_cra_cra_ring" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 347
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/cra_ring_node.sv Line: 29
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:the_system|cra_ring_node:avs_maxpool2d_cra_cra_ring" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 379
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/cra_ring_node.sv Line: 29
Info (12128): Elaborating entity "cra_ring_root" for hierarchy "system:the_system|cra_ring_root:cra_root" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 412
Info (12128): Elaborating entity "squeezenet_system" for hierarchy "system:the_system|squeezenet_system:squeezenet_system" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 456
Warning (10034): Output port "avm_memgmem0_port_0_0_rw_enable" at squeezenet_system.v(66) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 66
Info (12128): Elaborating entity "avgpool2d_std_ic_partition_wrapper" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at squeezenet_system.v(496): object "avgpool2d_finish_chain" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 496
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "avgpool2d_global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "avgpool2d_local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "avgpool2d_group_id" into its bus
Info (12128): Elaborating entity "acl_work_group_dispatcher" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_work_group_dispatcher:avgpool2d_workgroup_dispatcher" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 552
Info (12128): Elaborating entity "acl_kernel_finish_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_kernel_finish_detector:avgpool2d_finish_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 578
Info (12128): Elaborating entity "acl_multistage_accumulator" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_kernel_finish_detector:avgpool2d_finish_detector|acl_multistage_accumulator:ndrange_sum" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 257
Warning (10230): Verilog HDL assignment warning at acl_multistage_accumulator.v(191): truncated value with size 97 to match size of target (96) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_multistage_accumulator.v Line: 191
Info (12128): Elaborating entity "acl_multistage_accumulator" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_kernel_finish_detector:avgpool2d_finish_detector|acl_multistage_accumulator:ndrange_completed" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 299
Warning (10230): Verilog HDL assignment warning at acl_multistage_accumulator.v(191): truncated value with size 97 to match size of target (96) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_multistage_accumulator.v Line: 191
Info (12128): Elaborating entity "avgpool2d_function_cra_slave" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_function_cra_slave:avgpool2d_cra_slave_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 615
Info (12128): Elaborating entity "acl_id_iterator" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 646
Warning (10036): Verilog HDL or VHDL warning at acl_id_iterator.v(99): object "issue_check" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v Line: 99
Warning (10034): Output port "stall_out_lookahead" at acl_id_iterator.v(59) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v Line: 59
Warning (10034): Output port "valid_out_lookahead" at acl_id_iterator.v(64) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v Line: 64
Info (12128): Elaborating entity "acl_shift_register" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_shift_register:register_block[0].acl_gid" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v Line: 119
Info (12128): Elaborating entity "acl_shift_register" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_shift_register:acl_valid" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v Line: 136
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v Line: 169
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "192"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_25d1.tdf
    Info (12023): Found entity 1: scfifo_25d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_25d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_25d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_25d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1hn1.tdf
    Info (12023): Found entity 1: altsyncram_1hn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1hn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf
    Info (12023): Found entity 1: cmpr_1l8 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cmpr_1l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_1l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cmpr_1l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_1l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cmpr_1l8:three_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf
    Info (12023): Found entity 1: cntr_egb File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_egb.tdf Line: 25
Info (12128): Elaborating entity "cntr_egb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_egb:rd_ptr_msb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf
    Info (12023): Found entity 1: cntr_rg7 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_rg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_rg7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_rg7:usedw_counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_fgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_fgb:wr_ptr" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf Line: 59
Info (12128): Elaborating entity "acl_work_item_iterator" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_work_item_iterator:work_item_iterator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v Line: 194
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(113): object "global_total" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_work_item_iterator.v Line: 113
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(114): object "local_total" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_work_item_iterator.v Line: 114
Warning (10034): Output port "group_id" at acl_work_item_iterator.v(95) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_work_item_iterator.v Line: 95
Warning (10034): Output port "stall_out" at acl_work_item_iterator.v(83) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_work_item_iterator.v Line: 83
Warning (10034): Output port "valid_out" at acl_work_item_iterator.v(87) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_work_item_iterator.v Line: 87
Warning (10034): Output port "valid_out_lookahead" at acl_work_item_iterator.v(88) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_work_item_iterator.v Line: 88
Info (12128): Elaborating entity "avgpool2d_top_wrapper_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 694
Info (12128): Elaborating entity "avgpool2d_function_wrapper" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1850
Info (12128): Elaborating entity "avgpool2d_function" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_wrapper.vhd Line: 206
Info (12128): Elaborating entity "loop_limiter_avgpool2d0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|loop_limiter_avgpool2d0:theloop_limiter_avgpool2d0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd Line: 308
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|loop_limiter_avgpool2d0:theloop_limiter_avgpool2d0|acl_loop_limiter:thelimiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_avgpool2d0.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "bb_avgpool2d_B0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B0:thebb_avgpool2d_B0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd Line: 321
Info (12128): Elaborating entity "avgpool2d_B0_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B0:thebb_avgpool2d_B0|avgpool2d_B0_merge:theavgpool2d_B0_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B0.vhd Line: 117
Info (12128): Elaborating entity "bb_avgpool2d_B0_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B0:thebb_avgpool2d_B0|bb_avgpool2d_B0_stall_region:thebb_avgpool2d_B0_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B0.vhd Line: 130
Info (12128): Elaborating entity "avgpool2d_B0_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B0:thebb_avgpool2d_B0|bb_avgpool2d_B0_stall_region:thebb_avgpool2d_B0_stall_region|avgpool2d_B0_merge_reg:theavgpool2d_B0_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B0_stall_region.vhd Line: 175
Info (12128): Elaborating entity "avgpool2d_B0_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B0:thebb_avgpool2d_B0|avgpool2d_B0_branch:theavgpool2d_B0_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B0.vhd Line: 144
Info (12128): Elaborating entity "bb_avgpool2d_B1_sr_1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1_sr_1:thebb_avgpool2d_B1_sr_1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd Line: 346
Info (12128): Elaborating entity "bb_avgpool2d_B1_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1_sr_0:thebb_avgpool2d_B1_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd Line: 367
Info (12128): Elaborating entity "bb_avgpool2d_B1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd Line: 388
Info (12128): Elaborating entity "avgpool2d_B1_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|avgpool2d_B1_merge:theavgpool2d_B1_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1.vhd Line: 210
Info (12128): Elaborating entity "bb_avgpool2d_B1_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1.vhd Line: 238
Info (12128): Elaborating entity "avgpool2d_B1_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|avgpool2d_B1_merge_reg:theavgpool2d_B1_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 484
Info (12128): Elaborating entity "i_load_unnamed_avgpool2d0_avgpool2d4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 647
Info (12128): Elaborating entity "readdata_reg_unnamed_avgpool2d0_avgpool2d0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|readdata_reg_unnamed_avgpool2d0_avgpool2d0:thereaddata_reg_unnamed_avgpool2d0_avgpool2d0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_avgpool2d0_avgpool2d4.vhd Line: 220
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_avgpool2d0_avgpool2d4.vhd Line: 285
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "acl_reset_handler" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler:acl_reset_handler_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 284
Info (12128): Elaborating entity "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 92
Info (12128): Elaborating entity "acl_std_synchronizer_nocut" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 158
Info (12128): Elaborating entity "acl_reset_pulse_extender" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 171
Warning (10230): Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 227
Warning (10230): Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 244
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 183
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "lsu_permute_address" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_permute_address:u_permute_address" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 437
Info (12128): Elaborating entity "lsu_bursting_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 1027
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next_hold used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10999): Verilog HDL warning at lsu_bursting_load_stores.v(110): can't infer memory for variable 'cache' with attribute '"M20K"'. File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 110
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(130): object shift used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(134): object R_consecutive used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(143): object R_cache_addr used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 143
Warning (10030): Net "R_addr_next_hold" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "shift" at lsu_bursting_load_stores.v(130) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10030): Net "R_consecutive[0]" at lsu_bursting_load_stores.v(134) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10030): Net "R_cache_addr" at lsu_bursting_load_stores.v(143) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 143
Warning (10034): Output port "o_active" at lsu_bursting_load_stores.v(84) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 84
Warning (10034): Output port "extra_unaligned_reqs" at lsu_bursting_load_stores.v(96) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 96
Info (12128): Elaborating entity "acl_io_pipeline" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 167
Info (12128): Elaborating entity "acl_stall_free_coalescer" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 355
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1038): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1038
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1041): truncated value with size 32 to match size of target (7) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1041
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1044): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1044
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1051): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1051
Info (12128): Elaborating entity "lsu_bursting_pipelined_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 400
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(813): truncated value with size 13 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 813
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(881): truncated value with size 256 to match size of target (32) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 881
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "246"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_0pc1.tdf
    Info (12023): Found entity 1: scfifo_0pc1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_0pc1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_0pc1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_maa1.tdf
    Info (12023): Found entity 1: a_dpfifo_maa1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_maa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_maa1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_0pc1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fhn1.tdf
    Info (12023): Found entity 1: altsyncram_fhn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_fhn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fhn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo|altsyncram_fhn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_maa1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cmpr_7l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_maa1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo|cmpr_7l8:two_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_maa1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf
    Info (12023): Found entity 1: cntr_kgb File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_kgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_kgb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo|cntr_kgb:rd_ptr_msb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_maa1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf
    Info (12023): Found entity 1: cntr_1h7 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_1h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_1h7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo|cntr_1h7:usedw_counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_maa1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_lgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo|cntr_lgb:wr_ptr" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_maa1.tdf Line: 58
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 660
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 660
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 660
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "30"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "20"
    Info (12134): Parameter "almost_empty_value" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t3g1.tdf
    Info (12023): Found entity 1: scfifo_t3g1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_t3g1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_t3g1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5ca1.tdf
    Info (12023): Found entity 1: a_dpfifo_5ca1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_5ca1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_5ca1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_t3g1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dkn1.tdf
    Info (12023): Found entity 1: altsyncram_dkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_dkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|altsyncram_dkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_5ca1.tdf Line: 46
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "almost_full_value" = "246"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "256"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_k7b1.tdf
    Info (12023): Found entity 1: scfifo_k7b1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_k7b1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_k7b1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_k7b1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4d91.tdf
    Info (12023): Found entity 1: a_dpfifo_4d91 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_4d91.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_4d91" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_k7b1:auto_generated|a_dpfifo_4d91:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_k7b1.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1on1.tdf
    Info (12023): Found entity 1: altsyncram_1on1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1on1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1on1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_load_unnamed_avgpool2d0_avgpool2d4:thei_load_unnamed_avgpool2d0_avgpool2d|lsu_top:thei_load_unnamed_avgpool2d0_avgpool2d5|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_k7b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_1on1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_4d91.tdf Line: 44
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer_avgpool2d0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_syncbuf_input_im_sync_buffer_avgpool2d0:thei_syncbuf_input_im_sync_buffer_avgpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 683
Info (12128): Elaborating entity "acl_dspba_buffer" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_syncbuf_input_im_sync_buffer_avgpool2d0:thei_syncbuf_input_im_sync_buffer_avgpool2d|acl_dspba_buffer:thei_syncbuf_input_im_sync_buffer_avgpool2d1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_avgpool2d0.vhd Line: 74
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 790
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "139"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q6d1.tdf
    Info (12023): Found entity 1: scfifo_q6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_q6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_k9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_k9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_k9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_q6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hkn1.tdf
    Info (12023): Found entity 1: altsyncram_hkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_hkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_hkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_k9a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_k9a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cmpr_7l8:three_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_k9a1.tdf Line: 56
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_valid_fifo_counter:thebubble_out_avgpool2d_B1_merge_reg_aunroll_x_1_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 816
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 905
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "155"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o6d1.tdf
    Info (12023): Found entity 1: scfifo_o6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_o6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_i9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_i9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_i9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_i9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o6d1:auto_generated|a_dpfifo_i9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_o6d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o6d1:auto_generated|a_dpfifo_i9a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_i9a1.tdf Line: 55
Info (12128): Elaborating entity "i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 975
Info (12128): Elaborating entity "i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d.vhd Line: 115
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|dspba_delay:redist0_sync_in_aunroll_x_in_i_valid_14" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6.vhd Line: 77
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6.vhd Line: 83
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist42_sigY_uid10_block_rsrvd_fix_b_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 411
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist40_expY_uid12_block_rsrvd_fix_b_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 419
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist41_fracY_uid11_block_rsrvd_fix_b_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 427
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist43_in_0_in_0_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 435
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist22_sigB_uid52_block_rsrvd_fix_b_3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 476
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 698
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 745
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:fracBAddOpPostXor_uid82_block_rsrvd_fix_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 759
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist38_frac_aSig_uid23_block_rsrvd_fix_b_4" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 771
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 808
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist17_fracGRS_uid85_block_rsrvd_fix_q_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 833
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 848
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 954
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist25_sigA_uid51_block_rsrvd_fix_b_9" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 965
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist26_excR_bSig_uid46_block_rsrvd_fix_q_8" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 988
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1067
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1067
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1067
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "6"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "6"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_1714.tdf
    Info (12023): Found entity 1: altera_syncram_1714 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_1714.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_1714" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2kb4.tdf
    Info (12023): Found entity 1: altsyncram_2kb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_2kb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2kb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_1714.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1138
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist27_excN_bSig_uid43_block_rsrvd_fix_q_11" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1217
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist21_effSub_uid53_block_rsrvd_fix_q_9" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1239
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1316
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist18_fracGRS_uid85_block_rsrvd_fix_q_3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1331
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1460
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist13_expRPreExc_uid118_block_rsrvd_fix_b_2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1485
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6:thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|floatComponent_i_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_addBlock_tyA0Z3d06o00rf00d06of5q0u:thei_add_avgpool2d|dspba_delay:redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_body_aA0Zo00rf00d06of5q0u.vhd Line: 1726
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_A0Zol2d17_data_fifo.vhd Line: 126
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_45d1.tdf
    Info (12023): Found entity 1: scfifo_45d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_45d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_45d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_u7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_u7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_u7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_u7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_45d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5hn1.tdf
    Info (12023): Found entity 1: altsyncram_5hn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_5hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5hn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_5hn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_u7a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cmpr_4l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cmpr_4l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_u7a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cmpr_4l8:three_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_u7a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf
    Info (12023): Found entity 1: cntr_hgb File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_hgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_hgb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_hgb:rd_ptr_msb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_u7a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf
    Info (12023): Found entity 1: cntr_ug7 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_ug7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ug7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_ug7:usedw_counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_u7a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf
    Info (12023): Found entity 1: cntr_igb File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_igb.tdf Line: 25
Info (12128): Elaborating entity "cntr_igb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_igb:wr_ptr" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_u7a1.tdf Line: 59
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8.vhd Line: 133
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_avgpool2d_c0_A0Z2d_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "acl_reset_handler" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler:acl_reset_handler_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 83
Info (12128): Elaborating entity "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|i_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d:thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d8:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_reset_handler.sv Line: 92
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 997
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "156"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d5d1.tdf
    Info (12023): Found entity 1: scfifo_d5d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_d5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_d5d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d5d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_78a1.tdf
    Info (12023): Found entity 1: a_dpfifo_78a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_78a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_78a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d5d1:auto_generated|a_dpfifo_78a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_d5d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_phn1.tdf
    Info (12023): Found entity 1: altsyncram_phn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_phn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_phn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d5d1:auto_generated|a_dpfifo_78a1:dpfifo|altsyncram_phn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_78a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d5d1:auto_generated|a_dpfifo_78a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_78a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 1024
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "156"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_u6d1.tdf
    Info (12023): Found entity 1: scfifo_u6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_u6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_u6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_o9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_o9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_o9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_o9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_u6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkn1.tdf
    Info (12023): Found entity 1: altsyncram_rkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_rkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_rkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_o9a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1_stall_region.vhd Line: 1051
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "156"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p6d1.tdf
    Info (12023): Found entity 1: scfifo_p6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_p6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_p6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_j9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_j9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_j9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_j9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|bb_avgpool2d_B1_stall_region:thebb_avgpool2d_B1_stall_region|acl_data_fifo:theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_p6d1.tdf Line: 38
Info (12128): Elaborating entity "avgpool2d_B1_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B1:thebb_avgpool2d_B1|avgpool2d_B1_branch:theavgpool2d_B1_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B1.vhd Line: 273
Info (12128): Elaborating entity "bb_avgpool2d_B2_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2_sr_0:thebb_avgpool2d_B2_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd Line: 432
Info (12128): Elaborating entity "bb_avgpool2d_B2" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd Line: 447
Info (12128): Elaborating entity "avgpool2d_B2_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|avgpool2d_B2_branch:theavgpool2d_B2_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd Line: 148
Info (12128): Elaborating entity "avgpool2d_B2_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|avgpool2d_B2_merge:theavgpool2d_B2_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd Line: 159
Info (12128): Elaborating entity "bb_avgpool2d_B2_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd Line: 174
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o5_23_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd Line: 335
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o5_23_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o5_23_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o5_23_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o5_23_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "24"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_05d1.tdf
    Info (12023): Found entity 1: scfifo_05d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_05d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_05d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o5_23_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_q7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o5_23_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_05d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgn1.tdf
    Info (12023): Found entity 1: altsyncram_rgn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_rgn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rgn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o5_23_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|altsyncram_rgn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_q7a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o5_23_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|cmpr_4l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_q7a1.tdf Line: 55
Info (12128): Elaborating entity "i_syncbuf_output_im_sync_buffer_avgpool2d12" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_syncbuf_output_im_sync_buffer_avgpool2d12:thei_syncbuf_output_im_sync_buffer_avgpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd Line: 357
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|acl_valid_fifo_counter:thebubble_out_stall_entry_1_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd Line: 385
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (3) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (3) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd Line: 451
Info (12128): Elaborating entity "i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd Line: 113
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|dspba_delay:redist1_sync_in_aunroll_x_in_i_valid_21" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd Line: 101
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|altera_syncram:redist0_sync_in_aunroll_x_in_c0_eni12_1_9_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd Line: 183
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|altera_syncram:redist0_sync_in_aunroll_x_in_c0_eni12_1_9_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd Line: 183
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|altera_syncram:redist0_sync_in_aunroll_x_in_c0_eni12_1_9_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd Line: 183
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "7"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_t914.tdf
    Info (12023): Found entity 1: altera_syncram_t914 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_t914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_t914" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|altera_syncram:redist0_sync_in_aunroll_x_in_c0_eni12_1_9_mem_dmem|altera_syncram_t914:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_umb4.tdf
    Info (12023): Found entity 1: altsyncram_umb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_umb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_umb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|altera_syncram:redist0_sync_in_aunroll_x_in_c0_eni12_1_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_t914.tdf Line: 37
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd Line: 229
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 527
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 527
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 527
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_v914.tdf
    Info (12023): Found entity 1: altera_syncram_v914 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_v914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_v914" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem|altera_syncram_v914:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0nb4.tdf
    Info (12023): Found entity 1: altsyncram_0nb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_0nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0nb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_v914.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 656
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 656
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 656
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_5714.tdf
    Info (12023): Found entity 1: altera_syncram_5714 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_5714.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_5714" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem|altera_syncram_5714:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6kb4.tdf
    Info (12023): Found entity 1: altsyncram_6kb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_6kb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6kb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_5714.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist32_expY_uid13_block_rsrvd_fix_b_13" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 701
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist25_signR_uid47_block_rsrvd_fix_q_6" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 819
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist17_lOAdded_uid58_block_rsrvd_fix_q_2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 903
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 920
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 920
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 920
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c0_for_end_avA4ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_cv64.tdf
    Info (12023): Found entity 1: altera_syncram_cv64 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_cv64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_cv64" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem|altera_syncram_cv64:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ote4.tdf
    Info (12023): Found entity 1: altsyncram_ote4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ote4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ote4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem|altera_syncram_cv64:auto_generated|altsyncram_ote4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_cv64.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist21_yPE_uid53_block_rsrvd_fix_b_2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 950
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:prodXY_uid177_pT1_uid162_invPolyEval_cma_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 989
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist23_yAddr_uid52_block_rsrvd_fix_b_2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1001
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1009
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1009
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1009
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c0_for_end_avA3ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_pt64.tdf
    Info (12023): Found entity 1: altera_syncram_pt64 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_pt64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_pt64" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem|altera_syncram_pt64:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5se4.tdf
    Info (12023): Found entity 1: altsyncram_5se4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_5se4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5se4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem|altera_syncram_pt64:auto_generated|altsyncram_5se4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_pt64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1039
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1039
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1039
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c0_for_end_avA2ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_8v64.tdf
    Info (12023): Found entity 1: altera_syncram_8v64 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_8v64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_8v64" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem|altera_syncram_8v64:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kte4.tdf
    Info (12023): Found entity 1: altsyncram_kte4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_kte4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kte4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem|altera_syncram_8v64:auto_generated|altsyncram_kte4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_8v64.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist22_yPE_uid53_block_rsrvd_fix_b_5" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1094
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:prodXY_uid180_pT2_uid168_invPolyEval_cma_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1130
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist2_osig_uid181_pT2_uid168_invPolyEval_b_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1139
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist24_yAddr_uid52_block_rsrvd_fix_b_5" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1147
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1155
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1155
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1155
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c0_for_end_avA1ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_9v64.tdf
    Info (12023): Found entity 1: altera_syncram_9v64 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_9v64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_9v64" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem|altera_syncram_9v64:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lte4.tdf
    Info (12023): Found entity 1: altsyncram_lte4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lte4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lte4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem|altera_syncram_9v64:auto_generated|altsyncram_lte4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_9v64.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist0_memoryC0_uid148_invTables_lutmem_r_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1182
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1190
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1190
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1190
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c0_for_end_avA0ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_6v64.tdf
    Info (12023): Found entity 1: altera_syncram_6v64 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_6v64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_6v64" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem|altera_syncram_6v64:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ite4.tdf
    Info (12023): Found entity 1: altsyncram_ite4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ite4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ite4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem|altera_syncram_6v64:auto_generated|altsyncram_ite4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_6v64.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist1_memoryC0_uid147_invTables_lutmem_r_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1217
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:prodXY_uid174_divValPreNorm_uid60_block_rsrvd_fix_cma_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1277
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1427
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1427
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1427
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_l914.tdf
    Info (12023): Found entity 1: altera_syncram_l914 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_l914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_l914" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_mem_dmem|altera_syncram_l914:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mmb4.tdf
    Info (12023): Found entity 1: altsyncram_mmb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_mmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mmb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_mem_dmem|altera_syncram_l914:auto_generated|altsyncram_mmb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_l914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:qDivProd_uid90_block_rsrvd_fix_cma_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1535
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist14_expPostRndFR_uid82_block_rsrvd_fix_b_7" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1699
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|dspba_delay:redist5_excREnc_uid134_block_rsrvd_fix_q_6" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd Line: 1839
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d11" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d11:thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd Line: 129
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d11:thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo:thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_eA0Zxit6_avgpool2d11.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d11:thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|i_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector:thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_avgpool2d_c0_eA0Zxit6_avgpool2d11.vhd Line: 133
Info (12128): Elaborating entity "i_store_unnamed_avgpool2d1_avgpool2d15" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd Line: 597
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_avgpool2d1_avgpool2d15.vhd Line: 265
Warning (10034): Output port "o_readdata" at lsu_top.v(224) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 224
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_streaming_write" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 1402
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(483): truncated value with size 32 to match size of target (30) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 483
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(567): truncated value with size 32 to match size of target (30) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 567
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(569): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 569
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(576): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 576
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(587): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 587
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(594): truncated value with size 30 to match size of target (3) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 594
Warning (10230): Verilog HDL assignment warning at lsu_streaming.v(604): truncated value with size 32 to match size of target (3) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 604
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 383
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 671
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 671
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 671
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "almost_full_value" = "62"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_qj91.tdf
    Info (12023): Found entity 1: scfifo_qj91 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_qj91.tdf Line: 24
Info (12128): Elaborating entity "scfifo_qj91" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk61.tdf
    Info (12023): Found entity 1: a_dpfifo_sk61 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_sk61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_sk61" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_qj91.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0i1.tdf
    Info (12023): Found entity 1: altsyncram_j0i1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_j0i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j0i1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_sk61.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf
    Info (12023): Found entity 1: cmpr_5l8 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cmpr_5l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cmpr_5l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_sk61.tdf Line: 54
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cmpr_5l8:three_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_sk61.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_sk61.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_store_unnamed_avgpool2d1_avgpool2d15:thei_store_unnamed_avgpool2d1_avgpool2d|lsu_top:thei_store_unnamed_avgpool2d1_avgpool2d16|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_jgb:wr_ptr" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_sk61.tdf Line: 58
Info (12128): Elaborating entity "acl_clock2x_holder" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|acl_clock2x_holder:theacl_clock2x_dummy_consumer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_wrapper.vhd Line: 295
Info (12128): Elaborating entity "acl_start_signal_chain_element" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_start_signal_chain_element:avgpool2d_start_elem_inst_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 711
Info (12128): Elaborating entity "conv2d1x1_std_ic_partition_wrapper" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 255
Warning (10036): Verilog HDL or VHDL warning at squeezenet_system.v(825): object "conv2d1x1_finish_chain" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 825
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv2d1x1_global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv2d1x1_local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv2d1x1_group_id" into its bus
Info (12128): Elaborating entity "conv2d1x1_function_cra_slave" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_function_cra_slave:conv2d1x1_cra_slave_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 944
Info (12128): Elaborating entity "conv2d1x1_top_wrapper_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1083
Info (12128): Elaborating entity "conv2d1x1_function_wrapper" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 2087
Info (12128): Elaborating entity "conv2d1x1_function" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function_wrapper.vhd Line: 388
Info (12128): Elaborating entity "bb_conv2d1x1_B2_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2_sr_0:thebb_conv2d1x1_B2_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 719
Info (12128): Elaborating entity "bb_conv2d1x1_B2" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 748
Info (12128): Elaborating entity "conv2d1x1_B2_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|conv2d1x1_B2_merge:theconv2d1x1_B2_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2.vhd Line: 390
Info (12128): Elaborating entity "bb_conv2d1x1_B2_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2.vhd Line: 430
Info (12128): Elaborating entity "i_load_unnamed_conv2d1x17_conv2d1x154" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 1141
Info (12128): Elaborating entity "readdata_reg_unnamed_conv2d1x17_conv2d1x14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|readdata_reg_unnamed_conv2d1x17_conv2d1x14:thereaddata_reg_unnamed_conv2d1x17_conv2d1x14" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x17_conv2d1x154.vhd Line: 221
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x17_conv2d1x154.vhd Line: 286
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 1027
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next_hold used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(130): object shift used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(134): object R_consecutive used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10030): Net "R_addr_next[29..5]" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "R_addr_next_hold" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "shift" at lsu_bursting_load_stores.v(130) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10030): Net "R_consecutive[1]" at lsu_bursting_load_stores.v(134) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10034): Output port "o_active" at lsu_bursting_load_stores.v(84) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 84
Warning (10034): Output port "extra_unaligned_reqs" at lsu_bursting_load_stores.v(96) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 96
Info (12128): Elaborating entity "acl_stall_free_coalescer" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 355
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1038): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1038
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1041): truncated value with size 32 to match size of target (7) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1041
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1044): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1044
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1051): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1051
Info (12128): Elaborating entity "lsu_bursting_pipelined_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 400
Warning (10999): Verilog HDL warning at lsu_bursting_load_stores.v(671): can't infer memory for variable 'cache' with attribute '"no_rw_check, M20K"'. File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 671
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(680): truncated value with size 22 to match size of target (13) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 680
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(784): truncated value with size 256 to match size of target (32) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 784
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "246"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gqc1.tdf
    Info (12023): Found entity 1: scfifo_gqc1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_gqc1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_gqc1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_6ca1.tdf
    Info (12023): Found entity 1: a_dpfifo_6ca1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_6ca1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_6ca1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_gqc1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fkn1.tdf
    Info (12023): Found entity 1: altsyncram_fkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_fkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_fkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_6ca1.tdf Line: 46
Info (12128): Elaborating entity "i_load_unnamed_conv2d1x16_conv2d1x152" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 1178
Info (12128): Elaborating entity "readdata_reg_unnamed_conv2d1x16_conv2d1x13" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1|readdata_reg_unnamed_conv2d1x16_conv2d1x13:thereaddata_reg_unnamed_conv2d1x16_conv2d1x13" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x16_conv2d1x152.vhd Line: 221
Info (12128): Elaborating entity "i_load_unnamed_conv2d1x14_conv2d1x148" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 1215
Info (12128): Elaborating entity "readdata_reg_unnamed_conv2d1x14_conv2d1x11" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1|readdata_reg_unnamed_conv2d1x14_conv2d1x11:thereaddata_reg_unnamed_conv2d1x14_conv2d1x11" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x14_conv2d1x148.vhd Line: 221
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 1444
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "200"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f6d1.tdf
    Info (12023): Found entity 1: scfifo_f6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_f6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_f6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_99a1.tdf
    Info (12023): Found entity 1: a_dpfifo_99a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_99a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_99a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f6d1:auto_generated|a_dpfifo_99a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_f6d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f6d1:auto_generated|a_dpfifo_99a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_99a1.tdf Line: 55
Info (12128): Elaborating entity "i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 1496
Info (12128): Elaborating entity "i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1.vhd Line: 140
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|altera_syncram:redist14_sync_in_aunroll_x_in_c0_eni3_3_4_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 668
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|altera_syncram:redist14_sync_in_aunroll_x_in_c0_eni3_3_4_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 668
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|altera_syncram:redist14_sync_in_aunroll_x_in_c0_eni3_3_4_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 668
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_f914.tdf
    Info (12023): Found entity 1: altera_syncram_f914 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_f914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_f914" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|altera_syncram:redist14_sync_in_aunroll_x_in_c0_eni3_3_4_mem_dmem|altera_syncram_f914:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gmb4.tdf
    Info (12023): Found entity 1: altsyncram_gmb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_gmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gmb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|altera_syncram:redist14_sync_in_aunroll_x_in_c0_eni3_3_4_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_f914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|dspba_delay:i_mul49_conv2d1x1_ma3_cma_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 808
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|dspba_delay:redist0_i_mul49_conv2d1x1_ma3_cma_q_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 814
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|dspba_delay:i_mul49_conv2d1x1_im10_cma_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 856
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|dspba_delay:i_mul49_conv2d1x1_im0_cma_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 901
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|dspba_delay:redist5_i_mul49_conv2d1x1_im0_cma_q_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 907
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|dspba_delay:redist16_i_arrayidx52_conv2d1x1_conv2d1x142_trunc_sel_x_b_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 1002
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer_conv2d1x140" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_syncbuf_input_im_sync_buffer_conv2d1x140:thei_syncbuf_input_im_sync_buffer_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 1011
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|dspba_delay:redist12_i_mul38_conv2d1x1_vt_select_31_b_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 1203
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer7_conv2d1x137" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_syncbuf_input_im_sync_buffer7_conv2d1x137:thei_syncbuf_input_im_sync_buffer7_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 1289
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer8_conv2d1x134" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_syncbuf_input_im_sync_buffer8_conv2d1x134:thei_syncbuf_input_im_sync_buffer8_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 1561
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|dspba_delay:redist13_i_mul17_conv2d1x1_vt_select_31_b_1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 1744
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer9_conv2d1x131" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128:thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_syncbuf_input_im_sync_buffer9_conv2d1x131:thei_syncbuf_input_im_sync_buffer9_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_body14_conv2d1x1_c0_eA0Zer11_conv2d1x128.vhd Line: 1830
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1.vhd Line: 165
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zit14_conv2d1x143.vhd Line: 120
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zd1x183_data_fifo.vhd Line: 130
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "320"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_g6d1.tdf
    Info (12023): Found entity 1: scfifo_g6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_g6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_g6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_a9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_a9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_a9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g6d1:auto_generated|a_dpfifo_a9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_g6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tjn1.tdf
    Info (12023): Found entity 1: altsyncram_tjn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_tjn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tjn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g6d1:auto_generated|a_dpfifo_a9a1:dpfifo|altsyncram_tjn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_a9a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf
    Info (12023): Found entity 1: cmpr_3l8 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cmpr_3l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g6d1:auto_generated|a_dpfifo_a9a1:dpfifo|cmpr_3l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_a9a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g6d1:auto_generated|a_dpfifo_a9a1:dpfifo|cmpr_3l8:three_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_a9a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_ggb.tdf Line: 25
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g6d1:auto_generated|a_dpfifo_a9a1:dpfifo|cntr_ggb:rd_ptr_msb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_a9a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf
    Info (12023): Found entity 1: cntr_tg7 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_tg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_tg7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g6d1:auto_generated|a_dpfifo_a9a1:dpfifo|cntr_tg7:usedw_counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_a9a1.tdf Line: 58
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zit14_conv2d1x143.vhd Line: 160
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1:thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x143:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body14_conv2d1x1_cA0Zx1_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 1641
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "10"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_63d1.tdf
    Info (12023): Found entity 1: scfifo_63d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_63d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_63d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_63d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_06a1.tdf
    Info (12023): Found entity 1: a_dpfifo_06a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_06a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_06a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_63d1:auto_generated|a_dpfifo_06a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_63d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldn1.tdf
    Info (12023): Found entity 1: altsyncram_ldn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ldn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ldn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_63d1:auto_generated|a_dpfifo_06a1:dpfifo|altsyncram_ldn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_06a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_63d1:auto_generated|a_dpfifo_06a1:dpfifo|cmpr_3l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_06a1.tdf Line: 55
Info (12128): Elaborating entity "i_syncbuf_filter_weight_sync_buffer_conv2d1x124" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_syncbuf_filter_weight_sync_buffer_conv2d1x124:thei_syncbuf_filter_weight_sync_buffer_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 1772
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer_conv2d1x122" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_syncbuf_input_channels_sync_buffer_conv2d1x122:thei_syncbuf_input_channels_sync_buffer_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 1903
Info (12128): Elaborating entity "acl_dspba_buffer" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_syncbuf_input_channels_sync_buffer_conv2d1x122:thei_syncbuf_input_channels_sync_buffer_conv2d1x1|acl_dspba_buffer:thei_syncbuf_input_channels_sync_buffer_conv2d1x123" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv2d1x122.vhd Line: 74
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer6_conv2d1x120" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_syncbuf_input_size_sync_buffer6_conv2d1x120:thei_syncbuf_input_size_sync_buffer6_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 1919
Info (12128): Elaborating entity "conv2d1x1_B2_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|conv2d1x1_B2_merge_reg:theconv2d1x1_B2_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2075
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_valid_fifo_counter:thebubble_out_conv2d1x1_B2_merge_reg_aunroll_x_4_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2189
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer2_conv2d1x126" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_syncbuf_input_channels_sync_buffer2_conv2d1x126:thei_syncbuf_input_channels_sync_buffer2_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2216
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2469
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "202"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t4d1.tdf
    Info (12023): Found entity 1: scfifo_t4d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_t4d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_t4d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t4d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_n7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_n7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_n7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_n7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_t4d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9hn1.tdf
    Info (12023): Found entity 1: altsyncram_9hn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_9hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9hn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|altsyncram_9hn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_n7a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_n7a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2523
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "204"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_r6d1.tdf
    Info (12023): Found entity 1: scfifo_r6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_r6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_r6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_l9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_l9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_l9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r6d1:auto_generated|a_dpfifo_l9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_r6d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r6d1:auto_generated|a_dpfifo_l9a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_l9a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2550
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "202"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_h6d1.tdf
    Info (12023): Found entity 1: scfifo_h6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_h6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_h6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_b9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_b9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_b9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_b9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h6d1:auto_generated|a_dpfifo_b9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_h6d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2604
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "204"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_j6d1.tdf
    Info (12023): Found entity 1: scfifo_j6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_j6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_j6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_d9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_d9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j6d1:auto_generated|a_dpfifo_d9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_j6d1.tdf Line: 38
Info (12128): Elaborating entity "i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2797
Info (12128): Elaborating entity "i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1.vhd Line: 129
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|dspba_delay:redist8_sync_in_aunroll_vunroll_x_in_i_valid_67" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 182
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_multBlA0Zp06o303d06o00rf01pzc" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|floatComponent_i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_multBlA0Zp06o303d06o00rf01pzc:thei_mul55_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 248
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|floatComponent_i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_multBlA0Zp06o303d06o00rf01pzc:thei_mul55_conv2d1x1|dspba_delay:prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body14A0Z303d06o00rf01pzc.vhd Line: 397
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist0_i_mul55_conv2d1x1_out_primWireOut_31_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 277
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist0_i_mul55_conv2d1x1_out_primWireOut_31_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 277
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist0_i_mul55_conv2d1x1_out_primWireOut_31_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 277
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "28"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "28"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_7d14.tdf
    Info (12023): Found entity 1: altera_syncram_7d14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_7d14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_7d14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist0_i_mul55_conv2d1x1_out_primWireOut_31_mem_dmem|altera_syncram_7d14:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8qb4.tdf
    Info (12023): Found entity 1: altsyncram_8qb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_8qb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8qb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist0_i_mul55_conv2d1x1_out_primWireOut_31_mem_dmem|altera_syncram_7d14:auto_generated|altsyncram_8qb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_7d14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist1_i_mul44_conv2d1x1_out_primWireOut_16_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 412
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist1_i_mul44_conv2d1x1_out_primWireOut_16_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 412
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist1_i_mul44_conv2d1x1_out_primWireOut_16_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 412
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "13"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "13"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_pc14.tdf
    Info (12023): Found entity 1: altera_syncram_pc14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_pc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_pc14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist1_i_mul44_conv2d1x1_out_primWireOut_16_mem_dmem|altera_syncram_pc14:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qpb4.tdf
    Info (12023): Found entity 1: altsyncram_qpb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_qpb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qpb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist1_i_mul44_conv2d1x1_out_primWireOut_16_mem_dmem|altera_syncram_pc14:auto_generated|altsyncram_qpb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_pc14.tdf Line: 37
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_addBloA0Z3d06o00rf00d06of5q0u" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|floatComponent_i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_addBloA0Z3d06o00rf00d06of5q0u:thei_add34_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 490
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 611
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 611
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_body14_conv2d1x1_c1_eA0Zer17_conv2d1x159.vhd Line: 611
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "51"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "51"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_u914.tdf
    Info (12023): Found entity 1: altera_syncram_u914 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_u914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_u914" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_mem_dmem|altera_syncram_u914:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmb4.tdf
    Info (12023): Found entity 1: altsyncram_vmb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_vmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vmb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159:thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|altera_syncram:redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_mem_dmem|altera_syncram_u914:auto_generated|altsyncram_vmb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_u914.tdf Line: 37
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1.vhd Line: 153
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zit20_conv2d1x161.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zd1x185_data_fifo.vhd Line: 126
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s6d1.tdf
    Info (12023): Found entity 1: scfifo_s6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_s6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_s6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_m9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_m9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_m9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_m9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_s6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lkn1.tdf
    Info (12023): Found entity 1: altsyncram_lkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_lkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_m9a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_m9a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_6l8:three_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_m9a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf
    Info (12023): Found entity 1: cntr_0h7 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_0h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_0h7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0h7:usedw_counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_m9a1.tdf Line: 58
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zit20_conv2d1x161.vhd Line: 133
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1:thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x161:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body14_conv2d1x1_cA0Zx1_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "i_load_unnamed_conv2d1x18_conv2d1x156" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2860
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x18_conv2d1x156.vhd Line: 291
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 1027
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next_hold used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(130): object shift used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(134): object R_consecutive used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10030): Net "R_addr_next[29..5]" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "R_addr_next_hold" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "shift" at lsu_bursting_load_stores.v(130) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10030): Net "R_consecutive[1]" at lsu_bursting_load_stores.v(134) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10034): Output port "o_active" at lsu_bursting_load_stores.v(84) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 84
Warning (10034): Output port "extra_unaligned_reqs" at lsu_bursting_load_stores.v(96) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 96
Info (12128): Elaborating entity "lsu_bursting_pipelined_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 400
Warning (10999): Verilog HDL warning at lsu_bursting_load_stores.v(671): can't infer memory for variable 'cache' with attribute '"no_rw_check, M20K"'. File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 671
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(680): truncated value with size 20 to match size of target (11) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 680
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(784): truncated value with size 256 to match size of target (128) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 784
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "246"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_eqc1.tdf
    Info (12023): Found entity 1: scfifo_eqc1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_eqc1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_eqc1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_eqc1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4ca1.tdf
    Info (12023): Found entity 1: a_dpfifo_4ca1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_4ca1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_4ca1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_eqc1:auto_generated|a_dpfifo_4ca1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_eqc1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bkn1.tdf
    Info (12023): Found entity 1: altsyncram_bkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_bkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_eqc1:auto_generated|a_dpfifo_4ca1:dpfifo|altsyncram_bkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_4ca1.tdf Line: 46
Info (12128): Elaborating entity "readdata_reg_unnamed_conv2d1x18_conv2d1x15" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|readdata_reg_unnamed_conv2d1x18_conv2d1x15:thereaddata_reg_unnamed_conv2d1x18_conv2d1x15_vunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x18_conv2d1x156.vhd Line: 389
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 2896
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "134"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l6d1.tdf
    Info (12023): Found entity 1: scfifo_l6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_l6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_l6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_f9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_f9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_f9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_l6d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|acl_data_fifo:theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_f9a1.tdf Line: 55
Info (12128): Elaborating entity "i_load_unnamed_conv2d1x15_conv2d1x150" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2_stall_region.vhd Line: 3012
Info (12128): Elaborating entity "readdata_reg_unnamed_conv2d1x15_conv2d1x12" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1|readdata_reg_unnamed_conv2d1x15_conv2d1x12:thereaddata_reg_unnamed_conv2d1x15_conv2d1x12" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x15_conv2d1x150.vhd Line: 221
Info (12128): Elaborating entity "conv2d1x1_B2_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|conv2d1x1_B2_branch:theconv2d1x1_B2_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B2.vhd Line: 521
Info (12128): Elaborating entity "bb_conv2d1x1_B2_sr_1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2_sr_1:thebb_conv2d1x1_B2_sr_1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 855
Info (12128): Elaborating entity "loop_limiter_conv2d1x11" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|loop_limiter_conv2d1x11:theloop_limiter_conv2d1x11" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 884
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|loop_limiter_conv2d1x11:theloop_limiter_conv2d1x11|acl_loop_limiter:thelimiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d1x11.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "loop_limiter_conv2d1x10" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|loop_limiter_conv2d1x10:theloop_limiter_conv2d1x10" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 897
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|loop_limiter_conv2d1x10:theloop_limiter_conv2d1x10|acl_loop_limiter:thelimiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d1x10.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "bb_conv2d1x1_B0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 910
Info (12128): Elaborating entity "conv2d1x1_B0_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|conv2d1x1_B0_merge:theconv2d1x1_B0_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0.vhd Line: 182
Info (12128): Elaborating entity "bb_conv2d1x1_B0_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0.vhd Line: 197
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|acl_valid_fifo_counter:thebubble_out_conv2d1x1_B0_merge_reg_aunroll_x_1_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 472
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "conv2d1x1_B0_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|conv2d1x1_B0_merge_reg:theconv2d1x1_B0_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 509
Info (12128): Elaborating entity "i_syncbuf_filter_bias_sync_buffer_conv2d1x15" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_syncbuf_filter_bias_sync_buffer_conv2d1x15:thei_syncbuf_filter_bias_sync_buffer_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 945
Info (12128): Elaborating entity "i_load_unnamed_conv2d1x10_conv2d1x118" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 1009
Info (12128): Elaborating entity "readdata_reg_unnamed_conv2d1x10_conv2d1x10" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|readdata_reg_unnamed_conv2d1x10_conv2d1x10:thereaddata_reg_unnamed_conv2d1x10_conv2d1x10" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x10_conv2d1x118.vhd Line: 227
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d1x10_conv2d1x118.vhd Line: 292
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_streaming_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 1367
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 126
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "lsu_burst_read_master" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_streaming.v Line: 245
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(150): truncated value with size 32 to match size of target (30) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 150
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(170): truncated value with size 32 to match size of target (30) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 170
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(182): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 182
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(186): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 186
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(189): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 189
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(191): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 191
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(213): truncated value with size 32 to match size of target (6) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 213
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(224): truncated value with size 32 to match size of target (6) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 224
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 247
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 247
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_burst_master.v Line: 247
    Info (12134): Parameter "lpm_width" = "256"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_dg61.tdf
    Info (12023): Found entity 1: scfifo_dg61 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_dg61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_dg61" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_km61.tdf
    Info (12023): Found entity 1: a_dpfifo_km61 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_km61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_km61" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_dg61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_34i1.tdf
    Info (12023): Found entity 1: altsyncram_34i1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_34i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_34i1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_load_unnamed_conv2d1x10_conv2d1x118:thei_load_unnamed_conv2d1x10_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x10_conv2d1x119|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_km61.tdf Line: 45
Info (12128): Elaborating entity "i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 1205
Info (12128): Elaborating entity "i_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10:thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer1_conv2d1x12" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10:thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|i_syncbuf_input_channels_sync_buffer1_conv2d1x12:thei_syncbuf_input_channels_sync_buffer1_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10.vhd Line: 169
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exiA0Zd1x177_data_fifo.vhd Line: 118
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "128"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_65d1.tdf
    Info (12023): Found entity 1: scfifo_65d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_65d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_65d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_08a1.tdf
    Info (12023): Found entity 1: a_dpfifo_08a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_08a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_08a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated|a_dpfifo_08a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_65d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ahn1.tdf
    Info (12023): Found entity 1: altsyncram_ahn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ahn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ahn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated|a_dpfifo_08a1:dpfifo|altsyncram_ahn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_08a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cmpr_2l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated|a_dpfifo_08a1:dpfifo|cmpr_2l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_08a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated|a_dpfifo_08a1:dpfifo|cmpr_2l8:three_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_08a1.tdf Line: 56
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated|a_dpfifo_08a1:dpfifo|cntr_fgb:rd_ptr_msb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_08a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf
    Info (12023): Found entity 1: cntr_sg7 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_sg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_sg7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated|a_dpfifo_08a1:dpfifo|cntr_sg7:usedw_counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_08a1.tdf Line: 58
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14.vhd Line: 133
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1:thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x14:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d1x1_c0_exiA0Zx1_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 1226
Info (12128): Elaborating entity "i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17:thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1.vhd Line: 122
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer_conv2d1x19" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17:thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_syncbuf_input_size_sync_buffer_conv2d1x19:thei_syncbuf_input_size_sync_buffer_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17.vhd Line: 272
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1.vhd Line: 141
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111.vhd Line: 108
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exiA0Zd1x179_data_fifo.vhd Line: 122
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "128"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_m6d1.tdf
    Info (12023): Found entity 1: scfifo_m6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_m6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_m6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_g9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_g9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_g9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_g9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_g9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_m6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9kn1.tdf
    Info (12023): Found entity 1: altsyncram_9kn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_9kn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9kn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_g9a1:dpfifo|altsyncram_9kn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_g9a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1:thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector:thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x111.vhd Line: 142
Info (12128): Elaborating entity "i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 1259
Info (12128): Elaborating entity "i_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112:thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer4_conv2d1x114" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112:thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|i_syncbuf_input_size_sync_buffer4_conv2d1x114:thei_syncbuf_input_size_sync_buffer4_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112.vhd Line: 168
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exiA0Zd1x181_data_fifo.vhd Line: 118
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l3d1.tdf
    Info (12023): Found entity 1: scfifo_l3d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_l3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_l3d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l3d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_f6a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_f6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_f6a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l3d1:auto_generated|a_dpfifo_f6a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_l3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7en1.tdf
    Info (12023): Found entity 1: altsyncram_7en1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_7en1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7en1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l3d1:auto_generated|a_dpfifo_f6a1:dpfifo|altsyncram_7en1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_f6a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|i_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1:thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector:thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x116.vhd Line: 133
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|bb_conv2d1x1_B0_stall_region:thebb_conv2d1x1_B0_stall_region|acl_valid_fifo_counter:thebubble_out_i_load_unnamed_conv2d1x10_conv2d1x1_1_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0_stall_region.vhd Line: 1280
Info (12128): Elaborating entity "conv2d1x1_B0_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B0:thebb_conv2d1x1_B0|conv2d1x1_B0_branch:theconv2d1x1_B0_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B0.vhd Line: 232
Info (12128): Elaborating entity "bb_conv2d1x1_B1_sr_1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B1_sr_1:thebb_conv2d1x1_B1_sr_1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 948
Info (12128): Elaborating entity "bb_conv2d1x1_B1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B1:thebb_conv2d1x1_B1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 971
Info (12128): Elaborating entity "conv2d1x1_B1_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B1:thebb_conv2d1x1_B1|conv2d1x1_B1_merge:theconv2d1x1_B1_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1.vhd Line: 192
Info (12128): Elaborating entity "bb_conv2d1x1_B1_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B1:thebb_conv2d1x1_B1|bb_conv2d1x1_B1_stall_region:thebb_conv2d1x1_B1_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1.vhd Line: 223
Info (12128): Elaborating entity "conv2d1x1_B1_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B1:thebb_conv2d1x1_B1|bb_conv2d1x1_B1_stall_region:thebb_conv2d1x1_B1_stall_region|conv2d1x1_B1_merge_reg:theconv2d1x1_B1_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1_stall_region.vhd Line: 167
Info (12128): Elaborating entity "conv2d1x1_B1_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B1:thebb_conv2d1x1_B1|conv2d1x1_B1_branch:theconv2d1x1_B1_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B1.vhd Line: 247
Info (12128): Elaborating entity "bb_conv2d1x1_B1_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B1_sr_0:thebb_conv2d1x1_B1_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 1008
Info (12128): Elaborating entity "bb_conv2d1x1_B4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B4:thebb_conv2d1x1_B4" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 1031
Info (12128): Elaborating entity "conv2d1x1_B4_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B4:thebb_conv2d1x1_B4|conv2d1x1_B4_branch:theconv2d1x1_B4_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B4.vhd Line: 98
Info (12128): Elaborating entity "bb_conv2d1x1_B4_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B4:thebb_conv2d1x1_B4|bb_conv2d1x1_B4_stall_region:thebb_conv2d1x1_B4_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B4.vhd Line: 109
Info (12128): Elaborating entity "conv2d1x1_B4_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B4:thebb_conv2d1x1_B4|conv2d1x1_B4_merge:theconv2d1x1_B4_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B4.vhd Line: 120
Info (12128): Elaborating entity "bb_conv2d1x1_B4_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B4_sr_0:thebb_conv2d1x1_B4_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 1045
Info (12128): Elaborating entity "bb_conv2d1x1_B3_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3_sr_0:thebb_conv2d1x1_B3_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 1057
Info (12128): Elaborating entity "bb_conv2d1x1_B3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d1x1_function.vhd Line: 1086
Info (12128): Elaborating entity "conv2d1x1_B3_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|conv2d1x1_B3_merge:theconv2d1x1_B3_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3.vhd Line: 229
Info (12128): Elaborating entity "bb_conv2d1x1_B3_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3.vhd Line: 258
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o12_9_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 643
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o12_9_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o12_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o12_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o12_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "10"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q4d1.tdf
    Info (12023): Found entity 1: scfifo_q4d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_q4d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q4d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o12_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q4d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_k7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_k7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_k7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o12_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q4d1:auto_generated|a_dpfifo_k7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_q4d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tgn1.tdf
    Info (12023): Found entity 1: altsyncram_tgn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_tgn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tgn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o12_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q4d1:auto_generated|a_dpfifo_k7a1:dpfifo|altsyncram_tgn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_k7a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist1_stall_entry_o5_9_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 724
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist1_stall_entry_o5_9_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist1_stall_entry_o5_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist1_stall_entry_o5_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist1_stall_entry_o5_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "10"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_v4d1.tdf
    Info (12023): Found entity 1: scfifo_v4d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_v4d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_v4d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist1_stall_entry_o5_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_p7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_p7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_p7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_p7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist1_stall_entry_o5_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_v4d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf
    Info (12023): Found entity 1: altsyncram_7hn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_7hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7hn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_data_fifo:theredist1_stall_entry_o5_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_7hn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_p7a1.tdf Line: 46
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer5_conv2d1x170" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_syncbuf_input_size_sync_buffer5_conv2d1x170:thei_syncbuf_input_size_sync_buffer5_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 1018
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_valid_fifo_counter:thebubble_out_stall_entry_2_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 1821
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "i_syncbuf_output_im_sync_buffer_conv2d1x168" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_syncbuf_output_im_sync_buffer_conv2d1x168:thei_syncbuf_output_im_sync_buffer_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 1840
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|acl_valid_fifo_counter:thebubble_out_stall_entry_1_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 1868
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1:thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 1979
Info (12128): Elaborating entity "i_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1:thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162:thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv2d1x1_c0_eA0Znter24_conv2d1x1.vhd Line: 117
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1:thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162:thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|dspba_delay:redist4_sync_in_aunroll_x_in_i_valid_4" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv2d1xA0Zer24_conv2d1x162.vhd Line: 149
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer3_conv2d1x164" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1:thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162:thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|i_syncbuf_input_channels_sync_buffer3_conv2d1x164:thei_syncbuf_input_channels_sync_buffer3_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv2d1xA0Zer24_conv2d1x162.vhd Line: 164
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x167" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1:thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x167:thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv2d1x1_c0_eA0Znter24_conv2d1x1.vhd Line: 135
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1:thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x167:thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo:thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2A0Zit28_conv2d1x167.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1:thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x167:thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector:thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv2A0Zit28_conv2d1x167.vhd Line: 133
Info (12128): Elaborating entity "i_store_unnamed_conv2d1x111_conv2d1x175" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3_stall_region.vhd Line: 2076
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_store_unnamed_conv2d1x111_conv2d1x175.vhd Line: 258
Warning (10034): Output port "o_readdata" at lsu_top.v(224) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 224
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_write" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 1134
Info (12128): Elaborating entity "lsu_bursting_write_internal" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1252
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1512): truncated value with size 10 to match size of target (9) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1512
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1622): truncated value with size 6 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1622
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1640): truncated value with size 32 to match size of target (9) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1640
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1654): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1654
Info (12128): Elaborating entity "bursting_coalescer" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1455
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1799): truncated value with size 32 to match size of target (25) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1799
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1801): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1801
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1802): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1802
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1811): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1811
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1812): truncated value with size 32 to match size of target (10) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1812
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1562
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 366
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "288"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t6d1.tdf
    Info (12023): Found entity 1: scfifo_t6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_t6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_t6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_n9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_n9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_n9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_n9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_t6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mkn1.tdf
    Info (12023): Found entity 1: altsyncram_mkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_mkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_mkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_n9a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1579
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 366
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p3d1.tdf
    Info (12023): Found entity 1: scfifo_p3d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_p3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_p3d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_j6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_j6a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_j6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_j6a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_p3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fen1.tdf
    Info (12023): Found entity 1: altsyncram_fen1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_fen1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fen1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo|altsyncram_fen1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_j6a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1600
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 366
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "30"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_u4d1.tdf
    Info (12023): Found entity 1: scfifo_u4d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_u4d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_u4d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u4d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_o7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_o7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_o7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_o7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u4d1:auto_generated|a_dpfifo_o7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_u4d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ngn1.tdf
    Info (12023): Found entity 1: altsyncram_ngn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ngn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ngn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u4d1:auto_generated|a_dpfifo_o7a1:dpfifo|altsyncram_ngn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_o7a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|bb_conv2d1x1_B3_stall_region:thebb_conv2d1x1_B3_stall_region|i_store_unnamed_conv2d1x111_conv2d1x175:thei_store_unnamed_conv2d1x111_conv2d1x1|lsu_top:thei_store_unnamed_conv2d1x111_conv2d1x176|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "conv2d1x1_B3_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B3:thebb_conv2d1x1_B3|conv2d1x1_B3_branch:theconv2d1x1_B3_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d1x1_B3.vhd Line: 301
Info (12128): Elaborating entity "conv2d3x3_std_ic_partition_wrapper" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 345
Warning (10036): Verilog HDL or VHDL warning at squeezenet_system.v(1202): object "conv2d3x3_finish_chain" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1202
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv2d3x3_global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv2d3x3_local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv2d3x3_group_id" into its bus
Info (12128): Elaborating entity "conv2d3x3_function_cra_slave" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_function_cra_slave:conv2d3x3_cra_slave_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1321
Info (12128): Elaborating entity "conv2d3x3_top_wrapper_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1448
Info (12128): Elaborating entity "conv2d3x3_function_wrapper" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 2300
Info (12128): Elaborating entity "conv2d3x3_function" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function_wrapper.vhd Line: 395
Info (12128): Elaborating entity "loop_limiter_conv2d3x31" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|loop_limiter_conv2d3x31:theloop_limiter_conv2d3x31" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1021
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|loop_limiter_conv2d3x31:theloop_limiter_conv2d3x31|acl_loop_limiter:thelimiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d3x31.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (9) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (9) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (9) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "loop_limiter_conv2d3x30" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|loop_limiter_conv2d3x30:theloop_limiter_conv2d3x30" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1034
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|loop_limiter_conv2d3x30:theloop_limiter_conv2d3x30|acl_loop_limiter:thelimiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_conv2d3x30.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (9) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (9) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (9) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "bb_conv2d3x3_B0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1047
Info (12128): Elaborating entity "conv2d3x3_B0_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|conv2d3x3_B0_merge:theconv2d3x3_B0_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0.vhd Line: 220
Info (12128): Elaborating entity "bb_conv2d3x3_B0_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0.vhd Line: 235
Info (12128): Elaborating entity "i_syncbuf_filter_bias_sync_buffer_conv2d3x39" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_syncbuf_filter_bias_sync_buffer_conv2d3x39:thei_syncbuf_filter_bias_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 763
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|acl_valid_fifo_counter:thebubble_out_conv2d3x3_B0_merge_reg_aunroll_x_1_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 791
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "conv2d3x3_B0_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|conv2d3x3_B0_merge_reg:theconv2d3x3_B0_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 864
Info (12128): Elaborating entity "i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3:thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 1150
Info (12128): Elaborating entity "i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3:thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30:thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer129_conv2d3x36" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3:thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30:thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|i_syncbuf_input_channels_sync_buffer129_conv2d3x36:thei_syncbuf_input_channels_sync_buffer129_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30.vhd Line: 206
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer130_conv2d3x32" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3:thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30:thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|i_syncbuf_input_channels_sync_buffer130_conv2d3x32:thei_syncbuf_input_channels_sync_buffer130_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30.vhd Line: 239
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3:thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38:thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3:thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38:thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo:thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3:thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38:thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector:thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3:thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 1170
Info (12128): Elaborating entity "i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3:thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311:thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3.vhd Line: 117
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer_conv2d3x315" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3:thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311:thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_syncbuf_output_size_sync_buffer_conv2d3x315:thei_syncbuf_output_size_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd Line: 283
Info (12128): Elaborating entity "i_syncbuf_start_channel_sync_buffer_conv2d3x313" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3:thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311:thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_syncbuf_start_channel_sync_buffer_conv2d3x313:thei_syncbuf_start_channel_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd Line: 577
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3:thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317:thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3.vhd Line: 135
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3:thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317:thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo:thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3:thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317:thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector:thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 1196
Info (12128): Elaborating entity "i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323:thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3.vhd Line: 154
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer_conv2d3x338" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323:thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_syncbuf_input_size_sync_buffer_conv2d3x338:thei_syncbuf_input_size_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd Line: 304
Info (12128): Elaborating entity "i_syncbuf_pad_sync_buffer_conv2d3x327" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323:thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_syncbuf_pad_sync_buffer_conv2d3x327:thei_syncbuf_pad_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd Line: 320
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer_conv2d3x325" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323:thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_syncbuf_stride_sync_buffer_conv2d3x325:thei_syncbuf_stride_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd Line: 336
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer138_conv2d3x334" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323:thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_syncbuf_input_size_sync_buffer138_conv2d3x334:thei_syncbuf_input_size_sync_buffer138_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd Line: 581
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer140_conv2d3x330" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323:thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_syncbuf_input_size_sync_buffer140_conv2d3x330:thei_syncbuf_input_size_sync_buffer140_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd Line: 648
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3.vhd Line: 183
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341.vhd Line: 132
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Z3x3131_data_fifo.vhd Line: 157
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "192"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n6d1.tdf
    Info (12023): Found entity 1: scfifo_n6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_n6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_n6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_h9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_h9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_h9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated|a_dpfifo_h9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_n6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ckn1.tdf
    Info (12023): Found entity 1: altsyncram_ckn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ckn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ckn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated|a_dpfifo_h9a1:dpfifo|altsyncram_ckn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_h9a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3:thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector:thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341.vhd Line: 178
Info (12128): Elaborating entity "i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3:thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 1235
Info (12128): Elaborating entity "i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3:thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318:thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer144_conv2d3x320" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3:thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318:thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|i_syncbuf_output_size_sync_buffer144_conv2d3x320:thei_syncbuf_output_size_sync_buffer144_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318.vhd Line: 168
Info (12128): Elaborating entity "i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3:thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322:thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3:thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322:thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo:thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3:thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322:thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector:thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322.vhd Line: 133
Info (12128): Elaborating entity "i_load_unnamed_conv2d3x30_conv2d3x343" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_load_unnamed_conv2d3x30_conv2d3x343:thei_load_unnamed_conv2d3x30_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0_stall_region.vhd Line: 1288
Info (12128): Elaborating entity "readdata_reg_unnamed_conv2d3x30_conv2d3x30" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_load_unnamed_conv2d3x30_conv2d3x343:thei_load_unnamed_conv2d3x30_conv2d3x3|readdata_reg_unnamed_conv2d3x30_conv2d3x30:thereaddata_reg_unnamed_conv2d3x30_conv2d3x30" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d3x30_conv2d3x343.vhd Line: 227
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_load_unnamed_conv2d3x30_conv2d3x343:thei_load_unnamed_conv2d3x30_conv2d3x3|lsu_top:thei_load_unnamed_conv2d3x30_conv2d3x344" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_conv2d3x30_conv2d3x343.vhd Line: 292
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_streaming_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|bb_conv2d3x3_B0_stall_region:thebb_conv2d3x3_B0_stall_region|i_load_unnamed_conv2d3x30_conv2d3x343:thei_load_unnamed_conv2d3x30_conv2d3x3|lsu_top:thei_load_unnamed_conv2d3x30_conv2d3x344|lsu_streaming_read:streaming_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 1367
Info (12128): Elaborating entity "conv2d3x3_B0_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B0:thebb_conv2d3x3_B0|conv2d3x3_B0_branch:theconv2d3x3_B0_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B0.vhd Line: 279
Info (12128): Elaborating entity "bb_conv2d3x3_B1_sr_1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1_sr_1:thebb_conv2d3x3_B1_sr_1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1097
Info (12128): Elaborating entity "bb_conv2d3x3_B1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1130
Info (12128): Elaborating entity "conv2d3x3_B1_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|conv2d3x3_B1_merge:theconv2d3x3_B1_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1.vhd Line: 355
Info (12128): Elaborating entity "bb_conv2d3x3_B1_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1.vhd Line: 401
Info (12128): Elaborating entity "conv2d3x3_B1_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|conv2d3x3_B1_merge_reg:theconv2d3x3_B1_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_stall_region.vhd Line: 528
Info (12128): Elaborating entity "i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_stall_region.vhd Line: 700
Info (12128): Elaborating entity "i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345:thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond10_preheader_conv2d3x3_A0Zter150_conv2d3x3.vhd Line: 234
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer146_conv2d3x366" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345:thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_syncbuf_output_size_sync_buffer146_conv2d3x366:thei_syncbuf_output_size_sync_buffer146_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 469
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer136_conv2d3x356" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345:thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_syncbuf_input_size_sync_buffer136_conv2d3x356:thei_syncbuf_input_size_sync_buffer136_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 498
Info (12128): Elaborating entity "i_syncbuf_pad_sync_buffer142_conv2d3x349" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345:thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_syncbuf_pad_sync_buffer142_conv2d3x349:thei_syncbuf_pad_sync_buffer142_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 514
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer143_conv2d3x347" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345:thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_syncbuf_stride_sync_buffer143_conv2d3x347:thei_syncbuf_stride_sync_buffer143_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 537
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer133_conv2d3x360" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345:thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_syncbuf_input_size_sync_buffer133_conv2d3x360:thei_syncbuf_input_size_sync_buffer133_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 795
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer_conv2d3x363" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345:thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_syncbuf_input_channels_sync_buffer_conv2d3x363:thei_syncbuf_input_channels_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 857
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer137_conv2d3x352" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345:thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_syncbuf_input_size_sync_buffer137_conv2d3x352:thei_syncbuf_input_size_sync_buffer137_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd Line: 898
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x369" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x369:thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond10_preheader_conv2d3x3_A0Zter150_conv2d3x3.vhd Line: 288
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x369:thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo:thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zt153_conv2d3x369.vhd Line: 192
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|i_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3:thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x369:thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector:thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zt153_conv2d3x369.vhd Line: 268
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_stall_region.vhd Line: 744
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "13"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_15d1.tdf
    Info (12023): Found entity 1: scfifo_15d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_15d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_15d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_r7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_15d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cmpr_3l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_r7a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_stall_region.vhd Line: 771
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "13"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_35d1.tdf
    Info (12023): Found entity 1: scfifo_35d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_35d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_35d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_t7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_t7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_t7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_t7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_35d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1_stall_region.vhd Line: 906
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "13"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_93d1.tdf
    Info (12023): Found entity 1: scfifo_93d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_93d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_93d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_93d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_36a1.tdf
    Info (12023): Found entity 1: a_dpfifo_36a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_36a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_36a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|bb_conv2d3x3_B1_stall_region:thebb_conv2d3x3_B1_stall_region|acl_data_fifo:theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_93d1:auto_generated|a_dpfifo_36a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_93d1.tdf Line: 38
Info (12128): Elaborating entity "conv2d3x3_B1_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1:thebb_conv2d3x3_B1|conv2d3x3_B1_branch:theconv2d3x3_B1_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B1.vhd Line: 455
Info (12128): Elaborating entity "bb_conv2d3x3_B1_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B1_sr_0:thebb_conv2d3x3_B1_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1200
Info (12128): Elaborating entity "bb_conv2d3x3_B4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B4:thebb_conv2d3x3_B4" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1233
Info (12128): Elaborating entity "conv2d3x3_B4_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B4:thebb_conv2d3x3_B4|conv2d3x3_B4_branch:theconv2d3x3_B4_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B4.vhd Line: 98
Info (12128): Elaborating entity "bb_conv2d3x3_B4_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B4:thebb_conv2d3x3_B4|bb_conv2d3x3_B4_stall_region:thebb_conv2d3x3_B4_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B4.vhd Line: 109
Info (12128): Elaborating entity "conv2d3x3_B4_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B4:thebb_conv2d3x3_B4|conv2d3x3_B4_merge:theconv2d3x3_B4_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B4.vhd Line: 120
Info (12128): Elaborating entity "bb_conv2d3x3_B4_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B4_sr_0:thebb_conv2d3x3_B4_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1247
Info (12128): Elaborating entity "bb_conv2d3x3_B3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1259
Info (12128): Elaborating entity "conv2d3x3_B3_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|conv2d3x3_B3_merge:theconv2d3x3_B3_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3.vhd Line: 282
Info (12128): Elaborating entity "bb_conv2d3x3_B3_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3.vhd Line: 319
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer145_conv2d3x3118" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region|i_syncbuf_output_size_sync_buffer145_conv2d3x3118:thei_syncbuf_output_size_sync_buffer145_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3_stall_region.vhd Line: 1288
Info (12128): Elaborating entity "i_syncbuf_output_im_sync_buffer_conv2d3x3116" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region|i_syncbuf_output_im_sync_buffer_conv2d3x3116:thei_syncbuf_output_im_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3_stall_region.vhd Line: 1891
Info (12128): Elaborating entity "i_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region|i_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3:thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3_stall_region.vhd Line: 2062
Info (12128): Elaborating entity "i_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region|i_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3:thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110:thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end61_loopexit_conv2d3x3_c0A0Zter179_conv2d3x3.vhd Line: 117
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer132_conv2d3x3112" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region|i_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3:thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110:thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|i_syncbuf_input_channels_sync_buffer132_conv2d3x3112:thei_syncbuf_input_channels_sync_buffer132_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end61_loopexit_conv2dA0Z179_conv2d3x3110.vhd Line: 164
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3115" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region|i_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3:thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3115:thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end61_loopexit_conv2d3x3_c0A0Zter179_conv2d3x3.vhd Line: 135
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region|i_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3:thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3115:thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo:thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z183_conv2d3x3115.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region|i_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3:thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3115:thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector:thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z183_conv2d3x3115.vhd Line: 133
Info (12128): Elaborating entity "i_store_unnamed_conv2d3x36_conv2d3x3123" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|bb_conv2d3x3_B3_stall_region:thebb_conv2d3x3_B3_stall_region|i_store_unnamed_conv2d3x36_conv2d3x3123:thei_store_unnamed_conv2d3x36_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3_stall_region.vhd Line: 2245
Info (12128): Elaborating entity "conv2d3x3_B3_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3:thebb_conv2d3x3_B3|conv2d3x3_B3_branch:theconv2d3x3_B3_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B3.vhd Line: 371
Info (12128): Elaborating entity "bb_conv2d3x3_B3_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B3_sr_0:thebb_conv2d3x3_B3_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1317
Info (12128): Elaborating entity "bb_conv2d3x3_B2_sr_1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2_sr_1:thebb_conv2d3x3_B2_sr_1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1354
Info (12128): Elaborating entity "bb_conv2d3x3_B2_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2_sr_0:thebb_conv2d3x3_B2_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1423
Info (12128): Elaborating entity "bb_conv2d3x3_B2" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/conv2d3x3_function.vhd Line: 1492
Info (12128): Elaborating entity "conv2d3x3_B2_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|conv2d3x3_B2_merge:theconv2d3x3_B2_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2.vhd Line: 618
Info (12128): Elaborating entity "bb_conv2d3x3_B2_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2.vhd Line: 718
Info (12128): Elaborating entity "conv2d3x3_B2_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|conv2d3x3_B2_merge_reg:theconv2d3x3_B2_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 2233
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer131_conv2d3x372" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_syncbuf_input_channels_sync_buffer131_conv2d3x372:thei_syncbuf_input_channels_sync_buffer131_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 2355
Info (12128): Elaborating entity "i_load_memcoalesce_input_im_load_0_conv2d3x396" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 2594
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0_conv2d3x396.vhd Line: 290
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 1288
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(249): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 249
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(250): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 250
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(259): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 259
Warning (10034): Output port "o_active" at lsu_bursting_load_stores.v(84) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 84
Warning (10034): Output port "extra_unaligned_reqs" at lsu_bursting_load_stores.v(96) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 96
Info (12128): Elaborating entity "lsu_bursting_pipelined_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 400
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(680): truncated value with size 25 to match size of target (20) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 680
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(710): truncated value with size 256 to match size of target (128) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 710
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(711): truncated value with size 256 to match size of target (128) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 711
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(712): truncated value with size 32 to match size of target (10) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 712
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "246"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fqc1.tdf
    Info (12023): Found entity 1: scfifo_fqc1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_fqc1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_fqc1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_fqc1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_7ca1.tdf
    Info (12023): Found entity 1: a_dpfifo_7ca1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_7ca1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_7ca1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_fqc1:auto_generated|a_dpfifo_7ca1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_fqc1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekn1.tdf
    Info (12023): Found entity 1: altsyncram_ekn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ekn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ekn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_fqc1:auto_generated|a_dpfifo_7ca1:dpfifo|altsyncram_ekn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_7ca1.tdf Line: 46
Info (12128): Elaborating entity "readdata_reg_memcoalesce_input_im_load_0_conv2d3x31" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|readdata_reg_memcoalesce_input_im_load_0_conv2d3x31:thereaddata_reg_memcoalesce_input_im_load_0_conv2d3x31_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0_conv2d3x396.vhd Line: 387
Info (12128): Elaborating entity "i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 2708
Info (12128): Elaborating entity "i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374:thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond15_preheader_conv2d3x3_A0Zter159_conv2d3x3.vhd Line: 139
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer134_conv2d3x376" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374:thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_syncbuf_input_size_sync_buffer134_conv2d3x376:thei_syncbuf_input_size_sync_buffer134_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 708
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer141_conv2d3x388" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374:thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_syncbuf_input_size_sync_buffer141_conv2d3x388:thei_syncbuf_input_size_sync_buffer141_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 1018
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer148_conv2d3x390" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374:thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_syncbuf_input_im_sync_buffer148_conv2d3x390:thei_syncbuf_input_im_sync_buffer148_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 1398
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer139_conv2d3x383" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374:thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_syncbuf_input_size_sync_buffer139_conv2d3x383:thei_syncbuf_input_size_sync_buffer139_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 1546
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer147_conv2d3x385" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374:thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_syncbuf_input_im_sync_buffer147_conv2d3x385:thei_syncbuf_input_im_sync_buffer147_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 1807
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer135_conv2d3x378" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374:thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_syncbuf_input_size_sync_buffer135_conv2d3x378:thei_syncbuf_input_size_sync_buffer135_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 1955
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer_conv2d3x380" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374:thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_syncbuf_input_im_sync_buffer_conv2d3x380:thei_syncbuf_input_im_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd Line: 2216
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond15_preheader_conv2d3x3_A0Zter159_conv2d3x3.vhd Line: 165
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zt167_conv2d3x393.vhd Line: 114
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Z3x3135_data_fifo.vhd Line: 126
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "256"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_v6d1.tdf
    Info (12023): Found entity 1: scfifo_v6d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_v6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_v6d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_p9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_p9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_p9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_p9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_v6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gkn1.tdf
    Info (12023): Found entity 1: altsyncram_gkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_gkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_gkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_p9a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3:thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x393:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|i_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector:thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zt167_conv2d3x393.vhd Line: 151
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 2823
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "314"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_07d1.tdf
    Info (12023): Found entity 1: scfifo_07d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_07d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_07d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_q9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated|a_dpfifo_q9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_07d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_akn1.tdf
    Info (12023): Found entity 1: altsyncram_akn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_akn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_akn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated|a_dpfifo_q9a1:dpfifo|altsyncram_akn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_q9a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf
    Info (12023): Found entity 1: cmpr_8l8 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cmpr_8l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated|a_dpfifo_q9a1:dpfifo|cmpr_8l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_q9a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated|a_dpfifo_q9a1:dpfifo|cmpr_8l8:three_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_q9a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf
    Info (12023): Found entity 1: cntr_2h7 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_2h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_2h7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated|a_dpfifo_q9a1:dpfifo|cntr_2h7:usedw_counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_q9a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf
    Info (12023): Found entity 1: cntr_mgb File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/cntr_mgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_mgb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated|a_dpfifo_q9a1:dpfifo|cntr_mgb:wr_ptr" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_q9a1.tdf Line: 59
Info (12128): Elaborating entity "i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 3030
Info (12128): Elaborating entity "i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_cond15_preheader_conv2d3x3_A0Zter172_conv2d3x3.vhd Line: 181
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|dspba_delay:redist35_sync_in_aunroll_x_in_i_valid_143" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 393
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3A0Z16oe0cp36cd0oq3cdj6z" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|floatComponent_i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3A0Z16oe0cp36cd0oq3cdj6z:thei_mul54_2_2_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 459
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 511
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 511
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 511
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "118"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "118"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_8d14.tdf
    Info (12023): Found entity 1: altera_syncram_8d14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_8d14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_8d14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_mem_dmem|altera_syncram_8d14:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9qb4.tdf
    Info (12023): Found entity 1: altsyncram_9qb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_9qb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9qb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_mem_dmem|altera_syncram_8d14:auto_generated|altsyncram_9qb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_8d14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 666
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 666
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 666
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "103"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "103"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_sc14.tdf
    Info (12023): Found entity 1: altera_syncram_sc14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_sc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_sc14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_mem_dmem|altera_syncram_sc14:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tpb4.tdf
    Info (12023): Found entity 1: altsyncram_tpb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_tpb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tpb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_mem_dmem|altera_syncram_sc14:auto_generated|altsyncram_tpb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_sc14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist3_i_or_cond4_238_p_conv2d3x3_q_91_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 821
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist3_i_or_cond4_238_p_conv2d3x3_q_91_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 821
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist3_i_or_cond4_238_p_conv2d3x3_q_91_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 821
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "88"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "88"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_ka14.tdf
    Info (12023): Found entity 1: altera_syncram_ka14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_ka14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_ka14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist3_i_or_cond4_238_p_conv2d3x3_q_91_mem_dmem|altera_syncram_ka14:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnb4.tdf
    Info (12023): Found entity 1: altsyncram_lnb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lnb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lnb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist3_i_or_cond4_238_p_conv2d3x3_q_91_mem_dmem|altera_syncram_ka14:auto_generated|altsyncram_lnb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_ka14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 976
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 976
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 976
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "73"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "73"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_8a14.tdf
    Info (12023): Found entity 1: altera_syncram_8a14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_8a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_8a14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_mem_dmem|altera_syncram_8a14:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9nb4.tdf
    Info (12023): Found entity 1: altsyncram_9nb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_9nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9nb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_mem_dmem|altera_syncram_8a14:auto_generated|altsyncram_9nb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_8a14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 1131
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 1131
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 1131
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "58"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "58"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_ca14.tdf
    Info (12023): Found entity 1: altera_syncram_ca14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_ca14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_ca14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_mem_dmem|altera_syncram_ca14:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dnb4.tdf
    Info (12023): Found entity 1: altsyncram_dnb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_dnb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dnb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_mem_dmem|altera_syncram_ca14:auto_generated|altsyncram_dnb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_ca14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist7_i_or_cond4_123_p_conv2d3x3_q_46_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 1286
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist7_i_or_cond4_123_p_conv2d3x3_q_46_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 1286
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist7_i_or_cond4_123_p_conv2d3x3_q_46_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 1286
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "43"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "43"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_0a14.tdf
    Info (12023): Found entity 1: altera_syncram_0a14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_0a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_0a14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist7_i_or_cond4_123_p_conv2d3x3_q_46_mem_dmem|altera_syncram_0a14:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1nb4.tdf
    Info (12023): Found entity 1: altsyncram_1nb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1nb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|altera_syncram:redist7_i_or_cond4_123_p_conv2d3x3_q_46_mem_dmem|altera_syncram_0a14:auto_generated|altsyncram_1nb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_0a14.tdf Line: 37
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3A0Zcp36cd0oq3cd06oq3cz0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107:thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|floatComponent_i_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3A0Zcp36cd0oq3cd06oq3cz0:thei_add55_a_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd Line: 1797
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_cond15_preheader_conv2d3x3_A0Zter172_conv2d3x3.vhd Line: 231
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z175_conv2d3x3109.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z3x3137_data_fifo.vhd Line: 126
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_17d1.tdf
    Info (12023): Found entity 1: scfifo_17d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_17d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_17d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_r9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_17d1.tdf Line: 38
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z175_conv2d3x3109.vhd Line: 133
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3:thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3109:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|i_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Zx3_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "i_load_memcoalesce_filter_weight_load_0_conv2d3x3105" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 3303
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_filter_weight_load_0_conv2d3x3105.vhd Line: 344
Info (12128): Elaborating entity "lsu_wide_wrapper" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 326
Warning (10230): Verilog HDL assignment warning at lsu_wide_wrapper.v(298): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_wide_wrapper.v Line: 298
Warning (10230): Verilog HDL assignment warning at lsu_wide_wrapper.v(314): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_wide_wrapper.v Line: 314
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_wide_wrapper.v Line: 234
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_permute_address" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_permute_address:u_permute_address" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 437
Info (12128): Elaborating entity "lsu_bursting_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_top.v Line: 1288
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(249): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 249
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(250): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 250
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(259): truncated value with size 32 to match size of target (6) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 259
Warning (10034): Output port "o_active" at lsu_bursting_load_stores.v(84) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 84
Warning (10034): Output port "extra_unaligned_reqs" at lsu_bursting_load_stores.v(96) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 96
Info (12128): Elaborating entity "acl_stall_free_coalescer" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|acl_stall_free_coalescer:coalescer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 355
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1038): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1038
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1041): truncated value with size 32 to match size of target (7) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1041
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1044): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1044
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1051): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1051
Info (12128): Elaborating entity "lsu_bursting_pipelined_read" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 400
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(680): truncated value with size 29 to match size of target (23) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 680
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(712): truncated value with size 32 to match size of target (10) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 712
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "257"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "247"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kqc1.tdf
    Info (12023): Found entity 1: scfifo_kqc1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_kqc1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_kqc1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_kqc1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9ca1.tdf
    Info (12023): Found entity 1: a_dpfifo_9ca1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_9ca1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_9ca1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_kqc1:auto_generated|a_dpfifo_9ca1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_kqc1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ikn1.tdf
    Info (12023): Found entity 1: altsyncram_ikn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ikn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ikn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_kqc1:auto_generated|a_dpfifo_9ca1:dpfifo|altsyncram_ikn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_9ca1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_kqc1:auto_generated|a_dpfifo_9ca1:dpfifo|cmpr_8l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_9ca1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_kqc1:auto_generated|a_dpfifo_9ca1:dpfifo|cmpr_8l8:two_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_9ca1.tdf Line: 55
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 660
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 660
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 660
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "257"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "28"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "20"
    Info (12134): Parameter "almost_empty_value" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_64g1.tdf
    Info (12023): Found entity 1: scfifo_64g1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_64g1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_64g1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_64g1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_eca1.tdf
    Info (12023): Found entity 1: a_dpfifo_eca1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_eca1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_eca1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_64g1:auto_generated|a_dpfifo_eca1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_64g1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jkn1.tdf
    Info (12023): Found entity 1: altsyncram_jkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_jkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_64g1:auto_generated|a_dpfifo_eca1:dpfifo|altsyncram_jkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_eca1.tdf Line: 46
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "257"
    Info (12134): Parameter "almost_full_value" = "247"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "512"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_i7b1.tdf
    Info (12023): Found entity 1: scfifo_i7b1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_i7b1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_i7b1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_i7b1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1d91.tdf
    Info (12023): Found entity 1: a_dpfifo_1d91 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_1d91.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_1d91" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_i7b1:auto_generated|a_dpfifo_1d91:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_i7b1.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fnn1.tdf
    Info (12023): Found entity 1: altsyncram_fnn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_fnn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fnn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_i7b1:auto_generated|a_dpfifo_1d91:dpfifo|altsyncram_fnn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_1d91.tdf Line: 44
Info (12128): Elaborating entity "readdata_reg_memcoalesce_filter_weight_load_0_conv2d3x34" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|readdata_reg_memcoalesce_filter_weight_load_0_conv2d3x34:thereaddata_reg_memcoalesce_filter_weight_load_0_conv2d3x34_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_filter_weight_load_0_conv2d3x3105.vhd Line: 504
Info (12128): Elaborating entity "i_syncbuf_filter_weight_sync_buffer_conv2d3x370" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_syncbuf_filter_weight_sync_buffer_conv2d3x370:thei_syncbuf_filter_weight_sync_buffer_conv2d3x3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 3351
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 3508
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "397"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_67d1.tdf
    Info (12023): Found entity 1: scfifo_67d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_67d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_67d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_67d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_0aa1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_0aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_0aa1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_67d1:auto_generated|a_dpfifo_0aa1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_67d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kkn1.tdf
    Info (12023): Found entity 1: altsyncram_kkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_kkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_67d1:auto_generated|a_dpfifo_0aa1:dpfifo|altsyncram_kkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_0aa1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_67d1:auto_generated|a_dpfifo_0aa1:dpfifo|cmpr_8l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_0aa1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 3535
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "316"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_27d1.tdf
    Info (12023): Found entity 1: scfifo_27d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_27d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_27d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_27d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|cmpr_8l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s9a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 3643
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "147"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_55d1.tdf
    Info (12023): Found entity 1: scfifo_55d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_55d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_55d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_v7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_v7a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_v7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_v7a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_55d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_v7a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 3886
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "302"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_75d1.tdf
    Info (12023): Found entity 1: scfifo_75d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_75d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_75d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_18a1.tdf
    Info (12023): Found entity 1: a_dpfifo_18a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_18a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_18a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_75d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hn1.tdf
    Info (12023): Found entity 1: altsyncram_2hn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_2hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2hn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|altsyncram_2hn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_18a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo|cmpr_8l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_18a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 3913
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "395"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_b5d1.tdf
    Info (12023): Found entity 1: scfifo_b5d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_b5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_b5d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_58a1.tdf
    Info (12023): Found entity 1: a_dpfifo_58a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_58a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_58a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_b5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo|cmpr_8l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_58a1.tdf Line: 55
Info (12128): Elaborating entity "i_load_memcoalesce_input_im_load_0115_conv2d3x3100" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 4108
Info (12128): Elaborating entity "readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33:thereaddata_reg_memcoalesce_input_im_load_0115_conv2d3x33_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0115_conv2d3x3100.vhd Line: 387
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 4215
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "97"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o3d1.tdf
    Info (12023): Found entity 1: scfifo_o3d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_o3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o3d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_i6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_i6a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_i6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_i6a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_o3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3hn1.tdf
    Info (12023): Found entity 1: altsyncram_3hn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_3hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3hn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|altsyncram_3hn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_i6a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_i6a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 4296
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "398"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_e5d1.tdf
    Info (12023): Found entity 1: scfifo_e5d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_e5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_e5d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_e5d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_88a1.tdf
    Info (12023): Found entity 1: a_dpfifo_88a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_88a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_88a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_e5d1:auto_generated|a_dpfifo_88a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_e5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_e5d1:auto_generated|a_dpfifo_88a1:dpfifo|cmpr_8l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_88a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 4350
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "252"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_85d1.tdf
    Info (12023): Found entity 1: scfifo_85d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_85d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_85d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_28a1.tdf
    Info (12023): Found entity 1: a_dpfifo_28a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_28a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_28a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_85d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_28a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 4566
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "83"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_95d1.tdf
    Info (12023): Found entity 1: scfifo_95d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_95d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_95d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_38a1.tdf
    Info (12023): Found entity 1: a_dpfifo_38a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_38a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_38a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_95d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nkn1.tdf
    Info (12023): Found entity 1: altsyncram_nkn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_nkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nkn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_nkn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_38a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_38a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 4593
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "398"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_37d1.tdf
    Info (12023): Found entity 1: scfifo_37d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_37d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_37d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_37d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_t9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_t9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_t9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_t9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_37d1:auto_generated|a_dpfifo_t9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_37d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 4836
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "398"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_77d1.tdf
    Info (12023): Found entity 1: scfifo_77d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_77d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_77d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_77d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_1aa1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_1aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_1aa1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_77d1:auto_generated|a_dpfifo_1aa1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_77d1.tdf Line: 38
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_valid_fifo_counter:thebubble_out_conv2d3x3_B2_merge_reg_aunroll_x_2_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 4982
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (6) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (6) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 5645
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "252"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_47d1.tdf
    Info (12023): Found entity 1: scfifo_47d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_47d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_47d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_47d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_u9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_u9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_u9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_u9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_47d1:auto_generated|a_dpfifo_u9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_47d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 5675
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 465
Info (12128): Elaborating entity "acl_ll_ram_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 333
Warning (10230): Verilog HDL assignment warning at acl_ll_ram_fifo.v(135): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 89
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "122"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "512"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_48d1.tdf
    Info (12023): Found entity 1: scfifo_48d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_48d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_48d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_48d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_uaa1.tdf
    Info (12023): Found entity 1: a_dpfifo_uaa1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_uaa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_uaa1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_48d1:auto_generated|a_dpfifo_uaa1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_48d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hnn1.tdf
    Info (12023): Found entity 1: altsyncram_hnn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_hnn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hnn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_48d1:auto_generated|a_dpfifo_uaa1:dpfifo|altsyncram_hnn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_uaa1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_48d1:auto_generated|a_dpfifo_uaa1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_uaa1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 110
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (3) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 310
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 133
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 310
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 5705
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 465
Info (12128): Elaborating entity "acl_ll_ram_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 333
Warning (10230): Verilog HDL assignment warning at acl_ll_ram_fifo.v(135): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 89
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "29"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "128"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_57d1.tdf
    Info (12023): Found entity 1: scfifo_57d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_57d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_57d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_57d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_v9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_v9a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_v9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_v9a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_57d1:auto_generated|a_dpfifo_v9a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_57d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7kn1.tdf
    Info (12023): Found entity 1: altsyncram_7kn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_7kn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7kn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_57d1:auto_generated|a_dpfifo_v9a1:dpfifo|altsyncram_7kn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_v9a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_57d1:auto_generated|a_dpfifo_v9a1:dpfifo|cmpr_4l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_v9a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 110
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (3) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 310
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 133
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (6) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|acl_data_fifo:thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 310
Info (12128): Elaborating entity "i_load_memcoalesce_input_im_load_0110_conv2d3x398" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2_stall_region.vhd Line: 6022
Info (12128): Elaborating entity "readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32:thereaddata_reg_memcoalesce_input_im_load_0110_conv2d3x32_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_memcoalesce_input_im_load_0110_conv2d3x398.vhd Line: 387
Info (12128): Elaborating entity "conv2d3x3_B2_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|conv2d3x3_B2_branch:theconv2d3x3_B2_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_conv2d3x3_B2.vhd Line: 837
Info (12128): Elaborating entity "maxpool2d_std_ic_partition_wrapper" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 387
Warning (10036): Verilog HDL or VHDL warning at squeezenet_system.v(1519): object "maxpool2d_finish_chain" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1519
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "maxpool2d_global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "maxpool2d_local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "maxpool2d_group_id" into its bus
Info (12128): Elaborating entity "maxpool2d_function_cra_slave" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_function_cra_slave:maxpool2d_cra_slave_inst" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1638
Info (12128): Elaborating entity "maxpool2d_top_wrapper_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 1717
Info (12128): Elaborating entity "maxpool2d_function_wrapper" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 2417
Info (12128): Elaborating entity "maxpool2d_function" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function_wrapper.vhd Line: 224
Info (12128): Elaborating entity "bb_maxpool2d_B2_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2_sr_0:thebb_maxpool2d_B2_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 560
Info (12128): Elaborating entity "bb_maxpool2d_B2" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 595
Info (12128): Elaborating entity "maxpool2d_B2_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|maxpool2d_B2_merge:themaxpool2d_B2_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2.vhd Line: 311
Info (12128): Elaborating entity "bb_maxpool2d_B2_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2.vhd Line: 360
Info (12128): Elaborating entity "maxpool2d_B2_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|maxpool2d_B2_merge_reg:themaxpool2d_B2_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 897
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 1030
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "12"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_83d1.tdf
    Info (12023): Found entity 1: scfifo_83d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_83d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_83d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_83d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_26a1.tdf
    Info (12023): Found entity 1: a_dpfifo_26a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_26a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_26a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_83d1:auto_generated|a_dpfifo_26a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_83d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_83d1:auto_generated|a_dpfifo_26a1:dpfifo|cmpr_3l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_26a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 1495
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "140"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a5d1.tdf
    Info (12023): Found entity 1: scfifo_a5d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_a5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_a5d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_48a1.tdf
    Info (12023): Found entity 1: a_dpfifo_48a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_48a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_48a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_a5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_48a1.tdf Line: 55
Info (12128): Elaborating entity "i_load_unnamed_maxpool2d0_maxpool2d30" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_load_unnamed_maxpool2d0_maxpool2d30:thei_load_unnamed_maxpool2d0_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 1589
Info (12128): Elaborating entity "readdata_reg_unnamed_maxpool2d0_maxpool2d0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_load_unnamed_maxpool2d0_maxpool2d30:thei_load_unnamed_maxpool2d0_maxpool2d|readdata_reg_unnamed_maxpool2d0_maxpool2d0:thereaddata_reg_unnamed_maxpool2d0_maxpool2d0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_load_unnamed_maxpool2d0_maxpool2d30.vhd Line: 220
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 1631
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "149"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_87d1.tdf
    Info (12023): Found entity 1: scfifo_87d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_87d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_87d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_87d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_2aa1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_2aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_2aa1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_87d1:auto_generated|a_dpfifo_2aa1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_87d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_87d1:auto_generated|a_dpfifo_2aa1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_2aa1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 1658
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "152"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_c5d1.tdf
    Info (12023): Found entity 1: scfifo_c5d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_c5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_c5d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c5d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_68a1.tdf
    Info (12023): Found entity 1: a_dpfifo_68a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_68a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_68a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c5d1:auto_generated|a_dpfifo_68a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_c5d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dhn1.tdf
    Info (12023): Found entity 1: altsyncram_dhn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_dhn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dhn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c5d1:auto_generated|a_dpfifo_68a1:dpfifo|altsyncram_dhn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_68a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c5d1:auto_generated|a_dpfifo_68a1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_68a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 1748
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "153"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_97d1.tdf
    Info (12023): Found entity 1: scfifo_97d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_97d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_97d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_97d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_3aa1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_3aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_3aa1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_97d1:auto_generated|a_dpfifo_3aa1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_97d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_97d1:auto_generated|a_dpfifo_3aa1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_3aa1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 1775
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "153"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f5d1.tdf
    Info (12023): Found entity 1: scfifo_f5d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_f5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_f5d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f5d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_98a1.tdf
    Info (12023): Found entity 1: a_dpfifo_98a1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_98a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_98a1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f5d1:auto_generated|a_dpfifo_98a1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_f5d1.tdf Line: 38
Info (12128): Elaborating entity "i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 1800
Info (12128): Elaborating entity "i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond17_preheader_maxpool2d_A0Znter16_maxpool2d.vhd Line: 125
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist5_sync_in_aunroll_x_in_c0_eni5_5_7_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 389
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist5_sync_in_aunroll_x_in_c0_eni5_5_7_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 389
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist5_sync_in_aunroll_x_in_c0_eni5_5_7_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 389
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_3a14.tdf
    Info (12023): Found entity 1: altera_syncram_3a14 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_3a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_3a14" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist5_sync_in_aunroll_x_in_c0_eni5_5_7_mem_dmem|altera_syncram_3a14:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4nb4.tdf
    Info (12023): Found entity 1: altsyncram_4nb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_4nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4nb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist5_sync_in_aunroll_x_in_c0_eni5_5_7_mem_dmem|altera_syncram_3a14:auto_generated|altsyncram_4nb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_3a14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist4_sync_in_aunroll_x_in_c0_eni5_4_6_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 498
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist4_sync_in_aunroll_x_in_c0_eni5_4_6_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 498
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist4_sync_in_aunroll_x_in_c0_eni5_4_6_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 498
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_m914.tdf
    Info (12023): Found entity 1: altera_syncram_m914 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_m914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_m914" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist4_sync_in_aunroll_x_in_c0_eni5_4_6_mem_dmem|altera_syncram_m914:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nmb4.tdf
    Info (12023): Found entity 1: altsyncram_nmb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_nmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nmb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist4_sync_in_aunroll_x_in_c0_eni5_4_6_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_m914.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni5_3_5_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 616
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni5_3_5_mem_dmem" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 616
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni5_3_5_mem_dmem" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 616
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_j914.tdf
    Info (12023): Found entity 1: altera_syncram_j914 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_j914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_j914" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni5_3_5_mem_dmem|altera_syncram_j914:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmb4.tdf
    Info (12023): Found entity 1: altsyncram_kmb4 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_kmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kmb4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni5_3_5_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_j914.tdf Line: 37
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer1_maxpool2d23" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|i_syncbuf_input_size_sync_buffer1_maxpool2d23:thei_syncbuf_input_size_sync_buffer1_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 686
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer_maxpool2d25" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21:thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|i_syncbuf_input_im_sync_buffer_maxpool2d25:thei_syncbuf_input_im_sync_buffer_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer16_maxpool2d21.vhd Line: 975
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d28" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d28:thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond17_preheader_maxpool2d_A0Znter16_maxpool2d.vhd Line: 147
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d28:thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo:thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zit19_maxpool2d28.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d:thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d28:thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector:thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zit19_maxpool2d28.vhd Line: 133
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer5_maxpool2d17" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_syncbuf_output_size_sync_buffer5_maxpool2d17:thei_syncbuf_output_size_sync_buffer5_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 1822
Info (12128): Elaborating entity "i_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d:thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 2262
Info (12128): Elaborating entity "i_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d:thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|i_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34:thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_cond17_preheader_maxpool2d_A0Znter22_maxpool2d.vhd Line: 115
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d36" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d:thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d36:thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_for_cond17_preheader_maxpool2d_A0Znter22_maxpool2d.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d:thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d36:thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo:thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zit25_maxpool2d36.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|i_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d:thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d36:thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector:thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zit25_maxpool2d36.vhd Line: 133
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 2284
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "154"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a7d1.tdf
    Info (12023): Found entity 1: scfifo_a7d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_a7d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_a7d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a7d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_4aa1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_4aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_4aa1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a7d1:auto_generated|a_dpfifo_4aa1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_a7d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a7d1:auto_generated|a_dpfifo_4aa1:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_4aa1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2_stall_region.vhd Line: 2338
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|acl_fifo:fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "154"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_b7d1.tdf
    Info (12023): Found entity 1: scfifo_b7d1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_b7d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_b7d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b7d1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_5aa1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_5aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_5aa1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|bb_maxpool2d_B2_stall_region:thebb_maxpool2d_B2_stall_region|acl_data_fifo:theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b7d1:auto_generated|a_dpfifo_5aa1:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_b7d1.tdf Line: 38
Info (12128): Elaborating entity "maxpool2d_B2_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2:thebb_maxpool2d_B2|maxpool2d_B2_branch:themaxpool2d_B2_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B2.vhd Line: 412
Info (12128): Elaborating entity "bb_maxpool2d_B2_sr_1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B2_sr_1:thebb_maxpool2d_B2_sr_1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 672
Info (12128): Elaborating entity "loop_limiter_maxpool2d1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|loop_limiter_maxpool2d1:theloop_limiter_maxpool2d1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 707
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|loop_limiter_maxpool2d1:theloop_limiter_maxpool2d1|acl_loop_limiter:thelimiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_maxpool2d1.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "loop_limiter_maxpool2d0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|loop_limiter_maxpool2d0:theloop_limiter_maxpool2d0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 720
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|loop_limiter_maxpool2d0:theloop_limiter_maxpool2d0|acl_loop_limiter:thelimiter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/loop_limiter_maxpool2d0.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (8) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "bb_maxpool2d_B0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 733
Info (12128): Elaborating entity "maxpool2d_B0_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|maxpool2d_B0_merge:themaxpool2d_B0_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0.vhd Line: 121
Info (12128): Elaborating entity "bb_maxpool2d_B0_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0.vhd Line: 134
Info (12128): Elaborating entity "maxpool2d_B0_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|maxpool2d_B0_merge_reg:themaxpool2d_B0_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0_stall_region.vhd Line: 165
Info (12128): Elaborating entity "i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d:thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0_stall_region.vhd Line: 222
Info (12128): Elaborating entity "i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d:thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0:thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer_maxpool2d2" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d:thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0:thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_syncbuf_input_size_sync_buffer_maxpool2d2:thei_syncbuf_input_size_sync_buffer_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd Line: 255
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d:thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4:thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d:thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4:thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo:thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d:thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4:thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector:thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d4.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d:thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0_stall_region.vhd Line: 242
Info (12128): Elaborating entity "i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d:thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5:thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer_maxpool2d7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d:thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5:thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_syncbuf_output_size_sync_buffer_maxpool2d7:thei_syncbuf_output_size_sync_buffer_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5.vhd Line: 255
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d:thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9:thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d:thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9:thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo:thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|bb_maxpool2d_B0_stall_region:thebb_maxpool2d_B0_stall_region|i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d:thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9:thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector:thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d9.vhd Line: 133
Info (12128): Elaborating entity "maxpool2d_B0_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B0:thebb_maxpool2d_B0|maxpool2d_B0_branch:themaxpool2d_B0_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B0.vhd Line: 150
Info (12128): Elaborating entity "bb_maxpool2d_B1_sr_1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1_sr_1:thebb_maxpool2d_B1_sr_1_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 751
Info (12128): Elaborating entity "bb_maxpool2d_B1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 770
Info (12128): Elaborating entity "maxpool2d_B1_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|maxpool2d_B1_merge:themaxpool2d_B1_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1.vhd Line: 178
Info (12128): Elaborating entity "bb_maxpool2d_B1_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|bb_maxpool2d_B1_stall_region:thebb_maxpool2d_B1_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1.vhd Line: 203
Info (12128): Elaborating entity "maxpool2d_B1_merge_reg" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|bb_maxpool2d_B1_stall_region:thebb_maxpool2d_B1_stall_region|maxpool2d_B1_merge_reg:themaxpool2d_B1_merge_reg_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1_stall_region.vhd Line: 295
Info (12128): Elaborating entity "i_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|bb_maxpool2d_B1_stall_region:thebb_maxpool2d_B1_stall_region|i_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d:thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1_stall_region.vhd Line: 758
Info (12128): Elaborating entity "i_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|bb_maxpool2d_B1_stall_region:thebb_maxpool2d_B1_stall_region|i_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d:thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11:thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond12_preheader_lr_ph_maxpA0Znter10_maxpool2d.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer2_maxpool2d13" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|bb_maxpool2d_B1_stall_region:thebb_maxpool2d_B1_stall_region|i_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d:thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|i_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11:thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|i_syncbuf_output_size_sync_buffer2_maxpool2d13:thei_syncbuf_output_size_sync_buffer2_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_cond12_preheader_lr_pA0Zer10_maxpool2d11.vhd Line: 175
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d15" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|bb_maxpool2d_B1_stall_region:thebb_maxpool2d_B1_stall_region|i_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d:thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d15:thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_cond12_preheader_lr_ph_maxpA0Znter10_maxpool2d.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|bb_maxpool2d_B1_stall_region:thebb_maxpool2d_B1_stall_region|i_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d:thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d15:thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo:thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_lA0Zit13_maxpool2d15.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|bb_maxpool2d_B1_stall_region:thebb_maxpool2d_B1_stall_region|i_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d:thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d15:thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|i_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector:thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond12_preheader_lA0Zit13_maxpool2d15.vhd Line: 133
Info (12128): Elaborating entity "maxpool2d_B1_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1:thebb_maxpool2d_B1|maxpool2d_B1_branch:themaxpool2d_B1_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B1.vhd Line: 226
Info (12128): Elaborating entity "bb_maxpool2d_B1_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B1_sr_0:thebb_maxpool2d_B1_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 802
Info (12128): Elaborating entity "bb_maxpool2d_B4" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B4:thebb_maxpool2d_B4" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 821
Info (12128): Elaborating entity "maxpool2d_B4_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B4:thebb_maxpool2d_B4|maxpool2d_B4_branch:themaxpool2d_B4_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B4.vhd Line: 98
Info (12128): Elaborating entity "bb_maxpool2d_B4_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B4:thebb_maxpool2d_B4|bb_maxpool2d_B4_stall_region:thebb_maxpool2d_B4_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B4.vhd Line: 109
Info (12128): Elaborating entity "maxpool2d_B4_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B4:thebb_maxpool2d_B4|maxpool2d_B4_merge:themaxpool2d_B4_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B4.vhd Line: 120
Info (12128): Elaborating entity "bb_maxpool2d_B4_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B4_sr_0:thebb_maxpool2d_B4_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 835
Info (12128): Elaborating entity "bb_maxpool2d_B3_sr_0" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3_sr_0:thebb_maxpool2d_B3_sr_0_aunroll_x" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 847
Info (12128): Elaborating entity "bb_maxpool2d_B3" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3:thebb_maxpool2d_B3" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/maxpool2d_function.vhd Line: 872
Info (12128): Elaborating entity "maxpool2d_B3_merge" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3:thebb_maxpool2d_B3|maxpool2d_B3_merge:themaxpool2d_B3_merge" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3.vhd Line: 205
Info (12128): Elaborating entity "bb_maxpool2d_B3_stall_region" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3:thebb_maxpool2d_B3|bb_maxpool2d_B3_stall_region:thebb_maxpool2d_B3_stall_region" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3.vhd Line: 230
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer4_maxpool2d46" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3:thebb_maxpool2d_B3|bb_maxpool2d_B3_stall_region:thebb_maxpool2d_B3_stall_region|i_syncbuf_output_size_sync_buffer4_maxpool2d46:thei_syncbuf_output_size_sync_buffer4_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3_stall_region.vhd Line: 1352
Info (12128): Elaborating entity "i_syncbuf_output_im_sync_buffer_maxpool2d37" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3:thebb_maxpool2d_B3|bb_maxpool2d_B3_stall_region:thebb_maxpool2d_B3_stall_region|i_syncbuf_output_im_sync_buffer_maxpool2d37:thei_syncbuf_output_im_sync_buffer_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3_stall_region.vhd Line: 1399
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3:thebb_maxpool2d_B3|bb_maxpool2d_B3_stall_region:thebb_maxpool2d_B3_stall_region|acl_valid_fifo_counter:thebubble_out_stall_entry_1_reg" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3_stall_region.vhd Line: 1427
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer3_maxpool2d42" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3:thebb_maxpool2d_B3|bb_maxpool2d_B3_stall_region:thebb_maxpool2d_B3_stall_region|i_syncbuf_output_size_sync_buffer3_maxpool2d42:thei_syncbuf_output_size_sync_buffer3_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3_stall_region.vhd Line: 1524
Info (12128): Elaborating entity "i_store_unnamed_maxpool2d1_maxpool2d40" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3:thebb_maxpool2d_B3|bb_maxpool2d_B3_stall_region:thebb_maxpool2d_B3_stall_region|i_store_unnamed_maxpool2d1_maxpool2d40:thei_store_unnamed_maxpool2d1_maxpool2d" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3_stall_region.vhd Line: 2192
Info (12128): Elaborating entity "maxpool2d_B3_branch" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|maxpool2d_top_wrapper_0:maxpool2d_inst_0|maxpool2d_function_wrapper:kernel|maxpool2d_function:themaxpool2d_function|bb_maxpool2d_B3:thebb_maxpool2d_B3|maxpool2d_B3_branch:themaxpool2d_B3_branch" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_maxpool2d_B3.vhd Line: 268
Info (12128): Elaborating entity "lsu_ic_top" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v Line: 433
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|acl_fanout_pipeline:local_reset_fanout_pipeline" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_top.sv Line: 162
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "lsu_token_ring" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_top.sv Line: 344
Warning (10036): Verilog HDL or VHDL warning at lsu_token_ring.sv(530): object "to_avm_port_num" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 530
Warning (10230): Verilog HDL assignment warning at lsu_token_ring.sv(347): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 347
Warning (10034): Output port "o_id[0]" at lsu_token_ring.sv(51) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 51
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rd_data" into its bus
Info (12128): Elaborating entity "lsu_n_token" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 270
Warning (10036): Verilog HDL or VHDL warning at lsu_n_token.sv(148): object "srst" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 148
Warning (10036): Verilog HDL or VHDL warning at lsu_n_token.sv(149): object "arst" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 149
Warning (10230): Verilog HDL assignment warning at lsu_n_token.sv(232): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 232
Warning (10230): Verilog HDL assignment warning at lsu_n_token.sv(247): truncated value with size 32 to match size of target (4) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 247
Warning (10030): Net "ci_writedata[0][0]" at lsu_n_token.sv(130) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 130
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_burstcount" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_writedata" into its bus
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[0].ic" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 293
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(156): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 156
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(196): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 196
Warning (10034): Output port "o_avm_writedata" at lsu_ic_token.sv(92) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 92
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[0].ic|acl_fanout_pipeline:local_reset_fanout_pipeline" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 125
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[1].ic" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 293
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(156): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 156
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(196): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 196
Warning (10034): Output port "o_avm_writedata" at lsu_ic_token.sv(92) has no driver File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 92
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 303
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 303
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 303
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "30"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "481"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o191.tdf
    Info (12023): Found entity 1: scfifo_o191 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_o191.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o191" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_o191:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_dj61.tdf
    Info (12023): Found entity 1: a_dpfifo_dj61 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_dj61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_dj61" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_o191:auto_generated|a_dpfifo_dj61:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_o191.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5kn1.tdf
    Info (12023): Found entity 1: altsyncram_5kn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_5kn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5kn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_o191:auto_generated|a_dpfifo_dj61:dpfifo|altsyncram_5kn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_dj61.tdf Line: 45
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_o191:auto_generated|a_dpfifo_dj61:dpfifo|cmpr_8l8:almost_full_comparer" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_dj61.tdf Line: 53
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_o191:auto_generated|a_dpfifo_dj61:dpfifo|cmpr_8l8:two_comparison" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_dj61.tdf Line: 54
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_o191:auto_generated|a_dpfifo_dj61:dpfifo|cntr_lgb:rd_ptr_msb" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_dj61.tdf Line: 55
Info (12128): Elaborating entity "cntr_2h7" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_o191:auto_generated|a_dpfifo_dj61:dpfifo|cntr_2h7:usedw_counter" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_dj61.tdf Line: 56
Info (12128): Elaborating entity "cntr_mgb" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_o191:auto_generated|a_dpfifo_dj61:dpfifo|cntr_mgb:wr_ptr" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_dj61.tdf Line: 57
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 373
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 373
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 373
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "318"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "499"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q391.tdf
    Info (12023): Found entity 1: scfifo_q391 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_q391.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q391" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|scfifo_q391:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_6l61.tdf
    Info (12023): Found entity 1: a_dpfifo_6l61 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_6l61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_6l61" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|scfifo_q391:auto_generated|a_dpfifo_6l61:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_q391.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nnn1.tdf
    Info (12023): Found entity 1: altsyncram_nnn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_nnn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nnn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|scfifo_q391:auto_generated|a_dpfifo_6l61:dpfifo|altsyncram_nnn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_6l61.tdf Line: 45
Info (12128): Elaborating entity "lsu_n_token" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 497
Warning (10036): Verilog HDL or VHDL warning at lsu_n_token.sv(148): object "srst" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 148
Warning (10036): Verilog HDL or VHDL warning at lsu_n_token.sv(149): object "arst" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 149
Warning (10230): Verilog HDL assignment warning at lsu_n_token.sv(232): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 232
Warning (10230): Verilog HDL assignment warning at lsu_n_token.sv(247): truncated value with size 32 to match size of target (2) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 247
Warning (10030): Net "ci_writedata[0][0]" at lsu_n_token.sv(130) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 130
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_burstcount" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_writedata" into its bus
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[0].ic" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 293
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(156): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 156
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(196): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 196
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[1].ic" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_n_token.sv Line: 293
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(156): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 156
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(196): truncated value with size 32 to match size of target (1) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_ic_token.sv Line: 196
Info (12128): Elaborating entity "lsu_rd_back" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_token_ring.sv Line: 631
Warning (10858): Verilog HDL warning at lsu_rd_back.sv(109): object port_num used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 109
Warning (10858): Verilog HDL warning at lsu_rd_back.sv(113): object rd_data_en used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 113
Warning (10858): Verilog HDL warning at lsu_rd_back.sv(113): object data_empty used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 113
Warning (10858): Verilog HDL warning at lsu_rd_back.sv(114): object data_out used but never assigned File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 114
Warning (10036): Verilog HDL or VHDL warning at lsu_rd_back.sv(115): object "R_rd_port_num" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 115
Warning (10036): Verilog HDL or VHDL warning at lsu_rd_back.sv(119): object "data_to_ic_en" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 119
Warning (10036): Verilog HDL or VHDL warning at lsu_rd_back.sv(120): object "R_o_avm_burstcnt" assigned a value but never read File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 120
Warning (10230): Verilog HDL assignment warning at lsu_rd_back.sv(160): truncated value with size 32 to match size of target (5) File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 160
Warning (10030): Net "rd_data_en[0]" at lsu_rd_back.sv(113) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 113
Warning (10030): Net "data_empty[0]" at lsu_rd_back.sv(113) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 113
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 294
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 294
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo" with the following parameter: File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_rd_back.sv Line: 294
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "almost_full_value" = "481"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_e091.tdf
    Info (12023): Found entity 1: scfifo_e091 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_e091.tdf Line: 24
Info (12128): Elaborating entity "scfifo_e091" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo|scfifo_e091:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3i61.tdf
    Info (12023): Found entity 1: a_dpfifo_3i61 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_3i61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_3i61" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo|scfifo_e091:auto_generated|a_dpfifo_3i61:dpfifo" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_e091.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhn1.tdf
    Info (12023): Found entity 1: altsyncram_hhn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_hhn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hhn1" for hierarchy "system:the_system|squeezenet_system:squeezenet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo|scfifo_e091:auto_generated|a_dpfifo_3i61:dpfifo|altsyncram_hhn1:FIFOram" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_3i61.tdf Line: 45
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:the_system|system_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 482
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:squeezenet_system_avm_memgmem0_port_0_0_rw_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_mm_interconnect_0.v Line: 105
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_mm_interconnect_0.v Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_5" for hierarchy "system:the_system|system_mm_interconnect_5:mm_interconnect_5" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 507
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:acl_iface_kernel_cra_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_mm_interconnect_5.v Line: 104
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:cra_root_cra_slave_translator" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_mm_interconnect_5.v Line: 168
Info (12128): Elaborating entity "async_counter_30" for hierarchy "async_counter_30:AC30" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 199
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[63]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[62]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[61]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[60]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[59]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[58]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[57]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[56]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[55]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[54]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[53]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[52]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[51]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[50]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[49]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[48]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[47]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[46]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[45]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[44]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[43]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[42]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[41]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[40]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[39]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[38]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[37]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[36]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[35]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[34]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[33]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[32]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[31]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[30]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[29]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[28]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[27]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[26]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[25]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[24]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[23]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[22]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[21]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[20]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[19]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[18]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[17]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[16]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[15]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[14]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[13]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[12]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[11]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[10]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[9]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[8]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[7]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[6]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[5]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[4]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[3]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[2]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[1]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[31]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[30]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[29]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[28]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[27]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[26]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[25]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[24]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[23]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[22]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[21]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[20]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[19]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[18]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[17]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[16]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[15]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[14]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[13]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[12]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[11]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[10]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[9]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[8]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[7]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[6]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[5]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[4]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[3]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[2]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[1]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[31]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[30]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[29]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[28]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[27]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[26]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[25]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[24]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[23]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[22]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[21]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[20]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[19]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[18]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[17]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[16]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[15]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[14]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[13]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[12]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[11]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[10]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[9]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[8]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[7]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[6]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[5]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[4]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[3]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[2]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[1]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[31]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[30]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[29]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[28]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[27]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[26]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[25]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[24]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[23]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[22]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[21]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[20]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[19]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[18]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[17]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[16]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[15]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[14]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[13]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[12]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[11]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[10]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[9]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[8]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[7]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[6]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[5]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[4]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[3]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[2]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[1]" is missing source, defaulting to GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
Info (12206): 2 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12213): Partition "acl_iface_partition" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[32]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1063
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[33]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1095
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[34]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1127
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[35]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1159
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[36]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1191
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[37]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1223
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[38]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1255
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[39]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1287
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[40]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1319
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[41]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1351
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[42]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1383
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[43]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1415
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[44]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1447
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[45]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1479
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[46]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1511
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[47]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1543
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[48]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1575
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[49]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1607
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[50]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1639
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[51]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1671
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[52]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1703
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[53]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1735
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[54]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1767
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[55]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1799
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[56]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1831
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[57]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1863
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[58]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1895
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[59]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1927
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[60]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1959
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[61]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1991
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[62]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2023
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[63]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2055
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[64]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2087
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[65]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2119
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[66]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2151
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[67]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2183
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[68]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2215
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[69]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2247
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[70]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2279
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[71]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2311
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[72]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2343
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[73]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2375
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[74]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2407
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[75]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2439
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[76]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2471
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[77]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2503
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[78]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2535
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[79]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2567
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[80]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2599
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[81]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2631
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[82]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2663
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[83]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2695
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[84]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2727
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[85]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2759
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[86]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2791
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[87]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2823
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[88]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2855
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[89]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2887
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[90]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2919
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[91]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2951
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[92]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2983
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[93]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3015
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[94]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3047
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[95]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3079
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[96]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3111
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[97]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3143
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[98]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3175
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[99]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3207
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[100]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3239
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[101]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3271
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[102]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3303
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[103]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3335
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[104]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3367
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[105]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3399
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[106]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3431
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[107]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3463
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[108]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3495
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[109]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3527
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[110]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3559
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[111]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3591
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[112]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3623
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[113]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3655
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[114]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3687
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[115]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3719
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[116]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3751
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[117]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3783
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[118]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3815
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[119]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3847
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[120]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3879
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[121]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3911
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[122]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3943
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[123]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3975
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[124]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4007
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[125]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4039
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[126]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4071
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[127]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4103
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[128]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4135
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[129]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4167
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[130]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4199
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[131]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4231
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[132]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4263
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[133]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4295
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[134]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4327
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[135]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4359
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[136]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4391
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[137]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4423
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[138]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4455
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[139]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4487
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[140]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4519
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[141]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4551
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[142]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4583
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[143]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4615
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[144]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4647
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[145]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4679
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[146]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4711
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[147]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4743
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[148]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4775
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[149]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4807
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[150]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4839
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[151]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4871
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[152]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4903
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[153]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4935
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[154]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4967
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[155]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4999
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[156]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5031
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[157]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5063
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[158]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5095
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[159]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5127
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[160]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5159
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[161]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5191
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[162]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5223
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[163]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5255
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[164]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5287
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[165]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5319
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[166]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5351
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[167]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5383
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[168]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5415
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[169]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5447
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[170]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5479
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[171]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5511
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[172]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5543
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[173]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5575
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[174]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5607
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[175]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5639
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[176]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5671
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[177]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5703
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[178]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5735
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[179]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5767
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[180]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5799
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[181]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5831
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[182]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5863
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[183]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5895
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[184]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5927
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[185]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5959
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[186]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5991
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[187]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6023
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[188]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6055
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[189]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6087
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[190]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6119
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|maxpool2d_std_ic_partition_wrapper:maxpool2d_std_ic_inst|acl_id_iterator:maxpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[191]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6151
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[64]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2087
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[65]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2119
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[66]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2151
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[67]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2183
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[68]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2215
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[69]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2247
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[70]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2279
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[71]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2311
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[72]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2343
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[73]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2375
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[74]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2407
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[75]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2439
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[76]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2471
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[77]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2503
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[78]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2535
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[79]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2567
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[80]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2599
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[81]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2631
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[82]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2663
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[83]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2695
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[84]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2727
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[85]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2759
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[86]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2791
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[87]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2823
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[88]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2855
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[89]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2887
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[90]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2919
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[91]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2951
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[92]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2983
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[93]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3015
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[94]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3047
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[95]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3079
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[96]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3111
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[97]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3143
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[98]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3175
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[99]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3207
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[100]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3239
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[101]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3271
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[102]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3303
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[103]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3335
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[104]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3367
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[105]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3399
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[106]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3431
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[107]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3463
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[108]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3495
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[109]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3527
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[110]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3559
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[111]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3591
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[112]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3623
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[113]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3655
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[114]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3687
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[115]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3719
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[116]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3751
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[117]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3783
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[118]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3815
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[119]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3847
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[120]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3879
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[121]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3911
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[122]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3943
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[123]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3975
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[124]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4007
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[125]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4039
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[126]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4071
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[127]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4103
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[128]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4135
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[129]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4167
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[130]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4199
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[131]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4231
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[132]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4263
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[133]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4295
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[134]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4327
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[135]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4359
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[136]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4391
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[137]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4423
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[138]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4455
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[139]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4487
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[140]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4519
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[141]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4551
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[142]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4583
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[143]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4615
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[144]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4647
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[145]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4679
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[146]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4711
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[147]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4743
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[148]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4775
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[149]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4807
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[150]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4839
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[151]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4871
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[152]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4903
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[153]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4935
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[154]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4967
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[155]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4999
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[156]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5031
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[157]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5063
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[158]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5095
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[159]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5127
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[160]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5159
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[161]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5191
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[162]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5223
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[163]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5255
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[164]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5287
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[165]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5319
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[166]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5351
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[167]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5383
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[168]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5415
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[169]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5447
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[170]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5479
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[171]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5511
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[172]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5543
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[173]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5575
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[174]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5607
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[175]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5639
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[176]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5671
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[177]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5703
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[178]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5735
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[179]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5767
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[180]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5799
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[181]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5831
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[182]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5863
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[183]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5895
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[184]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5927
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[185]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5959
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[186]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5991
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[187]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6023
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[188]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6055
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[189]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6087
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[190]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6119
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|acl_id_iterator:conv2d3x3_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[191]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6151
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[64]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2087
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[65]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2119
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[66]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2151
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[67]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2183
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[68]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2215
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[69]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2247
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[70]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2279
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[71]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2311
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[72]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2343
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[73]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2375
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[74]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2407
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[75]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2439
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[76]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2471
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[77]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2503
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[78]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2535
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[79]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2567
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[80]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2599
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[81]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2631
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[82]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2663
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[83]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2695
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[84]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2727
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[85]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2759
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[86]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2791
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[87]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2823
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[88]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2855
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[89]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2887
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[90]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2919
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[91]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2951
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[92]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2983
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[93]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3015
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[94]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3047
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[95]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3079
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[96]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3111
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[97]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3143
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[98]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3175
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[99]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3207
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[100]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3239
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[101]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3271
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[102]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3303
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[103]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3335
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[104]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3367
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[105]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3399
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[106]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3431
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[107]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3463
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[108]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3495
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[109]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3527
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[110]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3559
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[111]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3591
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[112]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3623
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[113]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3655
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[114]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3687
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[115]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3719
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[116]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3751
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[117]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3783
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[118]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3815
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[119]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3847
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[120]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3879
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[121]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3911
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[122]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3943
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[123]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3975
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[124]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4007
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[125]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4039
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[126]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4071
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[127]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4103
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[128]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4135
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[129]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4167
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[130]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4199
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[131]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4231
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[132]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4263
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[133]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4295
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[134]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4327
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[135]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4359
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[136]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4391
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[137]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4423
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[138]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4455
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[139]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4487
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[140]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4519
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[141]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4551
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[142]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4583
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[143]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4615
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[144]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4647
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[145]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4679
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[146]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4711
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[147]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4743
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[148]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4775
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[149]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4807
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[150]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4839
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[151]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4871
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[152]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4903
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[153]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4935
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[154]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4967
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[155]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4999
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[156]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5031
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[157]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5063
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[158]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5095
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[159]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5127
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[160]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5159
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[161]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5191
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[162]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5223
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[163]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5255
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[164]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5287
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[165]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5319
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[166]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5351
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[167]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5383
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[168]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5415
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[169]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5447
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[170]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5479
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[171]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5511
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[172]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5543
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[173]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5575
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[174]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5607
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[175]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5639
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[176]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5671
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[177]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5703
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[178]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5735
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[179]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5767
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[180]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5799
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[181]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5831
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[182]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5863
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[183]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5895
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[184]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5927
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[185]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5959
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[186]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5991
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[187]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6023
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[188]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6055
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[189]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6087
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[190]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6119
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|acl_id_iterator:conv2d1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[191]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6151
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[32]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1063
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[33]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1095
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[34]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1127
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[35]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1159
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[36]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1191
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[37]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1223
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[38]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1255
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[39]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1287
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[40]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1319
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[41]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1351
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[42]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1383
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[43]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1415
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[44]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1447
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[45]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1479
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[46]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1511
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[47]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1543
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[48]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1575
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[49]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1607
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[50]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1639
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[51]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1671
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[52]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1703
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[53]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1735
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[54]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1767
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[55]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1799
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[56]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1831
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[57]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1863
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[58]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1895
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[59]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1927
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[60]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1959
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[61]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1991
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[62]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2023
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[63]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2055
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[64]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2087
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[65]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2119
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[66]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2151
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[67]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2183
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[68]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2215
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[69]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2247
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[70]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2279
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[71]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2311
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[72]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2343
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[73]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2375
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[74]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2407
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[75]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2439
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[76]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2471
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[77]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2503
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[78]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2535
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[79]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2567
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[80]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2599
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[81]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2631
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[82]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2663
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[83]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2695
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[84]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2727
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[85]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2759
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[86]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2791
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[87]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2823
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[88]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2855
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[89]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2887
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[90]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2919
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[91]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2951
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[92]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 2983
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[93]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3015
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[94]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3047
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[95]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3079
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[96]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3111
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[97]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3143
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[98]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3175
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[99]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3207
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[100]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3239
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[101]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3271
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[102]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3303
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[103]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3335
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[104]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3367
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[105]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3399
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[106]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3431
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[107]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3463
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[108]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3495
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[109]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3527
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[110]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3559
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[111]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3591
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[112]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3623
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[113]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3655
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[114]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3687
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[115]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3719
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[116]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3751
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[117]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3783
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[118]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3815
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[119]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3847
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[120]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3879
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[121]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3911
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[122]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3943
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[123]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 3975
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[124]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4007
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[125]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4039
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[126]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4071
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[127]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4103
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[128]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4135
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[129]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4167
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[130]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4199
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[131]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4231
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[132]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4263
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[133]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4295
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[134]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4327
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[135]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4359
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[136]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4391
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[137]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4423
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[138]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4455
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[139]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4487
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[140]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4519
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[141]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4551
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[142]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4583
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[143]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4615
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[144]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4647
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[145]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4679
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[146]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4711
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[147]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4743
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[148]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4775
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[149]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4807
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[150]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4839
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[151]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4871
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[152]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4903
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[153]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4935
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[154]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4967
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[155]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 4999
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[156]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5031
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[157]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5063
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[158]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5095
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[159]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5127
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[160]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5159
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[161]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5191
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[162]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5223
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[163]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5255
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[164]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5287
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[165]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5319
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[166]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5351
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[167]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5383
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[168]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5415
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[169]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5447
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[170]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5479
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[171]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5511
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[172]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5543
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[173]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5575
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[174]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5607
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[175]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5639
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[176]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5671
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[177]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5703
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[178]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5735
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[179]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5767
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[180]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5799
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[181]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5831
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[182]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5863
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[183]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5895
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[184]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5927
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[185]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5959
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[186]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 5991
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[187]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6023
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[188]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6055
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[189]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6087
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[190]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6119
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[191]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 6151
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|gnd" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 426
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[0]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 38
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[1]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 61
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[2]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 84
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[3]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 107
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[4]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 130
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[5]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 153
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[6]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 176
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[7]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 199
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[8]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 222
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[9]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 245
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[10]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 268
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[11]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 291
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[12]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 314
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[13]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 337
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[14]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 360
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[15]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 383
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[16]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 406
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[17]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 429
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[18]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 452
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[19]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 475
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[20]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 498
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[21]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 521
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[22]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 544
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[23]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 567
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[24]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 590
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[25]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 613
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[26]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 636
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[27]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 659
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[28]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 682
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[29]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 705
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[30]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 728
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[31]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lil1.tdf Line: 751
Warning (12241): 314 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 4 processors to synthesize 3 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Oct 01 23:44:06 2023
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top
Info: Using INI file C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/quartus.ini
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Oct 01 23:44:06 2023
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=acl_iface_partition top -c top
Info: Using INI file C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/quartus.ini
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Oct 01 23:44:06 2023
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=system_acl_iface_hps_hps_io_border:border top -c top
Info: Using INI file C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/quartus.ini
Info (281019): Starting Logic Optimization and Technology Mapping for Partition system_acl_iface_hps_hps_io_border:border File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface_hps_hps_io.v Line: 119
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 320
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 320
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (286031): Timing-Driven Synthesis is running on partition "system_acl_iface_hps_hps_io_border:border"
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf
    Info (12023): Found entity 1: altsyncram_00n1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_00n1.tdf Line: 27
Info (21057): Implemented 785 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 57 bidirectional pins
    Info (21061): Implemented 37 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "256"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "256"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5242 megabytes
    Info: Processing ended: Sun Oct 01 23:44:30 2023
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:01:09
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf
    Info (12023): Found entity 1: altsyncram_0aj1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_0aj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "320"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "320"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf
    Info (12023): Found entity 1: altsyncram_g9j1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_g9j1.tdf Line: 27
Info (281019): Starting Logic Optimization and Technology Mapping for Partition acl_iface_partition File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v Line: 251
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[0]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[1]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[2]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[3]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[4]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[5]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[6]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[7]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[8]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[9]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[10]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[11]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[12]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[13]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[14]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[15]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[16]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[17]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[18]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[19]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[20]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[21]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[22]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[23]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[24]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[25]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[26]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[27]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[28]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[29]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[30]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dq[31]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 47
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dqs[0]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 48
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dqs[1]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 48
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dqs[2]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 48
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dqs[3]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 48
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dqs_n[0]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 49
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dqs_n[1]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 49
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dqs_n[2]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 49
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|memory_mem_dqs_n[3]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 49
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_emac1_inst_MDIO~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 59
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_sdio_inst_CMD~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 67
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_sdio_inst_D0~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 68
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_sdio_inst_D1~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 69
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_sdio_inst_D2~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 71
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_sdio_inst_D3~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 72
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_usb1_inst_D0~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 73
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_usb1_inst_D1~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 74
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_usb1_inst_D2~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 75
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_usb1_inst_D3~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 76
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_usb1_inst_D4~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 77
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_usb1_inst_D5~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 78
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_usb1_inst_D6~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 79
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_usb1_inst_D7~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 80
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_i2c1_inst_SDA~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 87
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_i2c1_inst_SCL~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 88
    Warning (13010): Node "system:the_system|system_acl_iface:acl_iface|peripheral_hps_io_gpio_inst_GPIO53~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 90
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "system:the_system|system_acl_iface:acl_iface|kernel_cra_address[0]" is stuck at GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 19
    Warning (13410): Pin "system:the_system|system_acl_iface:acl_iface|kernel_cra_address[1]" is stuck at GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 19
    Warning (13410): Pin "system:the_system|system_acl_iface:acl_iface|kernel_cra_address[2]" is stuck at GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 19
    Warning (13410): Pin "system:the_system|system_acl_iface:acl_iface|kernel_cra_debugaccess" is stuck at GND File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/system_acl_iface.v Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "acl_iface_partition"
Info (17049): 715 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 5073 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 402 input pins
    Info (21059): Implemented 412 output pins
    Info (21060): Implemented 57 bidirectional pins
    Info (21061): Implemented 3514 logic cells
    Info (21064): Implemented 672 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21071): Implemented 1 partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 5174 megabytes
    Info: Processing ended: Sun Oct 01 23:44:39 2023
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:27
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151|lsu_bursting_read:bursting_read|cache_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|cache_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149|lsu_bursting_read:bursting_read|cache_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153|lsu_bursting_read:bursting_read|cache_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|cache_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276007): RAM logic "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151|lsu_bursting_read:bursting_read|cache" is uninferred due to asynchronous read logic File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 110
    Info (276007): RAM logic "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|cache" is uninferred due to asynchronous read logic File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 110
    Info (276007): RAM logic "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149|lsu_bursting_read:bursting_read|cache" is uninferred due to asynchronous read logic File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 110
    Info (276007): RAM logic "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153|lsu_bursting_read:bursting_read|cache" is uninferred due to asynchronous read logic File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 110
    Info (276007): RAM logic "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|cache" is uninferred due to asynchronous read logic File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 110
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[31]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 1031
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[30]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 999
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[29]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 967
        Warning (14320): Synthesized away node "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[28]" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf Line: 935
Info (19000): Inferred 26 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.cache_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.cache_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 15
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 15
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 15
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 15
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 512
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 512
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.cache_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 512
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 512
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|cache_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.cache_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151|lsu_bursting_read:bursting_read|cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149|lsu_bursting_read:bursting_read|cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153|lsu_bursting_read:bursting_read|cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M20K
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Warning (272007): Device family Cyclone V does not have M20K blocks -- using available memory blocks
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|altsyncram:cache_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|altsyncram:cache_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M20K"
Warning (287001): Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_j8m1.tdf Line: 549
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j8m1.tdf
    Info (12023): Found entity 1: altsyncram_j8m1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_j8m1.tdf Line: 27
Warning (272007): Device family Cyclone V does not have M20K blocks -- using available memory blocks
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.cache_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.cache_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "256"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "256"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M20K"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Warning (287001): Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_kpn1.tdf Line: 7989
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpn1.tdf
    Info (12023): Found entity 1: altsyncram_kpn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_kpn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.cache_rtl_1"
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.cache_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "256"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "256"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M20K"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Warning (272007): Device family Cyclone V does not have M20K blocks -- using available memory blocks
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|altsyncram:cache_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|altsyncram:cache_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "15"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M20K"
Warning (287001): Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_h8m1.tdf Line: 518
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h8m1.tdf
    Info (12023): Found entity 1: altsyncram_h8m1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_h8m1.tdf Line: 27
Warning (272007): Device family Cyclone V does not have M20K blocks -- using available memory blocks
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.cache_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.cache_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "512"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "512"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M20K"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Warning (287001): Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_apn1.tdf Line: 15925
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_apn1.tdf
    Info (12023): Found entity 1: altsyncram_apn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_apn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.cache_rtl_1"
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0|conv2d3x3_function_wrapper:kernel|conv2d3x3_function:theconv2d3x3_function|bb_conv2d3x3_B2:thebb_conv2d3x3_B2|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide_wrapper:lsu_wide|lsu_top:lsu_wide|lsu_bursting_read:bursting_non_aligned_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.cache_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "512"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "512"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M20K"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Warning (272007): Device family Cyclone V does not have M20K blocks -- using available memory blocks
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151|lsu_bursting_read:bursting_read|altsyncram:cache_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151|lsu_bursting_read:bursting_read|altsyncram:cache_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M20K"
Warning (287001): Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_h3m1.tdf Line: 611
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h3m1.tdf
    Info (12023): Found entity 1: altsyncram_h3m1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_h3m1.tdf Line: 27
Warning (272007): Device family Cyclone V does not have M20K blocks -- using available memory blocks
Info (12130): Elaborated megafunction instantiation "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0"
Info (12133): Instantiated megafunction "system:the_system|squeezenet_system:squeezenet_system|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0|conv2d1x1_function_wrapper:kernel|conv2d1x1_function:theconv2d1x1_function|bb_conv2d1x1_B2:thebb_conv2d1x1_B2|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "256"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "256"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M20K"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Warning (287001): Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_okn1.tdf Line: 7989
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_okn1.tdf
    Info (12023): Found entity 1: altsyncram_okn1 File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_okn1.tdf Line: 27
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "memory_mem_dq[0]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[1]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[2]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[3]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[4]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[5]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[6]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[7]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[8]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[9]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[10]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[11]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[12]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[13]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[14]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[15]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[16]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[17]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[18]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[19]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[20]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[21]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[22]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[23]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[24]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[25]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[26]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[27]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[28]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[29]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[30]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dq[31]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 87
    Warning (13010): Node "memory_mem_dqs[0]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 88
    Warning (13010): Node "memory_mem_dqs[1]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 88
    Warning (13010): Node "memory_mem_dqs[2]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 88
    Warning (13010): Node "memory_mem_dqs[3]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 88
    Warning (13010): Node "memory_mem_dqs_n[0]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 89
    Warning (13010): Node "memory_mem_dqs_n[1]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 89
    Warning (13010): Node "memory_mem_dqs_n[2]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 89
    Warning (13010): Node "memory_mem_dqs_n[3]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 89
    Warning (13010): Node "emac_mdio~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 94
    Warning (13010): Node "hps_usb1_D0~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 103
    Warning (13010): Node "hps_usb1_D1~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 104
    Warning (13010): Node "hps_usb1_D2~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 105
    Warning (13010): Node "hps_usb1_D3~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 106
    Warning (13010): Node "hps_usb1_D4~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 107
    Warning (13010): Node "hps_usb1_D5~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 108
    Warning (13010): Node "hps_usb1_D6~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 109
    Warning (13010): Node "hps_usb1_D7~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 110
    Warning (13010): Node "sd_cmd~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 116
    Warning (13010): Node "sd_d[0]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 118
    Warning (13010): Node "sd_d[1]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 118
    Warning (13010): Node "sd_d[2]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 118
    Warning (13010): Node "sd_d[3]~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 118
    Warning (13010): Node "led~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 121
    Warning (13010): Node "i2c_sda~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 123
    Warning (13010): Node "i2c_scl~synth" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v Line: 122
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12023 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem|altera_syncram_9v64:auto_generated|altsyncram_lte4:altsyncram1|ALTSYNCRAM" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lte4.tdf Line: 32
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem|altera_syncram_6v64:auto_generated|altsyncram_ite4:altsyncram1|ALTSYNCRAM" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ite4.tdf Line: 32
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem|altera_syncram_8v64:auto_generated|altsyncram_kte4:altsyncram1|ALTSYNCRAM" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_kte4.tdf Line: 32
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem|altera_syncram_pt64:auto_generated|altsyncram_5se4:altsyncram1|ALTSYNCRAM" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_5se4.tdf Line: 32
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|avgpool2d_top_wrapper_0:avgpool2d_inst_0|avgpool2d_function_wrapper:kernel|avgpool2d_function:theavgpool2d_function|bb_avgpool2d_B2:thebb_avgpool2d_B2|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem|altera_syncram_cv64:auto_generated|altsyncram_ote4:altsyncram1|ALTSYNCRAM" File: C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ote4.tdf Line: 32
Info (21057): Implemented 108670 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 57 bidirectional pins
    Info (21061): Implemented 95137 logic cells
    Info (21064): Implemented 13352 RAM segments
    Info (21062): Implemented 65 DSP elements
    Info (21071): Implemented 1 partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 6236 megabytes
    Info: Processing ended: Sun Oct 01 23:47:19 2023
    Info: Elapsed time: 00:03:13
    Info: Total CPU time (on all processors): 00:04:07
Info (281038): Finished parallel synthesis of all partitions
Info (144001): Generated suppressed messages file C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1247 warnings
    Info: Peak virtual memory: 6809 megabytes
    Info: Processing ended: Sun Oct 01 23:50:29 2023
    Info: Elapsed time: 00:12:44
    Info: Total CPU time (on all processors): 00:13:51
Info: *******************************************************************
Info: Running Quartus Prime Compiler Database Interface
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Oct 01 23:50:31 2023
Info: Command: quartus_cdb -t scripts/post_module.tcl quartus_map top top
Info: Quartus(args): quartus_map top top
Info: Using INI file C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/quartus.ini
Info: Running post_module.tcl script
Info: Running QXP import on project top
Info: *******************************************************************
Info: Running Quartus Prime Compiler Database Interface
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Oct 01 23:50:35 2023
Info: Command: quartus_cdb top -c top --incremental_compilation_import=on
Info: Using INI file C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/quartus.ini
Error (138040): The import file "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/top_tmp_qic_import/top.cmp.qxp_info" created by Quartus Prime software module Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition cannot be used because it is incompatible with the current version of the Quartus Prime software
Error: Quartus Prime Compiler Database Interface was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 5031 megabytes
    Error: Processing ended: Sun Oct 01 23:50:40 2023
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:05
Error (23035): Tcl error: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

    while executing
"execute_flow -incremental_compilation_import"
    invoked from within
"if [string match "quartus_map" $module] {
  if { ![file exists acl_iface_partition.qxp] }  {
    post_message "Skipping import since acl_iface_partiti..."
    (file "scripts/post_module.tcl" line 27)
Error (23031): Evaluation of Tcl script scripts/post_module.tcl unsuccessful
Error: Quartus Prime Compiler Database Interface was unsuccessful. 8 errors, 0 warnings
    Error: Peak virtual memory: 4679 megabytes
    Error: Processing ended: Sun Oct 01 23:50:40 2023
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:09
Error (293001): Quartus Prime Full Compilation was unsuccessful. 10 errors, 1247 warnings
Error: Flow compile (for project C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top) was not successful
Error: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

Error (23031): Evaluation of Tcl script c:/intelfpga/18.0/quartus/common/tcl/internal/qsh_flow.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 17 errors, 1247 warnings
    Error: Peak virtual memory: 4648 megabytes
    Error: Processing ended: Sun Oct 01 23:50:45 2023
    Error: Elapsed time: 00:13:04
    Error: Total CPU time (on all processors): 00:00:05
