# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"adder_4bits_tb_time_impl.v" \
"../../../../../Add_32bit.srcs/sources_1/new/Add_4bit.v" \
"../../../../../../lab8/lab8/src/adder_4bits_tb.v" \

# Do not sort compile order
nosort
