Reading OpenROAD database at '/home/kelvin/FABulous_fork.worktrees/gds-flow/demo/Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-54-43/50-odb-cellfrequencytables/LUT4AB.odb'…
Reading library file at '/home/kelvin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/381vlqh72qv21j2s2ssfql1j0vg3f44v-FABulous-env/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO] Setting RC values…
[INFO] Using voltage extracted from lib (1.8000000000V) for power nets and 0V for ground nets…
%OL_CREATE_REPORT irdrop.rpt
[INFO PSM-0040] All shapes on net VPWR are connected.
########## IR report #################
Net              : VPWR
Corner           : nom_tt_025C_1v80
Supply voltage   : 1.80e+00 V
Worstcase voltage: 1.80e+00 V
Average voltage  : 1.80e+00 V
Average IR drop  : 3.06e-05 V
Worstcase IR drop: 4.73e-04 V
Percentage drop  : 0.03 %
######################################
[INFO PSM-0040] All shapes on net VGND are connected.
########## IR report #################
Net              : VGND
Corner           : nom_tt_025C_1v80
Supply voltage   : 0.00e+00 V
Worstcase voltage: 4.09e-04 V
Average voltage  : 3.06e-05 V
Average IR drop  : 3.06e-05 V
Worstcase IR drop: 4.09e-04 V
Percentage drop  : 0.02 %
######################################
%OL_END_REPORT
