Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Feb 24 16:43:43 2022
| Host         : DESKTOP-VUMQ4FB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.243        0.000                      0                   78        0.194        0.000                      0                   78        3.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.243        0.000                      0                   78        0.194        0.000                      0                   78        3.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.658ns (39.800%)  route 2.508ns (60.200%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.943    10.292    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y119       FDRE                                         r  inst_prescale/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.849    13.614    inst_prescale/clk
    SLICE_X112Y119       FDRE                                         r  inst_prescale/counter_reg[28]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y119       FDRE (Setup_fdre_C_R)       -0.524    13.535    inst_prescale/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.658ns (39.800%)  route 2.508ns (60.200%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.943    10.292    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y119       FDRE                                         r  inst_prescale/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.849    13.614    inst_prescale/clk
    SLICE_X112Y119       FDRE                                         r  inst_prescale/counter_reg[29]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y119       FDRE (Setup_fdre_C_R)       -0.524    13.535    inst_prescale/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.658ns (39.800%)  route 2.508ns (60.200%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.943    10.292    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y119       FDRE                                         r  inst_prescale/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.849    13.614    inst_prescale/clk
    SLICE_X112Y119       FDRE                                         r  inst_prescale/counter_reg[30]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y119       FDRE (Setup_fdre_C_R)       -0.524    13.535    inst_prescale/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.658ns (39.800%)  route 2.508ns (60.200%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.943    10.292    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y119       FDRE                                         r  inst_prescale/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.849    13.614    inst_prescale/clk
    SLICE_X112Y119       FDRE                                         r  inst_prescale/counter_reg[31]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y119       FDRE (Setup_fdre_C_R)       -0.524    13.535    inst_prescale/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.658ns (41.168%)  route 2.369ns (58.832%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.804    10.154    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.850    13.615    inst_prescale/clk
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[24]/C
                         clock pessimism              0.481    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X112Y118       FDRE (Setup_fdre_C_R)       -0.524    13.536    inst_prescale/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.658ns (41.168%)  route 2.369ns (58.832%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.804    10.154    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.850    13.615    inst_prescale/clk
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[25]/C
                         clock pessimism              0.481    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X112Y118       FDRE (Setup_fdre_C_R)       -0.524    13.536    inst_prescale/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.658ns (41.168%)  route 2.369ns (58.832%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.804    10.154    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.850    13.615    inst_prescale/clk
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[26]/C
                         clock pessimism              0.481    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X112Y118       FDRE (Setup_fdre_C_R)       -0.524    13.536    inst_prescale/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.658ns (41.168%)  route 2.369ns (58.832%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.804    10.154    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.850    13.615    inst_prescale/clk
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[27]/C
                         clock pessimism              0.481    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X112Y118       FDRE (Setup_fdre_C_R)       -0.524    13.536    inst_prescale/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.658ns (41.147%)  route 2.371ns (58.853%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.807    10.156    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y115       FDRE                                         r  inst_prescale/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.854    13.619    inst_prescale/clk
    SLICE_X112Y115       FDRE                                         r  inst_prescale/counter_reg[12]/C
                         clock pessimism              0.481    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X112Y115       FDRE (Setup_fdre_C_R)       -0.524    13.540    inst_prescale/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 inst_prescale/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.658ns (41.147%)  route 2.371ns (58.853%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          2.053     6.127    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  inst_prescale/counter_reg[3]/Q
                         net (fo=3, routed)           0.810     7.454    inst_prescale/counter_reg[3]
    SLICE_X113Y113       LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  inst_prescale/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.578    inst_prescale/counter0_carry_i_6_n_0
    SLICE_X113Y113       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.128 r  inst_prescale/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.128    inst_prescale/counter0_carry_n_0
    SLICE_X113Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  inst_prescale/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    inst_prescale/counter0_carry__0_n_0
    SLICE_X113Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  inst_prescale/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_prescale/counter0_carry__1_n_0
    SLICE_X113Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_prescale/counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.755     9.226    inst_prescale/counter0_carry__2_n_0
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.124     9.350 r  inst_prescale/counter[0]_i_1/O
                         net (fo=32, routed)          0.807    10.156    inst_prescale/counter[0]_i_1_n_0
    SLICE_X112Y115       FDRE                                         r  inst_prescale/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.854    13.619    inst_prescale/clk
    SLICE_X112Y115       FDRE                                         r  inst_prescale/counter_reg[13]/C
                         clock pessimism              0.481    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X112Y115       FDRE (Setup_fdre_C_R)       -0.524    13.540    inst_prescale/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inst_RGB/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_RGB/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.713     1.800    inst_RGB/CLK
    SLICE_X110Y116       FDRE                                         r  inst_RGB/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  inst_RGB/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.124     2.064    inst_RGB/FSM_onehot_state_reg_n_0_[3]
    SLICE_X110Y116       FDRE                                         r  inst_RGB/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.987     2.329    inst_RGB/CLK
    SLICE_X110Y116       FDRE                                         r  inst_RGB/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X110Y116       FDRE (Hold_fdre_C_D)         0.071     1.871    inst_RGB/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 inst_RGB/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_RGB/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.256%)  route 0.134ns (48.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.713     1.800    inst_RGB/CLK
    SLICE_X110Y116       FDRE                                         r  inst_RGB/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  inst_RGB/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.134     2.075    inst_RGB/FSM_onehot_state_reg_n_0_[2]
    SLICE_X110Y116       FDRE                                         r  inst_RGB/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.987     2.329    inst_RGB/CLK
    SLICE_X110Y116       FDRE                                         r  inst_RGB/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X110Y116       FDRE (Hold_fdre_C_D)         0.047     1.847    inst_RGB/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_RGB/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_RGB/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.509%)  route 0.131ns (50.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.713     1.800    inst_RGB/CLK
    SLICE_X110Y116       FDRE                                         r  inst_RGB/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.128     1.928 r  inst_RGB/FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           0.131     2.058    inst_RGB/FSM_onehot_state_reg_n_0_[5]
    SLICE_X110Y116       FDRE                                         r  inst_RGB/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.987     2.329    inst_RGB/CLK
    SLICE_X110Y116       FDRE                                         r  inst_RGB/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X110Y116       FDRE (Hold_fdre_C_D)         0.025     1.825    inst_RGB/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_prescale/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.714     1.801    inst_prescale/clk
    SLICE_X112Y113       FDRE                                         r  inst_prescale/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  inst_prescale/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     2.090    inst_prescale/counter_reg[6]
    SLICE_X112Y113       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.200 r  inst_prescale/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    inst_prescale/counter_reg[4]_i_1_n_5
    SLICE_X112Y113       FDRE                                         r  inst_prescale/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.989     2.331    inst_prescale/clk
    SLICE_X112Y113       FDRE                                         r  inst_prescale/counter_reg[6]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X112Y113       FDRE (Hold_fdre_C_D)         0.134     1.935    inst_prescale/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_prescale/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.714     1.801    inst_prescale/clk
    SLICE_X112Y114       FDRE                                         r  inst_prescale/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  inst_prescale/counter_reg[10]/Q
                         net (fo=3, routed)           0.126     2.090    inst_prescale/counter_reg[10]
    SLICE_X112Y114       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.200 r  inst_prescale/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    inst_prescale/counter_reg[8]_i_1_n_5
    SLICE_X112Y114       FDRE                                         r  inst_prescale/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.989     2.331    inst_prescale/clk
    SLICE_X112Y114       FDRE                                         r  inst_prescale/counter_reg[10]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X112Y114       FDRE (Hold_fdre_C_D)         0.134     1.935    inst_prescale/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_prescale/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.714     1.801    inst_prescale/clk
    SLICE_X112Y115       FDRE                                         r  inst_prescale/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  inst_prescale/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     2.091    inst_prescale/counter_reg[14]
    SLICE_X112Y115       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.201 r  inst_prescale/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.201    inst_prescale/counter_reg[12]_i_1_n_5
    SLICE_X112Y115       FDRE                                         r  inst_prescale/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.988     2.330    inst_prescale/clk
    SLICE_X112Y115       FDRE                                         r  inst_prescale/counter_reg[14]/C
                         clock pessimism             -0.530     1.801    
    SLICE_X112Y115       FDRE (Hold_fdre_C_D)         0.134     1.935    inst_prescale/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_prescale/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.715     1.802    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.164     1.966 r  inst_prescale/counter_reg[2]/Q
                         net (fo=3, routed)           0.127     2.092    inst_prescale/counter_reg[2]
    SLICE_X112Y112       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.202 r  inst_prescale/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.202    inst_prescale/counter_reg[0]_i_2_n_5
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.990     2.332    inst_prescale/clk
    SLICE_X112Y112       FDRE                                         r  inst_prescale/counter_reg[2]/C
                         clock pessimism             -0.531     1.802    
    SLICE_X112Y112       FDRE (Hold_fdre_C_D)         0.134     1.936    inst_prescale/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_prescale/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.713     1.800    inst_prescale/clk
    SLICE_X112Y116       FDRE                                         r  inst_prescale/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164     1.964 r  inst_prescale/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     2.090    inst_prescale/counter_reg[18]
    SLICE_X112Y116       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.200 r  inst_prescale/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    inst_prescale/counter_reg[16]_i_1_n_5
    SLICE_X112Y116       FDRE                                         r  inst_prescale/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.987     2.329    inst_prescale/clk
    SLICE_X112Y116       FDRE                                         r  inst_prescale/counter_reg[18]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.134     1.934    inst_prescale/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_prescale/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.711     1.798    inst_prescale/clk
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164     1.962 r  inst_prescale/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     2.088    inst_prescale/counter_reg[26]
    SLICE_X112Y118       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.198 r  inst_prescale/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.198    inst_prescale/counter_reg[24]_i_1_n_5
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.985     2.327    inst_prescale/clk
    SLICE_X112Y118       FDRE                                         r  inst_prescale/counter_reg[26]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X112Y118       FDRE (Hold_fdre_C_D)         0.134     1.932    inst_prescale/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_prescale/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_prescale/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.712     1.799    inst_prescale/clk
    SLICE_X112Y117       FDRE                                         r  inst_prescale/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164     1.963 r  inst_prescale/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     2.089    inst_prescale/counter_reg[22]
    SLICE_X112Y117       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.199 r  inst_prescale/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.199    inst_prescale/counter_reg[20]_i_1_n_5
    SLICE_X112Y117       FDRE                                         r  inst_prescale/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.986     2.328    inst_prescale/clk
    SLICE_X112Y117       FDRE                                         r  inst_prescale/counter_reg[22]/C
                         clock pessimism             -0.530     1.799    
    SLICE_X112Y117       FDRE (Hold_fdre_C_D)         0.134     1.933    inst_prescale/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y112  inst_prescale/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y114  inst_prescale/counter_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y116  inst_RGB/FSM_onehot_state_reg[4]/C



