Analysis & Synthesis report for SMALL_V14
Tue May 22 20:45:37 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |SMALL_V14|motorcontrol_db:inst21|controlstate:inst5|state
 11. State Machine - |SMALL_V14|motorcontrol:inst5|controlstate:inst5|state
 12. State Machine - |SMALL_V14|motorcontrol:inst4|controlstate:inst5|state
 13. State Machine - |SMALL_V14|motorcontrol:inst3|controlstate:inst5|state
 14. State Machine - |SMALL_V14|motorcontrol:inst2|controlstate:inst5|state
 15. State Machine - |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_next
 16. State Machine - |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_state
 17. State Machine - |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_next
 18. State Machine - |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_state
 19. State Machine - |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated
 27. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated
 28. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated
 29. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated
 30. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated
 31. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_1hf1:auto_generated
 32. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_jcf1:auto_generated
 33. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated
 34. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 35. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 36. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated
 37. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
 38. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
 39. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 40. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 41. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
 42. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 43. Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 44. Source assignments for SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated
 45. Source assignments for SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0
 46. Source assignments for SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 47. Source assignments for SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 48. Source assignments for SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 49. Source assignments for SMALL14_CPU:inst1|sdram_0:the_sdram_0
 50. Source assignments for SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch
 51. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 52. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 53. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_03t3:auto_generated
 54. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 55. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 56. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 57. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 58. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 59. Source assignments for sld_hub:auto_hub
 60. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 61. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
 62. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
 64. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
 65. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
 66. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
 67. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 68. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 70. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
 72. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
 74. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
 76. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
 78. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
 79. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 80. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 82. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 84. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 85. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 86. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 87. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 88. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom
 89. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 90. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 91. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 92. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|shoot_timer_chip:the_shoot_timer_chip|shoot_timer:shoot_timer_chip
 93. Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot
 94. Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component
 95. Parameter Settings for User Entity Instance: testhull:inst12|Timer_hull:inst2
 96. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 97. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 98. Parameter Settings for Inferred Entity Instance: motorcontrol:inst2|code_mt:inst8|lpm_divide:Div0
 99. Parameter Settings for Inferred Entity Instance: motorcontrol:inst2|code_mt:inst8|lpm_mult:Mult1
100. Parameter Settings for Inferred Entity Instance: motorcontrol:inst5|code_mt:inst8|lpm_divide:Div0
101. Parameter Settings for Inferred Entity Instance: motorcontrol:inst5|code_mt:inst8|lpm_mult:Mult1
102. Parameter Settings for Inferred Entity Instance: motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult1
103. Parameter Settings for Inferred Entity Instance: motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult0
104. Parameter Settings for Inferred Entity Instance: motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult1
105. Parameter Settings for Inferred Entity Instance: motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult0
106. Parameter Settings for Inferred Entity Instance: motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult1
107. Parameter Settings for Inferred Entity Instance: motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult0
108. Parameter Settings for Inferred Entity Instance: motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult1
109. Parameter Settings for Inferred Entity Instance: motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult0
110. Parameter Settings for Inferred Entity Instance: motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult1
111. Parameter Settings for Inferred Entity Instance: motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult0
112. Parameter Settings for Inferred Entity Instance: motorcontrol:inst3|code_mt:inst8|lpm_divide:Div0
113. Parameter Settings for Inferred Entity Instance: motorcontrol:inst3|code_mt:inst8|lpm_mult:Mult1
114. Parameter Settings for Inferred Entity Instance: motorcontrol:inst4|code_mt:inst8|lpm_divide:Div0
115. Parameter Settings for Inferred Entity Instance: motorcontrol:inst4|code_mt:inst8|lpm_mult:Mult1
116. Parameter Settings for Inferred Entity Instance: motorcontrol_db:inst21|code_mt_db:inst33|lpm_divide:Div0
117. Parameter Settings for Inferred Entity Instance: motorcontrol_db:inst21|code_mt_db:inst33|lpm_mult:Mult1
118. altsyncram Parameter Settings by Entity Instance
119. altmult_add Parameter Settings by Entity Instance
120. lpm_mult Parameter Settings by Entity Instance
121. scfifo Parameter Settings by Entity Instance
122. altpll Parameter Settings by Entity Instance
123. Port Connectivity Checks: "SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch"
124. Port Connectivity Checks: "SMALL14_CPU:inst1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
125. Port Connectivity Checks: "SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
126. Port Connectivity Checks: "SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
127. Port Connectivity Checks: "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
128. Port Connectivity Checks: "SMALL14_CPU:inst1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
129. Port Connectivity Checks: "SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"
130. SignalTap II Logic Analyzer Settings
131. Connections to In-System Debugging Instance "auto_signaltap_0"
132. Analysis & Synthesis Messages
133. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 22 20:45:37 2018    ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; SMALL_V14                                ;
; Top-level Entity Name              ; SMALL_V14                                ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 23,068                                   ;
;     Total combinational functions  ; 17,747                                   ;
;     Dedicated logic registers      ; 10,640                                   ;
; Total registers                    ; 10640                                    ;
; Total pins                         ; 131                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 245,408                                  ;
; Embedded Multiplier 9-bit elements ; 80                                       ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25Q240C8       ;                    ;
; Top-level entity name                                                      ; SMALL_V14          ; SMALL_V14          ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+-----------------------------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                              ;
+-----------------------------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------+
; adgetnew2_0.v                                       ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2_0.v                            ;
; PWM_2.v                                             ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/PWM_2.v                                  ;
; motor_1.v                                           ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/motor_1.v                                ;
; PWM_2_infra_pwm.v                                   ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/PWM_2_infra_pwm.v                        ;
; shoot_timer.v                                       ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer.v                            ;
; shoot_timer_shoot.v                                 ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer_shoot.v                      ;
; motor_0.v                                           ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/motor_0.v                                ;
; motor.v                                             ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/motor.v                                  ;
; shoot_timer_chip.v                                  ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/shoot_timer_chip.v                       ;
; adgetnew2.v                                         ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/adgetnew2.v                              ;
; motor_4.v                                           ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/motor_4.v                                ;
; motor_2.v                                           ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/motor_2.v                                ;
; motor_3.v                                           ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/motor_3.v                                ;
; SMALL_V14.bdf                                       ; yes             ; User Block Diagram/Schematic File        ; C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.bdf                            ;
; judgeSet.v                                          ; yes             ; User Verilog HDL File                    ; C:/RoboCup_2018/SMALL_V18_Canada/judgeSet.v                               ;
; small14_cpu.v                                       ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/small14_cpu.v                            ;
; cpu_0.v                                             ; yes             ; Encrypted Altera IP File                 ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0.v                                  ;
; cpu_0_test_bench.v                                  ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_test_bench.v                       ;
; altsyncram.tdf                                      ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_lcd1.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_lcd1.tdf                   ;
; db/altsyncram_k5g1.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_k5g1.tdf                   ;
; cpu_0_ic_tag_ram.mif                                ; yes             ; Auto-Found Memory Initialization File    ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_ic_tag_ram.mif                     ;
; db/altsyncram_hsf1.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_hsf1.tdf                   ;
; cpu_0_bht_ram.mif                                   ; yes             ; Auto-Found Memory Initialization File    ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_bht_ram.mif                        ;
; db/altsyncram_haf1.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_haf1.tdf                   ;
; cpu_0_rf_ram_a.mif                                  ; yes             ; Auto-Found Memory Initialization File    ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_rf_ram_a.mif                       ;
; db/altsyncram_iaf1.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_iaf1.tdf                   ;
; cpu_0_rf_ram_b.mif                                  ; yes             ; Auto-Found Memory Initialization File    ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_rf_ram_b.mif                       ;
; db/altsyncram_1hf1.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_1hf1.tdf                   ;
; cpu_0_dc_tag_ram.mif                                ; yes             ; Auto-Found Memory Initialization File    ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_dc_tag_ram.mif                     ;
; db/altsyncram_jcf1.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_jcf1.tdf                   ;
; db/altsyncram_i2d1.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_i2d1.tdf                   ;
; cpu_0_mult_cell.v                                   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_mult_cell.v                        ;
; altmult_add.tdf                                     ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/altmult_add.tdf              ;
; db/mult_add_dfr2.tdf                                ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/mult_add_dfr2.tdf                     ;
; db/ded_mult_br81.tdf                                ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/ded_mult_br81.tdf                     ;
; db/dffpipe_93c.tdf                                  ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/dffpipe_93c.tdf                       ;
; db/mult_add_ffr2.tdf                                ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/mult_add_ffr2.tdf                     ;
; db/altsyncram_l872.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_l872.tdf                   ;
; cpu_0_ociram_default_contents.mif                   ; yes             ; Auto-Found Memory Initialization File    ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_ociram_default_contents.mif        ;
; cpu_0_oci_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_oci_test_bench.v                   ;
; db/altsyncram_n802.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_n802.tdf                   ;
; cpu_0_jtag_debug_module_wrapper.v                   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_wrapper.v        ;
; cpu_0_jtag_debug_module_tck.v                       ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_tck.v            ;
; altera_std_synchronizer.v                           ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/altera_std_synchronizer.v    ;
; cpu_0_jtag_debug_module_sysclk.v                    ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/cpu_0_jtag_debug_module_sysclk.v         ;
; sld_virtual_jtag_basic.v                            ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v     ;
; epcs_flash_controller_0.v                           ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0.v                ;
; db/altsyncram_tj41.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_tj41.tdf                   ;
; epcs_flash_controller_0_boot_rom.hex                ; yes             ; Auto-Found Memory Initialization File    ; C:/RoboCup_2018/SMALL_V18_Canada/epcs_flash_controller_0_boot_rom.hex     ;
; jtag_uart_0.v                                       ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/jtag_uart_0.v                            ;
; scfifo.tdf                                          ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf                   ;
; db/scfifo_aq21.tdf                                  ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/scfifo_aq21.tdf                       ;
; db/a_dpfifo_h031.tdf                                ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/a_dpfifo_h031.tdf                     ;
; db/a_fefifo_7cf.tdf                                 ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/a_fefifo_7cf.tdf                      ;
; db/cntr_4n7.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_4n7.tdf                          ;
; db/dpram_ek21.tdf                                   ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/dpram_ek21.tdf                        ;
; db/altsyncram_i0m1.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_i0m1.tdf                   ;
; db/cntr_omb.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_omb.tdf                          ;
; alt_jtag_atlantic.v                                 ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v          ;
; pio_buzzer.v                                        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_buzzer.v                             ;
; pio_hull_fault1.v                                   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_hull_fault1.v                        ;
; pio_hull_fault2.v                                   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_hull_fault2.v                        ;
; pio_hull_fault3.v                                   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_hull_fault3.v                        ;
; pio_hull_fault4.v                                   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_hull_fault4.v                        ;
; pio_infra.v                                         ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_infra.v                              ;
; pio_led.v                                           ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_led.v                                ;
; pio_nf2401_in.v                                     ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_nf2401_in.v                          ;
; pio_nf2401_inout.v                                  ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_nf2401_inout.v                       ;
; pio_nf2401_out.v                                    ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_nf2401_out.v                         ;
; pio_reset_9557.v                                    ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_reset_9557.v                         ;
; pio_scl_24.v                                        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_scl_24.v                             ;
; pio_scl_9557.v                                      ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_scl_9557.v                           ;
; pio_sda_24.v                                        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_sda_24.v                             ;
; pio_sda_9557.v                                      ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_sda_9557.v                           ;
; pio_shoot_off.v                                     ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_shoot_off.v                          ;
; sdram_0.v                                           ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/sdram_0.v                                ;
; sysid.v                                             ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/sysid.v                                  ;
; timer_0.v                                           ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/timer_0.v                                ;
; timer_watchdog.v                                    ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/timer_watchdog.v                         ;
; altpll0.v                                           ; yes             ; Auto-Found Wizard-Generated File         ; C:/RoboCup_2018/SMALL_V18_Canada/altpll0.v                                ;
; altpll.tdf                                          ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                   ;
; db/altpll_nfa2.tdf                                  ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_nfa2.tdf                       ;
; motorcontrol.bdf                                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol.bdf                         ;
; 33035.bdf                                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/RoboCup_2018/SMALL_V18_Canada/33035.bdf                                ;
; pwm_counter.v                                       ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter.v                            ;
; i2t.v                                               ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/i2t.v                                    ;
; one_bit_filter.v                                    ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/one_bit_filter.v                         ;
; mc33035_ver_62.v                                    ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/mc33035_ver_62.v                         ;
; hull_check.v                                        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/hull_check.v                             ;
; hallfilter.v                                        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/hallfilter.v                             ;
; openorcloseloop.v                                   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/openorcloseloop.v                        ;
; dataprocess.v                                       ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/dataprocess.v                            ;
; controlstate.v                                      ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/controlstate.v                           ;
; timer_ver.v                                         ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/timer_ver.v                              ;
; switchdata.v                                        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/switchdata.v                             ;
; meanfilter.v                                        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/meanfilter.v                             ;
; code_mt.v                                           ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/code_mt.v                                ;
; code.v                                              ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/code.v                                   ;
; add_ver.v                                           ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/add_ver.v                                ;
; delta_limit.v                                       ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/delta_limit.v                            ;
; pi_ver.v                                            ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pi_ver.v                                 ;
; code_hold.v                                         ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/code_hold.v                              ;
; judgeporn.v                                         ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/judgeporn.v                              ;
; infra_filter.v                                      ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/infra_filter.v                           ;
; testhull.bdf                                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/RoboCup_2018/SMALL_V18_Canada/testhull.bdf                             ;
; timer_hull.v                                        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/timer_hull.v                             ;
; dir_3.v                                             ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/dir_3.v                                  ;
; hulltimer.v                                         ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/hulltimer.v                              ;
; motorcontrol_db.bdf                                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/RoboCup_2018/SMALL_V18_Canada/motorcontrol_db.bdf                      ;
; 33035_db2.bdf                                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/RoboCup_2018/SMALL_V18_Canada/33035_db2.bdf                            ;
; pwm_counter_db2.v                                   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pwm_counter_db2.v                        ;
; dataprocess_db.v                                    ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/dataprocess_db.v                         ;
; timer_ver_db.v                                      ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/timer_ver_db.v                           ;
; code_mt_db.v                                        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/code_mt_db.v                             ;
; code_db.v                                           ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/code_db.v                                ;
; pi_ver_db.v                                         ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pi_ver_db.v                              ;
; sld_signaltap.vhd                                   ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                 ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                    ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; sld_mbpmg.vhd                                       ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                        ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                              ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_03t3.tdf                              ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altsyncram_03t3.tdf                   ;
; altdpram.tdf                                        ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf                 ;
; lpm_mux.tdf                                         ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; db/mux_grc.tdf                                      ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/mux_grc.tdf                           ;
; lpm_decode.tdf                                      ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; db/decode_4uf.tdf                                   ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/decode_4uf.tdf                        ;
; lpm_counter.tdf                                     ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; db/cntr_1hi.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_1hi.tdf                          ;
; db/cmpr_lfc.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/cmpr_lfc.tdf                          ;
; db/cntr_v7j.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_v7j.tdf                          ;
; db/cntr_3fi.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_3fi.tdf                          ;
; db/cmpr_ifc.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/cmpr_ifc.tdf                          ;
; db/cntr_p1j.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/cntr_p1j.tdf                          ;
; db/cmpr_efc.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/cmpr_efc.tdf                          ;
; sld_rom_sr.vhd                                      ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                         ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; lpm_divide.tdf                                      ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf               ;
; db/lpm_divide_8jm.tdf                               ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/lpm_divide_8jm.tdf                    ;
; db/sign_div_unsign_9nh.tdf                          ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/sign_div_unsign_9nh.tdf               ;
; db/alt_u_div_t8f.tdf                                ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/alt_u_div_t8f.tdf                     ;
; db/add_sub_unc.tdf                                  ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/add_sub_unc.tdf                       ;
; db/add_sub_vnc.tdf                                  ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/add_sub_vnc.tdf                       ;
; lpm_mult.tdf                                        ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf                 ;
; db/mult_53t.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/mult_53t.tdf                          ;
; db/mult_ubt.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/mult_ubt.tdf                          ;
; db/mult_vdt.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/mult_vdt.tdf                          ;
; db/mult_1et.tdf                                     ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/mult_1et.tdf                          ;
; C:/RoboCup_2018/SMALL_V18_Canada/pio_chip.v         ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_chip.v                               ;
; C:/RoboCup_2018/SMALL_V18_Canada/pio_gyro_reset.v   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_gyro_reset.v                         ;
; C:/RoboCup_2018/SMALL_V18_Canada/pio_shoot.v        ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_shoot.v                              ;
; C:/RoboCup_2018/SMALL_V18_Canada/pio_shoot_m.v      ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_shoot_m.v                            ;
; C:/RoboCup_2018/SMALL_V18_Canada/pio_value_2500.v   ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/pio_value_2500.v                         ;
; C:/RoboCup_2018/SMALL_V18_Canada/spi_0.v            ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/spi_0.v                                  ;
; C:/RoboCup_2018/SMALL_V18_Canada/uart_rs232.v       ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/uart_rs232.v                             ;
; C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_4ga2.tdf ; yes             ; Auto-Generated Megafunction              ; C:/RoboCup_2018/SMALL_V18_Canada/db/altpll_4ga2.tdf                       ;
; C:/RoboCup_2018/SMALL_V18_Canada/shoot.v            ; yes             ; Auto-Found Verilog HDL File              ; C:/RoboCup_2018/SMALL_V18_Canada/shoot.v                                  ;
+-----------------------------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 23,068    ;
;                                             ;           ;
; Total combinational functions               ; 17747     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 6701      ;
;     -- 3 input functions                    ; 7824      ;
;     -- <=2 input functions                  ; 3222      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 10416     ;
;     -- arithmetic mode                      ; 7331      ;
;                                             ;           ;
; Total registers                             ; 10640     ;
;     -- Dedicated logic registers            ; 10640     ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 131       ;
; Total memory bits                           ; 245408    ;
; Embedded Multiplier 9-bit elements          ; 80        ;
; Total PLLs                                  ; 1         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 6654      ;
; Total fan-out                               ; 105632    ;
; Average fan-out                             ; 3.61      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SMALL_V14                                                                                                                ; 17747 (3)         ; 10640 (0)    ; 245408      ; 80           ; 0       ; 40        ; 131  ; 0            ; |SMALL_V14                                                                                                                                                                                                                                                                                                ; work         ;
;    |SMALL14_CPU:inst1|                                                                                                    ; 4216 (1)          ; 3157 (0)     ; 46752       ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1                                                                                                                                                                                                                                                                              ;              ;
;       |PWM_2_infra_pwm:the_PWM_2_infra_pwm|                                                                               ; 102 (0)           ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm                                                                                                                                                                                                                                          ;              ;
;          |PWM_2:pwm_2_infra_pwm|                                                                                          ; 102 (102)         ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm                                                                                                                                                                                                                    ;              ;
;       |PWM_2_infra_pwm_avalon_slave_0_arbitrator:the_PWM_2_infra_pwm_avalon_slave_0|                                      ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|PWM_2_infra_pwm_avalon_slave_0_arbitrator:the_PWM_2_infra_pwm_avalon_slave_0                                                                                                                                                                                                 ;              ;
;       |SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch|                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch                                                                                                                                                                                             ;              ;
;       |adgetnew2_0:the_adgetnew2_0|                                                                                       ; 96 (0)            ; 67 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0                                                                                                                                                                                                                                                  ;              ;
;          |adgetnew2:adgetnew2_0|                                                                                          ; 96 (96)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0                                                                                                                                                                                                                            ;              ;
;       |adgetnew2_0_avalon_slave_0_arbitrator:the_adgetnew2_0_avalon_slave_0|                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|adgetnew2_0_avalon_slave_0_arbitrator:the_adgetnew2_0_avalon_slave_0                                                                                                                                                                                                         ;              ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 2094 (1862)       ; 1615 (1427)  ; 37536       ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0                                                                                                                                                                                                                                                              ;              ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                                                   ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                         ;              ;
;                |altsyncram_hsf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated                                                                                                                                                                          ;              ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                 ;              ;
;                |altsyncram_jcf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_jcf1:auto_generated                                                                                                                                                                  ;              ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                               ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                   ;              ;
;                |altsyncram_1hf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_1hf1:auto_generated                                                                                                                                                                    ;              ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                             ;              ;
;                |altsyncram_i2d1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated                                                                                                                                                              ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                             ; 1 (0)             ; 1 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 1 (0)             ; 1 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                 ;              ;
;                |altsyncram_lcd1:auto_generated|                                                                           ; 1 (1)             ; 1 (1)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated                                                                                                                                                                  ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                               ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                   ;              ;
;                |altsyncram_k5g1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated                                                                                                                                                                    ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                                                          ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                       ;              ;
;                |mult_add_dfr2:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                                                          ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                  ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                       ;              ;
;                |mult_add_ffr2:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                                                          ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                  ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 220 (20)          ; 187 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                                                          ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                                                      ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                                                    ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                               ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                               ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                                                          ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                     ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                      ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                                                   ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                                                        ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                                                          ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 56 (56)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                                                ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                                                 ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                       ;              ;
;                      |altsyncram_l872:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated                                        ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                 ;              ;
;                |altsyncram_haf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated                                                                                                                                                  ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                 ;              ;
;                |altsyncram_iaf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated                                                                                                                                                  ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                                                        ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 418 (418)         ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                                                           ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 96 (96)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                                                             ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 33 (33)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                                               ;              ;
;       |epcs_flash_controller_0:the_epcs_flash_controller_0|                                                               ; 124 (14)          ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0                                                                                                                                                                                                                          ;              ;
;          |altsyncram:the_boot_copier_rom|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                                                                                           ;              ;
;             |altsyncram_tj41:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated                                                                                                                                                            ;              ;
;          |epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|                                                    ; 110 (110)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub                                                                                                                                                              ;              ;
;       |epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|                ; 19 (19)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port                                                                                                                                                                           ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 144 (42)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                                                  ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                  ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                                                    ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                       ;              ;
;                |scfifo_aq21:auto_generated|                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                            ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                       ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                               ;              ;
;                         |cntr_4n7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                          ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                 ;              ;
;                      |cntr_omb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                       ;              ;
;                      |dpram_ek21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                    ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                        ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                                                    ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                       ;              ;
;                |scfifo_aq21:auto_generated|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                            ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                       ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                               ;              ;
;                         |cntr_4n7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                          ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                 ;              ;
;                      |cntr_omb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                       ;              ;
;                      |dpram_ek21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                    ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                        ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                                                   ;              ;
;       |motor_0:the_motor_0|                                                                                               ; 70 (0)            ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_0:the_motor_0                                                                                                                                                                                                                                                          ;              ;
;          |motor:motor_0|                                                                                                  ; 70 (70)           ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_0:the_motor_0|motor:motor_0                                                                                                                                                                                                                                            ;              ;
;       |motor_0_avalon_slave_0_arbitrator:the_motor_0_avalon_slave_0|                                                      ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_0_avalon_slave_0_arbitrator:the_motor_0_avalon_slave_0                                                                                                                                                                                                                 ;              ;
;       |motor_1:the_motor_1|                                                                                               ; 69 (0)            ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_1:the_motor_1                                                                                                                                                                                                                                                          ;              ;
;          |motor:motor_1|                                                                                                  ; 69 (69)           ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_1:the_motor_1|motor:motor_1                                                                                                                                                                                                                                            ;              ;
;       |motor_1_avalon_slave_0_arbitrator:the_motor_1_avalon_slave_0|                                                      ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_1_avalon_slave_0_arbitrator:the_motor_1_avalon_slave_0                                                                                                                                                                                                                 ;              ;
;       |motor_2:the_motor_2|                                                                                               ; 69 (0)            ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_2:the_motor_2                                                                                                                                                                                                                                                          ;              ;
;          |motor:motor_2|                                                                                                  ; 69 (69)           ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_2:the_motor_2|motor:motor_2                                                                                                                                                                                                                                            ;              ;
;       |motor_2_avalon_slave_0_arbitrator:the_motor_2_avalon_slave_0|                                                      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_2_avalon_slave_0_arbitrator:the_motor_2_avalon_slave_0                                                                                                                                                                                                                 ;              ;
;       |motor_3:the_motor_3|                                                                                               ; 84 (0)            ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_3:the_motor_3                                                                                                                                                                                                                                                          ;              ;
;          |motor:motor_3|                                                                                                  ; 84 (84)           ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3                                                                                                                                                                                                                                            ;              ;
;       |motor_3_avalon_slave_0_arbitrator:the_motor_3_avalon_slave_0|                                                      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_3_avalon_slave_0_arbitrator:the_motor_3_avalon_slave_0                                                                                                                                                                                                                 ;              ;
;       |motor_4:the_motor_4|                                                                                               ; 37 (0)            ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_4:the_motor_4                                                                                                                                                                                                                                                          ;              ;
;          |motor:motor_4|                                                                                                  ; 37 (37)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_4:the_motor_4|motor:motor_4                                                                                                                                                                                                                                            ;              ;
;       |motor_4_avalon_slave_0_arbitrator:the_motor_4_avalon_slave_0|                                                      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|motor_4_avalon_slave_0_arbitrator:the_motor_4_avalon_slave_0                                                                                                                                                                                                                 ;              ;
;       |pio_buzzer:the_pio_buzzer|                                                                                         ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_buzzer:the_pio_buzzer                                                                                                                                                                                                                                                    ;              ;
;       |pio_buzzer_s1_arbitrator:the_pio_buzzer_s1|                                                                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_buzzer_s1_arbitrator:the_pio_buzzer_s1                                                                                                                                                                                                                                   ;              ;
;       |pio_hull_fault1:the_pio_hull_fault1|                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault1:the_pio_hull_fault1                                                                                                                                                                                                                                          ;              ;
;       |pio_hull_fault1_s1_arbitrator:the_pio_hull_fault1_s1|                                                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault1_s1_arbitrator:the_pio_hull_fault1_s1                                                                                                                                                                                                                         ;              ;
;       |pio_hull_fault2:the_pio_hull_fault2|                                                                               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault2:the_pio_hull_fault2                                                                                                                                                                                                                                          ;              ;
;       |pio_hull_fault2_s1_arbitrator:the_pio_hull_fault2_s1|                                                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault2_s1_arbitrator:the_pio_hull_fault2_s1                                                                                                                                                                                                                         ;              ;
;       |pio_hull_fault3:the_pio_hull_fault3|                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault3:the_pio_hull_fault3                                                                                                                                                                                                                                          ;              ;
;       |pio_hull_fault3_s1_arbitrator:the_pio_hull_fault3_s1|                                                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault3_s1_arbitrator:the_pio_hull_fault3_s1                                                                                                                                                                                                                         ;              ;
;       |pio_hull_fault4:the_pio_hull_fault4|                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault4:the_pio_hull_fault4                                                                                                                                                                                                                                          ;              ;
;       |pio_hull_fault4_s1_arbitrator:the_pio_hull_fault4_s1|                                                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_hull_fault4_s1_arbitrator:the_pio_hull_fault4_s1                                                                                                                                                                                                                         ;              ;
;       |pio_infra:the_pio_infra|                                                                                           ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_infra:the_pio_infra                                                                                                                                                                                                                                                      ;              ;
;       |pio_infra_s1_arbitrator:the_pio_infra_s1|                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_infra_s1_arbitrator:the_pio_infra_s1                                                                                                                                                                                                                                     ;              ;
;       |pio_led:the_pio_led|                                                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_led:the_pio_led                                                                                                                                                                                                                                                          ;              ;
;       |pio_led_s1_arbitrator:the_pio_led_s1|                                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_led_s1_arbitrator:the_pio_led_s1                                                                                                                                                                                                                                         ;              ;
;       |pio_nF2401_in:the_pio_nF2401_in|                                                                                   ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_in:the_pio_nF2401_in                                                                                                                                                                                                                                              ;              ;
;       |pio_nF2401_in_s1_arbitrator:the_pio_nF2401_in_s1|                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_in_s1_arbitrator:the_pio_nF2401_in_s1                                                                                                                                                                                                                             ;              ;
;       |pio_nF2401_inout:the_pio_nF2401_inout|                                                                             ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_inout:the_pio_nF2401_inout                                                                                                                                                                                                                                        ;              ;
;       |pio_nF2401_inout_s1_arbitrator:the_pio_nF2401_inout_s1|                                                            ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_inout_s1_arbitrator:the_pio_nF2401_inout_s1                                                                                                                                                                                                                       ;              ;
;       |pio_nF2401_out:the_pio_nF2401_out|                                                                                 ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_out:the_pio_nF2401_out                                                                                                                                                                                                                                            ;              ;
;       |pio_nF2401_out_s1_arbitrator:the_pio_nF2401_out_s1|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_nF2401_out_s1_arbitrator:the_pio_nF2401_out_s1                                                                                                                                                                                                                           ;              ;
;       |pio_reset_9557:the_pio_reset_9557|                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_reset_9557:the_pio_reset_9557                                                                                                                                                                                                                                            ;              ;
;       |pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1                                                                                                                                                                                                                           ;              ;
;       |pio_scl_24:the_pio_scl_24|                                                                                         ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_scl_24:the_pio_scl_24                                                                                                                                                                                                                                                    ;              ;
;       |pio_scl_24_s1_arbitrator:the_pio_scl_24_s1|                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_scl_24_s1_arbitrator:the_pio_scl_24_s1                                                                                                                                                                                                                                   ;              ;
;       |pio_scl_9557:the_pio_scl_9557|                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_scl_9557:the_pio_scl_9557                                                                                                                                                                                                                                                ;              ;
;       |pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1|                                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1                                                                                                                                                                                                                               ;              ;
;       |pio_sda_24:the_pio_sda_24|                                                                                         ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_sda_24:the_pio_sda_24                                                                                                                                                                                                                                                    ;              ;
;       |pio_sda_24_s1_arbitrator:the_pio_sda_24_s1|                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_sda_24_s1_arbitrator:the_pio_sda_24_s1                                                                                                                                                                                                                                   ;              ;
;       |pio_sda_9557:the_pio_sda_9557|                                                                                     ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_sda_9557:the_pio_sda_9557                                                                                                                                                                                                                                                ;              ;
;       |pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1|                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1                                                                                                                                                                                                                               ;              ;
;       |pio_shoot_off:the_pio_shoot_off|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_shoot_off:the_pio_shoot_off                                                                                                                                                                                                                                              ;              ;
;       |pio_shoot_off_s1_arbitrator:the_pio_shoot_off_s1|                                                                  ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|pio_shoot_off_s1_arbitrator:the_pio_shoot_off_s1                                                                                                                                                                                                                             ;              ;
;       |sdram_0:the_sdram_0|                                                                                               ; 266 (215)         ; 240 (154)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0                                                                                                                                                                                                                                                          ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                                                ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 105 (55)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                                                         ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 33 (33)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                                                        ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                                                          ;              ;
;       |shoot_timer_chip:the_shoot_timer_chip|                                                                             ; 44 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|shoot_timer_chip:the_shoot_timer_chip                                                                                                                                                                                                                                        ;              ;
;          |shoot_timer:shoot_timer_chip|                                                                                   ; 44 (44)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|shoot_timer_chip:the_shoot_timer_chip|shoot_timer:shoot_timer_chip                                                                                                                                                                                                           ;              ;
;       |shoot_timer_chip_avalon_slave_0_arbitrator:the_shoot_timer_chip_avalon_slave_0|                                    ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|shoot_timer_chip_avalon_slave_0_arbitrator:the_shoot_timer_chip_avalon_slave_0                                                                                                                                                                                               ;              ;
;       |shoot_timer_shoot:the_shoot_timer_shoot|                                                                           ; 44 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot                                                                                                                                                                                                                                      ;              ;
;          |shoot_timer:shoot_timer_shoot|                                                                                  ; 44 (44)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot                                                                                                                                                                                                        ;              ;
;       |shoot_timer_shoot_avalon_slave_0_arbitrator:the_shoot_timer_shoot_avalon_slave_0|                                  ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|shoot_timer_shoot_avalon_slave_0_arbitrator:the_shoot_timer_shoot_avalon_slave_0                                                                                                                                                                                             ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                            ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                       ;              ;
;       |timer_0:the_timer_0|                                                                                               ; 125 (125)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|timer_0:the_timer_0                                                                                                                                                                                                                                                          ;              ;
;       |timer_0_s1_arbitrator:the_timer_0_s1|                                                                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                                                         ;              ;
;       |timer_watchdog:the_timer_watchdog|                                                                                 ; 42 (42)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog                                                                                                                                                                                                                                            ;              ;
;       |timer_watchdog_s1_arbitrator:the_timer_watchdog_s1|                                                                ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|SMALL14_CPU:inst1|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1                                                                                                                                                                                                                           ;              ;
;    |altpll0:inst|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|altpll0:inst                                                                                                                                                                                                                                                                                   ;              ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|altpll0:inst|altpll:altpll_component                                                                                                                                                                                                                                                           ;              ;
;          |altpll_nfa2:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|altpll0:inst|altpll:altpll_component|altpll_nfa2:auto_generated                                                                                                                                                                                                                                ;              ;
;    |infra_filter:inst14|                                                                                                  ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|infra_filter:inst14                                                                                                                                                                                                                                                                            ;              ;
;    |motorcontrol:inst2|                                                                                                   ; 2538 (0)          ; 1010 (0)     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2                                                                                                                                                                                                                                                                             ;              ;
;       |33035:inst12|                                                                                                      ; 256 (6)           ; 65 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|33035:inst12                                                                                                                                                                                                                                                                ;              ;
;          |HULL_CHECK:inst10|                                                                                              ; 37 (37)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10                                                                                                                                                                                                                                              ;              ;
;          |I2t:inst7|                                                                                                      ; 143 (143)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|33035:inst12|I2t:inst7                                                                                                                                                                                                                                                      ;              ;
;          |MC33035_ver_62:inst2|                                                                                           ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|33035:inst12|MC33035_ver_62:inst2                                                                                                                                                                                                                                           ;              ;
;          |hallfilter:inst|                                                                                                ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|33035:inst12|hallfilter:inst                                                                                                                                                                                                                                                ;              ;
;          |one_bit_filter:inst1|                                                                                           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|33035:inst12|one_bit_filter:inst1                                                                                                                                                                                                                                           ;              ;
;          |pwm_counter:inst12|                                                                                             ; 42 (42)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|33035:inst12|pwm_counter:inst12                                                                                                                                                                                                                                             ;              ;
;       |ADD_ver:inst10|                                                                                                    ; 92 (92)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|ADD_ver:inst10                                                                                                                                                                                                                                                              ;              ;
;       |OpenOrCloseLoop:inst27|                                                                                            ; 87 (87)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|OpenOrCloseLoop:inst27                                                                                                                                                                                                                                                      ;              ;
;       |PI_ver:inst4|                                                                                                      ; 129 (73)          ; 128 (128)    ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|PI_ver:inst4                                                                                                                                                                                                                                                                ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult0                                                                                                                                                                                                                                                 ;              ;
;             |mult_ubt:auto_generated|                                                                                     ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated                                                                                                                                                                                                                         ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult1                                                                                                                                                                                                                                                 ;              ;
;             |mult_ubt:auto_generated|                                                                                     ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated                                                                                                                                                                                                                         ;              ;
;       |SwitchData:inst20|                                                                                                 ; 132 (132)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|SwitchData:inst20                                                                                                                                                                                                                                                           ;              ;
;       |code:inst22|                                                                                                       ; 57 (57)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code:inst22                                                                                                                                                                                                                                                                 ;              ;
;       |code_hold:inst11|                                                                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_hold:inst11                                                                                                                                                                                                                                                            ;              ;
;       |code_hold:inst25|                                                                                                  ; 0 (0)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_hold:inst25                                                                                                                                                                                                                                                            ;              ;
;       |code_mt:inst8|                                                                                                     ; 1351 (224)        ; 198 (198)    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_mt:inst8                                                                                                                                                                                                                                                               ;              ;
;          |lpm_divide:Div0|                                                                                                ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_mt:inst8|lpm_divide:Div0                                                                                                                                                                                                                                               ;              ;
;             |lpm_divide_8jm:auto_generated|                                                                               ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                                                                                                                                                                                 ;              ;
;                |sign_div_unsign_9nh:divider|                                                                              ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                     ;              ;
;                   |alt_u_div_t8f:divider|                                                                                 ; 1100 (1099)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider                                                                                                                                                               ;              ;
;                      |add_sub_vnc:add_sub_1|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1                                                                                                                                         ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 27 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_mt:inst8|lpm_mult:Mult1                                                                                                                                                                                                                                                ;              ;
;             |mult_53t:auto_generated|                                                                                     ; 27 (27)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|code_mt:inst8|lpm_mult:Mult1|mult_53t:auto_generated                                                                                                                                                                                                                        ;              ;
;       |controlstate:inst5|                                                                                                ; 12 (12)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|controlstate:inst5                                                                                                                                                                                                                                                          ;              ;
;       |dataprocess:inst6|                                                                                                 ; 49 (49)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|dataprocess:inst6                                                                                                                                                                                                                                                           ;              ;
;       |delta_limit:inst|                                                                                                  ; 48 (48)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|delta_limit:inst                                                                                                                                                                                                                                                            ;              ;
;       |judgePorN:inst24|                                                                                                  ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|judgePorN:inst24                                                                                                                                                                                                                                                            ;              ;
;       |meanfilter:inst26|                                                                                                 ; 226 (226)         ; 257 (257)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|meanfilter:inst26                                                                                                                                                                                                                                                           ;              ;
;       |one_bit_filter:inst2|                                                                                              ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|one_bit_filter:inst2                                                                                                                                                                                                                                                        ;              ;
;       |one_bit_filter:inst3|                                                                                              ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|one_bit_filter:inst3                                                                                                                                                                                                                                                        ;              ;
;       |timer_ver:inst7|                                                                                                   ; 50 (50)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst2|timer_ver:inst7                                                                                                                                                                                                                                                             ;              ;
;    |motorcontrol:inst3|                                                                                                   ; 2471 (0)          ; 978 (0)      ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3                                                                                                                                                                                                                                                                             ;              ;
;       |33035:inst12|                                                                                                      ; 240 (6)           ; 65 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|33035:inst12                                                                                                                                                                                                                                                                ;              ;
;          |HULL_CHECK:inst10|                                                                                              ; 31 (31)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10                                                                                                                                                                                                                                              ;              ;
;          |I2t:inst7|                                                                                                      ; 143 (143)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|33035:inst12|I2t:inst7                                                                                                                                                                                                                                                      ;              ;
;          |MC33035_ver_62:inst2|                                                                                           ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|33035:inst12|MC33035_ver_62:inst2                                                                                                                                                                                                                                           ;              ;
;          |hallfilter:inst|                                                                                                ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|33035:inst12|hallfilter:inst                                                                                                                                                                                                                                                ;              ;
;          |one_bit_filter:inst1|                                                                                           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|33035:inst12|one_bit_filter:inst1                                                                                                                                                                                                                                           ;              ;
;          |pwm_counter:inst12|                                                                                             ; 32 (32)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|33035:inst12|pwm_counter:inst12                                                                                                                                                                                                                                             ;              ;
;       |ADD_ver:inst10|                                                                                                    ; 91 (91)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|ADD_ver:inst10                                                                                                                                                                                                                                                              ;              ;
;       |OpenOrCloseLoop:inst27|                                                                                            ; 87 (87)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|OpenOrCloseLoop:inst27                                                                                                                                                                                                                                                      ;              ;
;       |PI_ver:inst4|                                                                                                      ; 129 (73)          ; 128 (128)    ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|PI_ver:inst4                                                                                                                                                                                                                                                                ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult0                                                                                                                                                                                                                                                 ;              ;
;             |mult_ubt:auto_generated|                                                                                     ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated                                                                                                                                                                                                                         ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult1                                                                                                                                                                                                                                                 ;              ;
;             |mult_ubt:auto_generated|                                                                                     ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated                                                                                                                                                                                                                         ;              ;
;       |SwitchData:inst20|                                                                                                 ; 132 (132)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|SwitchData:inst20                                                                                                                                                                                                                                                           ;              ;
;       |code:inst22|                                                                                                       ; 57 (57)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code:inst22                                                                                                                                                                                                                                                                 ;              ;
;       |code_hold:inst11|                                                                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_hold:inst11                                                                                                                                                                                                                                                            ;              ;
;       |code_hold:inst25|                                                                                                  ; 0 (0)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_hold:inst25                                                                                                                                                                                                                                                            ;              ;
;       |code_mt:inst8|                                                                                                     ; 1351 (224)        ; 198 (198)    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_mt:inst8                                                                                                                                                                                                                                                               ;              ;
;          |lpm_divide:Div0|                                                                                                ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_mt:inst8|lpm_divide:Div0                                                                                                                                                                                                                                               ;              ;
;             |lpm_divide_8jm:auto_generated|                                                                               ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                                                                                                                                                                                 ;              ;
;                |sign_div_unsign_9nh:divider|                                                                              ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                     ;              ;
;                   |alt_u_div_t8f:divider|                                                                                 ; 1100 (1099)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider                                                                                                                                                               ;              ;
;                      |add_sub_vnc:add_sub_1|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1                                                                                                                                         ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 27 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_mt:inst8|lpm_mult:Mult1                                                                                                                                                                                                                                                ;              ;
;             |mult_53t:auto_generated|                                                                                     ; 27 (27)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|code_mt:inst8|lpm_mult:Mult1|mult_53t:auto_generated                                                                                                                                                                                                                        ;              ;
;       |controlstate:inst5|                                                                                                ; 12 (12)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|controlstate:inst5                                                                                                                                                                                                                                                          ;              ;
;       |dataprocess:inst6|                                                                                                 ; 49 (49)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|dataprocess:inst6                                                                                                                                                                                                                                                           ;              ;
;       |delta_limit:inst|                                                                                                  ; 48 (48)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|delta_limit:inst                                                                                                                                                                                                                                                            ;              ;
;       |judgePorN:inst24|                                                                                                  ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|judgePorN:inst24                                                                                                                                                                                                                                                            ;              ;
;       |meanfilter:inst26|                                                                                                 ; 226 (226)         ; 257 (257)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|meanfilter:inst26                                                                                                                                                                                                                                                           ;              ;
;       |one_bit_filter:inst2|                                                                                              ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|one_bit_filter:inst2                                                                                                                                                                                                                                                        ;              ;
;       |one_bit_filter:inst3|                                                                                              ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst3|one_bit_filter:inst3                                                                                                                                                                                                                                                        ;              ;
;    |motorcontrol:inst4|                                                                                                   ; 2471 (0)          ; 978 (0)      ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4                                                                                                                                                                                                                                                                             ;              ;
;       |33035:inst12|                                                                                                      ; 240 (6)           ; 65 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|33035:inst12                                                                                                                                                                                                                                                                ;              ;
;          |HULL_CHECK:inst10|                                                                                              ; 31 (31)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10                                                                                                                                                                                                                                              ;              ;
;          |I2t:inst7|                                                                                                      ; 143 (143)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|33035:inst12|I2t:inst7                                                                                                                                                                                                                                                      ;              ;
;          |MC33035_ver_62:inst2|                                                                                           ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|33035:inst12|MC33035_ver_62:inst2                                                                                                                                                                                                                                           ;              ;
;          |hallfilter:inst|                                                                                                ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|33035:inst12|hallfilter:inst                                                                                                                                                                                                                                                ;              ;
;          |one_bit_filter:inst1|                                                                                           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|33035:inst12|one_bit_filter:inst1                                                                                                                                                                                                                                           ;              ;
;          |pwm_counter:inst12|                                                                                             ; 32 (32)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|33035:inst12|pwm_counter:inst12                                                                                                                                                                                                                                             ;              ;
;       |ADD_ver:inst10|                                                                                                    ; 91 (91)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|ADD_ver:inst10                                                                                                                                                                                                                                                              ;              ;
;       |OpenOrCloseLoop:inst27|                                                                                            ; 87 (87)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|OpenOrCloseLoop:inst27                                                                                                                                                                                                                                                      ;              ;
;       |PI_ver:inst4|                                                                                                      ; 129 (73)          ; 128 (128)    ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|PI_ver:inst4                                                                                                                                                                                                                                                                ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult0                                                                                                                                                                                                                                                 ;              ;
;             |mult_ubt:auto_generated|                                                                                     ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated                                                                                                                                                                                                                         ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult1                                                                                                                                                                                                                                                 ;              ;
;             |mult_ubt:auto_generated|                                                                                     ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated                                                                                                                                                                                                                         ;              ;
;       |SwitchData:inst20|                                                                                                 ; 132 (132)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|SwitchData:inst20                                                                                                                                                                                                                                                           ;              ;
;       |code:inst22|                                                                                                       ; 57 (57)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code:inst22                                                                                                                                                                                                                                                                 ;              ;
;       |code_hold:inst11|                                                                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_hold:inst11                                                                                                                                                                                                                                                            ;              ;
;       |code_hold:inst25|                                                                                                  ; 0 (0)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_hold:inst25                                                                                                                                                                                                                                                            ;              ;
;       |code_mt:inst8|                                                                                                     ; 1351 (224)        ; 198 (198)    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_mt:inst8                                                                                                                                                                                                                                                               ;              ;
;          |lpm_divide:Div0|                                                                                                ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_mt:inst8|lpm_divide:Div0                                                                                                                                                                                                                                               ;              ;
;             |lpm_divide_8jm:auto_generated|                                                                               ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                                                                                                                                                                                 ;              ;
;                |sign_div_unsign_9nh:divider|                                                                              ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                     ;              ;
;                   |alt_u_div_t8f:divider|                                                                                 ; 1100 (1099)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider                                                                                                                                                               ;              ;
;                      |add_sub_vnc:add_sub_1|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1                                                                                                                                         ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 27 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_mt:inst8|lpm_mult:Mult1                                                                                                                                                                                                                                                ;              ;
;             |mult_53t:auto_generated|                                                                                     ; 27 (27)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|code_mt:inst8|lpm_mult:Mult1|mult_53t:auto_generated                                                                                                                                                                                                                        ;              ;
;       |controlstate:inst5|                                                                                                ; 12 (12)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|controlstate:inst5                                                                                                                                                                                                                                                          ;              ;
;       |dataprocess:inst6|                                                                                                 ; 49 (49)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|dataprocess:inst6                                                                                                                                                                                                                                                           ;              ;
;       |delta_limit:inst|                                                                                                  ; 48 (48)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|delta_limit:inst                                                                                                                                                                                                                                                            ;              ;
;       |judgePorN:inst24|                                                                                                  ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|judgePorN:inst24                                                                                                                                                                                                                                                            ;              ;
;       |meanfilter:inst26|                                                                                                 ; 226 (226)         ; 257 (257)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|meanfilter:inst26                                                                                                                                                                                                                                                           ;              ;
;       |one_bit_filter:inst2|                                                                                              ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|one_bit_filter:inst2                                                                                                                                                                                                                                                        ;              ;
;       |one_bit_filter:inst3|                                                                                              ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst4|one_bit_filter:inst3                                                                                                                                                                                                                                                        ;              ;
;    |motorcontrol:inst5|                                                                                                   ; 2504 (0)          ; 1011 (0)     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5                                                                                                                                                                                                                                                                             ;              ;
;       |33035:inst12|                                                                                                      ; 272 (6)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|33035:inst12                                                                                                                                                                                                                                                                ;              ;
;          |HULL_CHECK:inst10|                                                                                              ; 31 (31)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10                                                                                                                                                                                                                                              ;              ;
;          |I2t:inst7|                                                                                                      ; 143 (143)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|33035:inst12|I2t:inst7                                                                                                                                                                                                                                                      ;              ;
;          |MC33035_ver_62:inst2|                                                                                           ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|33035:inst12|MC33035_ver_62:inst2                                                                                                                                                                                                                                           ;              ;
;          |hallfilter:inst|                                                                                                ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|33035:inst12|hallfilter:inst                                                                                                                                                                                                                                                ;              ;
;          |one_bit_filter:inst1|                                                                                           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|33035:inst12|one_bit_filter:inst1                                                                                                                                                                                                                                           ;              ;
;          |pwm_counter:inst12|                                                                                             ; 64 (64)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|33035:inst12|pwm_counter:inst12                                                                                                                                                                                                                                             ;              ;
;       |ADD_ver:inst10|                                                                                                    ; 91 (91)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|ADD_ver:inst10                                                                                                                                                                                                                                                              ;              ;
;       |OpenOrCloseLoop:inst27|                                                                                            ; 87 (87)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|OpenOrCloseLoop:inst27                                                                                                                                                                                                                                                      ;              ;
;       |PI_ver:inst4|                                                                                                      ; 129 (73)          ; 128 (128)    ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|PI_ver:inst4                                                                                                                                                                                                                                                                ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult0                                                                                                                                                                                                                                                 ;              ;
;             |mult_ubt:auto_generated|                                                                                     ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated                                                                                                                                                                                                                         ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult1                                                                                                                                                                                                                                                 ;              ;
;             |mult_ubt:auto_generated|                                                                                     ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated                                                                                                                                                                                                                         ;              ;
;       |SwitchData:inst20|                                                                                                 ; 132 (132)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|SwitchData:inst20                                                                                                                                                                                                                                                           ;              ;
;       |code:inst22|                                                                                                       ; 57 (57)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code:inst22                                                                                                                                                                                                                                                                 ;              ;
;       |code_hold:inst11|                                                                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_hold:inst11                                                                                                                                                                                                                                                            ;              ;
;       |code_hold:inst25|                                                                                                  ; 0 (0)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_hold:inst25                                                                                                                                                                                                                                                            ;              ;
;       |code_mt:inst8|                                                                                                     ; 1351 (224)        ; 198 (198)    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_mt:inst8                                                                                                                                                                                                                                                               ;              ;
;          |lpm_divide:Div0|                                                                                                ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_mt:inst8|lpm_divide:Div0                                                                                                                                                                                                                                               ;              ;
;             |lpm_divide_8jm:auto_generated|                                                                               ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                                                                                                                                                                                 ;              ;
;                |sign_div_unsign_9nh:divider|                                                                              ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                     ;              ;
;                   |alt_u_div_t8f:divider|                                                                                 ; 1100 (1099)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider                                                                                                                                                               ;              ;
;                      |add_sub_vnc:add_sub_1|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_mt:inst8|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1                                                                                                                                         ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 27 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_mt:inst8|lpm_mult:Mult1                                                                                                                                                                                                                                                ;              ;
;             |mult_53t:auto_generated|                                                                                     ; 27 (27)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|code_mt:inst8|lpm_mult:Mult1|mult_53t:auto_generated                                                                                                                                                                                                                        ;              ;
;       |controlstate:inst5|                                                                                                ; 12 (12)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|controlstate:inst5                                                                                                                                                                                                                                                          ;              ;
;       |dataprocess:inst6|                                                                                                 ; 49 (49)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|dataprocess:inst6                                                                                                                                                                                                                                                           ;              ;
;       |delta_limit:inst|                                                                                                  ; 48 (48)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|delta_limit:inst                                                                                                                                                                                                                                                            ;              ;
;       |judgePorN:inst24|                                                                                                  ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|judgePorN:inst24                                                                                                                                                                                                                                                            ;              ;
;       |meanfilter:inst26|                                                                                                 ; 226 (226)         ; 257 (257)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|meanfilter:inst26                                                                                                                                                                                                                                                           ;              ;
;       |one_bit_filter:inst2|                                                                                              ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|one_bit_filter:inst2                                                                                                                                                                                                                                                        ;              ;
;       |one_bit_filter:inst3|                                                                                              ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|one_bit_filter:inst3                                                                                                                                                                                                                                                        ;              ;
;       |timer_ver:inst7|                                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol:inst5|timer_ver:inst7                                                                                                                                                                                                                                                             ;              ;
;    |motorcontrol_db:inst21|                                                                                               ; 2350 (9)          ; 678 (0)      ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21                                                                                                                                                                                                                                                                         ;              ;
;       |33035_db2:inst12|                                                                                                  ; 320 (0)           ; 131 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12                                                                                                                                                                                                                                                        ;              ;
;          |HULL_CHECK:inst10|                                                                                              ; 71 (71)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10                                                                                                                                                                                                                                      ;              ;
;          |I2t:inst7|                                                                                                      ; 143 (143)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|I2t:inst7                                                                                                                                                                                                                                              ;              ;
;          |MC33035_ver_62:inst2|                                                                                           ; 15 (15)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|MC33035_ver_62:inst2                                                                                                                                                                                                                                   ;              ;
;          |hallfilter:inst|                                                                                                ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|hallfilter:inst                                                                                                                                                                                                                                        ;              ;
;          |one_bit_filter:inst1|                                                                                           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|one_bit_filter:inst1                                                                                                                                                                                                                                   ;              ;
;          |pwm_counter_DB2:inst17|                                                                                         ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|pwm_counter_DB2:inst17                                                                                                                                                                                                                                 ;              ;
;       |ADD_ver:inst10|                                                                                                    ; 89 (89)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|ADD_ver:inst10                                                                                                                                                                                                                                                          ;              ;
;       |OpenOrCloseLoop:inst27|                                                                                            ; 85 (85)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|OpenOrCloseLoop:inst27                                                                                                                                                                                                                                                  ;              ;
;       |PI_ver_db:inst7|                                                                                                   ; 115 (87)          ; 89 (89)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|PI_ver_db:inst7                                                                                                                                                                                                                                                         ;              ;
;          |lpm_mult:Mult0|                                                                                                 ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult0                                                                                                                                                                                                                                          ;              ;
;             |mult_1et:auto_generated|                                                                                     ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult0|mult_1et:auto_generated                                                                                                                                                                                                                  ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult1                                                                                                                                                                                                                                          ; work         ;
;             |mult_vdt:auto_generated|                                                                                     ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult1|mult_vdt:auto_generated                                                                                                                                                                                                                  ;              ;
;       |SwitchData:inst20|                                                                                                 ; 132 (132)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|SwitchData:inst20                                                                                                                                                                                                                                                       ;              ;
;       |code_db:inst34|                                                                                                    ; 55 (55)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|code_db:inst34                                                                                                                                                                                                                                                          ;              ;
;       |code_mt_db:inst33|                                                                                                 ; 1362 (231)        ; 177 (177)    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33                                                                                                                                                                                                                                                       ;              ;
;          |lpm_divide:Div0|                                                                                                ; 1104 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33|lpm_divide:Div0                                                                                                                                                                                                                                       ;              ;
;             |lpm_divide_8jm:auto_generated|                                                                               ; 1104 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                                                                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                                                                              ; 1104 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                             ;              ;
;                   |alt_u_div_t8f:divider|                                                                                 ; 1104 (1103)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider                                                                                                                                                       ;              ;
;                      |add_sub_vnc:add_sub_1|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1                                                                                                                                 ;              ;
;          |lpm_mult:Mult1|                                                                                                 ; 27 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33|lpm_mult:Mult1                                                                                                                                                                                                                                        ;              ;
;             |mult_53t:auto_generated|                                                                                     ; 27 (27)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33|lpm_mult:Mult1|mult_53t:auto_generated                                                                                                                                                                                                                ;              ;
;       |controlstate:inst5|                                                                                                ; 12 (12)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|controlstate:inst5                                                                                                                                                                                                                                                      ;              ;
;       |dataprocess_db:inst4|                                                                                              ; 48 (48)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|dataprocess_db:inst4                                                                                                                                                                                                                                                    ;              ;
;       |delta_limit:inst|                                                                                                  ; 47 (47)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|delta_limit:inst                                                                                                                                                                                                                                                        ;              ;
;       |judgeSet:inst6|                                                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|judgeSet:inst6                                                                                                                                                                                                                                                          ;              ;
;       |meanfilter:inst26|                                                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|meanfilter:inst26                                                                                                                                                                                                                                                       ;              ;
;       |one_bit_filter:inst29|                                                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|one_bit_filter:inst29                                                                                                                                                                                                                                                   ;              ;
;       |one_bit_filter:inst2|                                                                                              ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|one_bit_filter:inst2                                                                                                                                                                                                                                                    ;              ;
;       |one_bit_filter:inst3|                                                                                              ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|one_bit_filter:inst3                                                                                                                                                                                                                                                    ;              ;
;       |timer_ver_db:inst36|                                                                                               ; 51 (51)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|motorcontrol_db:inst21|timer_ver_db:inst36                                                                                                                                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 166 (124)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_hub:auto_hub                                                                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                           ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                     ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                                       ; 894 (1)           ; 2604 (0)     ; 198656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                 ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                             ; 893 (19)          ; 2604 (1197)  ; 198656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                 ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;             |lpm_decode:wdecoder|                                                                                         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                |decode_4uf:auto_generated|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                              ;              ;
;             |lpm_mux:mux|                                                                                                 ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                |mux_grc:auto_generated|                                                                                   ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                         ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                ; 0 (0)             ; 0 (0)        ; 198656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;             |altsyncram_03t3:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 198656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_03t3:auto_generated                                                                                                                                            ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                                                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;          |lpm_shiftreg:status_register|                                                                                   ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                                     ; 80 (80)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;          |sld_ela_control:ela_control|                                                                                    ; 460 (3)           ; 989 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                                     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                      ; 388 (0)           ; 970 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                                               ; 0 (0)             ; 582 (582)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                           ; 388 (0)           ; 388 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                               ; 67 (67)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;             |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                           ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                             ;              ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                       ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                               ; 276 (10)          ; 260 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                   ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                |cntr_1hi:auto_generated|                                                                                  ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1hi:auto_generated                                                        ;              ;
;             |lpm_counter:read_pointer_counter|                                                                            ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                |cntr_v7j:auto_generated|                                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                 ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                                                  ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                |cntr_3fi:auto_generated|                                                                                  ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                       ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                                     ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                |cntr_p1j:auto_generated|                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                          ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                                            ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                                             ; 194 (194)         ; 194 (194)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                                          ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                                          ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
;    |testhull:inst12|                                                                                                      ; 119 (0)           ; 103 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|testhull:inst12                                                                                                                                                                                                                                                                                ;              ;
;       |DIR_3:inst|                                                                                                        ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|testhull:inst12|DIR_3:inst                                                                                                                                                                                                                                                                     ;              ;
;       |Timer_hull:inst2|                                                                                                  ; 57 (57)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|testhull:inst12|Timer_hull:inst2                                                                                                                                                                                                                                                               ;              ;
;       |hulltimer:inst1|                                                                                                   ; 55 (55)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMALL_V14|testhull:inst12|hulltimer:inst1                                                                                                                                                                                                                                                                ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Name                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; cpu_0_bht_ram.mif                    ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_jcf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                 ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_1hf1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 32           ; 17           ; 32           ; 17           ; 544    ; cpu_0_dc_tag_ram.mif                 ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                 ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                 ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 22           ; 64           ; 22           ; 1408   ; cpu_0_ic_tag_ram.mif                 ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_0_ociram_default_contents.mif    ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_a.mif                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_b.mif                   ;
; SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; epcs_flash_controller_0_boot_rom.hex ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                 ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_03t3:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 194          ; 1024         ; 194          ; 198656 ; None                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 40          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 80          ;
; Signed Embedded Multipliers           ; 5           ;
; Unsigned Embedded Multipliers         ; 30          ;
; Mixed Sign Embedded Multipliers       ; 5           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMALL_V14|motorcontrol_db:inst21|controlstate:inst5|state                                                                              ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01001 ; state.01000 ; state.00111 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00110 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00111 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01000 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01001 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMALL_V14|motorcontrol:inst5|controlstate:inst5|state                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01001 ; state.01000 ; state.00111 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00110 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00111 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01000 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01001 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMALL_V14|motorcontrol:inst4|controlstate:inst5|state                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01001 ; state.01000 ; state.00111 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00110 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00111 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01000 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01001 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMALL_V14|motorcontrol:inst3|controlstate:inst5|state                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01001 ; state.01000 ; state.00111 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00110 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00111 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01000 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01001 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMALL_V14|motorcontrol:inst2|controlstate:inst5|state                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01001 ; state.01000 ; state.00111 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00110 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00111 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01000 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01001 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_next                      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_state                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_next ;
+------------+------------+------------+------------+---------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000          ;
+------------+------------+------------+------------+---------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                   ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                   ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                   ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                   ;
+------------+------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_state                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch|data_out                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                              ; Reason for Removal                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                         ; Lost fanout                                                                                                                                         ;
; motorcontrol_db:inst21|code_db:inst34|Dout[0..6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst5|code:inst22|Dout[0..6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst4|code:inst22|Dout[0..6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst3|code:inst22|Dout[0..6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst2|code:inst22|Dout[0..6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|readdata[2..15]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_addr[4..5]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[6..31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[6..31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                          ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_wrap                                                   ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                             ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                       ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                             ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                             ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto0                                           ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto1                                           ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto0                                           ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto1                                           ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                       ; Lost fanout                                                                                                                                         ;
; motorcontrol:inst5|code_mt:inst8|DoutM[0..6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst4|code_mt:inst8|DoutM[0..6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst3|code_mt:inst8|DoutM[0..6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst2|code_mt:inst8|DoutM[0..6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst5|code_hold:inst25|dataout[0..6]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst4|code_hold:inst25|dataout[0..6]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst3|code_hold:inst25|dataout[0..6]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                              ;
; motorcontrol:inst2|code_hold:inst25|dataout[0..6]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter                                                ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_latency_counter                                                                     ; Stuck at GND due to stuck port data_in                                                                                                              ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                         ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|clr_break_line                                                                                        ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                     ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]  ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                     ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]  ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                     ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]  ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                     ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30] ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                    ; Merged with SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[31] ;
; motorcontrol_db:inst21|code_mt_db:inst33|LastSigC                                                                                                                          ; Merged with motorcontrol_db:inst21|code_db:inst34|LastSigC                                                                                          ;
; motorcontrol_db:inst21|code_mt_db:inst33|LastSigB                                                                                                                          ; Merged with motorcontrol_db:inst21|code_db:inst34|LastSigB                                                                                          ;
; motorcontrol_db:inst21|code_mt_db:inst33|LastSigA                                                                                                                          ; Merged with motorcontrol_db:inst21|code_db:inst34|LastSigA                                                                                          ;
; motorcontrol:inst5|code_mt:inst8|LastSigB                                                                                                                                  ; Merged with motorcontrol:inst5|code:inst22|LastSigB                                                                                                 ;
; motorcontrol:inst5|code_mt:inst8|LastSigA                                                                                                                                  ; Merged with motorcontrol:inst5|code:inst22|LastSigA                                                                                                 ;
; motorcontrol:inst4|code_mt:inst8|LastSigB                                                                                                                                  ; Merged with motorcontrol:inst4|code:inst22|LastSigB                                                                                                 ;
; motorcontrol:inst4|code_mt:inst8|LastSigA                                                                                                                                  ; Merged with motorcontrol:inst4|code:inst22|LastSigA                                                                                                 ;
; motorcontrol:inst3|code_mt:inst8|LastSigB                                                                                                                                  ; Merged with motorcontrol:inst3|code:inst22|LastSigB                                                                                                 ;
; motorcontrol:inst3|code_mt:inst8|LastSigA                                                                                                                                  ; Merged with motorcontrol:inst3|code:inst22|LastSigA                                                                                                 ;
; motorcontrol:inst2|code_mt:inst8|LastSigB                                                                                                                                  ; Merged with motorcontrol:inst2|code:inst22|LastSigB                                                                                                 ;
; motorcontrol:inst2|code_mt:inst8|LastSigA                                                                                                                                  ; Merged with motorcontrol:inst2|code:inst22|LastSigA                                                                                                 ;
; SMALL14_CPU:inst1|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1|d1_timer_watchdog_s1_end_xfer                                                                         ; Merged with SMALL14_CPU:inst1|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1|d1_reasons_to_wait                                                 ;
; SMALL14_CPU:inst1|timer_0_s1_arbitrator:the_timer_0_s1|d1_timer_0_s1_end_xfer                                                                                              ; Merged with SMALL14_CPU:inst1|timer_0_s1_arbitrator:the_timer_0_s1|d1_reasons_to_wait                                                               ;
; SMALL14_CPU:inst1|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                   ; Merged with SMALL14_CPU:inst1|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                             ;
; SMALL14_CPU:inst1|shoot_timer_shoot_avalon_slave_0_arbitrator:the_shoot_timer_shoot_avalon_slave_0|d1_shoot_timer_shoot_avalon_slave_0_end_xfer                            ; Merged with SMALL14_CPU:inst1|shoot_timer_shoot_avalon_slave_0_arbitrator:the_shoot_timer_shoot_avalon_slave_0|d1_reasons_to_wait                   ;
; SMALL14_CPU:inst1|shoot_timer_chip_avalon_slave_0_arbitrator:the_shoot_timer_chip_avalon_slave_0|d1_shoot_timer_chip_avalon_slave_0_end_xfer                               ; Merged with SMALL14_CPU:inst1|shoot_timer_chip_avalon_slave_0_arbitrator:the_shoot_timer_chip_avalon_slave_0|d1_reasons_to_wait                     ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                   ; Merged with SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_addr[11]                                                                                        ;
; SMALL14_CPU:inst1|pio_shoot_off_s1_arbitrator:the_pio_shoot_off_s1|d1_pio_shoot_off_s1_end_xfer                                                                            ; Merged with SMALL14_CPU:inst1|pio_shoot_off_s1_arbitrator:the_pio_shoot_off_s1|d1_reasons_to_wait                                                   ;
; SMALL14_CPU:inst1|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1|d1_pio_sda_9557_s1_end_xfer                                                                               ; Merged with SMALL14_CPU:inst1|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1|d1_reasons_to_wait                                                     ;
; SMALL14_CPU:inst1|pio_sda_24_s1_arbitrator:the_pio_sda_24_s1|d1_pio_sda_24_s1_end_xfer                                                                                     ; Merged with SMALL14_CPU:inst1|pio_sda_24_s1_arbitrator:the_pio_sda_24_s1|d1_reasons_to_wait                                                         ;
; SMALL14_CPU:inst1|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1|d1_pio_scl_9557_s1_end_xfer                                                                               ; Merged with SMALL14_CPU:inst1|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1|d1_reasons_to_wait                                                     ;
; SMALL14_CPU:inst1|pio_scl_24_s1_arbitrator:the_pio_scl_24_s1|d1_pio_scl_24_s1_end_xfer                                                                                     ; Merged with SMALL14_CPU:inst1|pio_scl_24_s1_arbitrator:the_pio_scl_24_s1|d1_reasons_to_wait                                                         ;
; SMALL14_CPU:inst1|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1|d1_pio_reset_9557_s1_end_xfer                                                                         ; Merged with SMALL14_CPU:inst1|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1|d1_reasons_to_wait                                                 ;
; SMALL14_CPU:inst1|pio_nF2401_out_s1_arbitrator:the_pio_nF2401_out_s1|d1_pio_nF2401_out_s1_end_xfer                                                                         ; Merged with SMALL14_CPU:inst1|pio_nF2401_out_s1_arbitrator:the_pio_nF2401_out_s1|d1_reasons_to_wait                                                 ;
; SMALL14_CPU:inst1|pio_nF2401_inout_s1_arbitrator:the_pio_nF2401_inout_s1|d1_pio_nF2401_inout_s1_end_xfer                                                                   ; Merged with SMALL14_CPU:inst1|pio_nF2401_inout_s1_arbitrator:the_pio_nF2401_inout_s1|d1_reasons_to_wait                                             ;
; SMALL14_CPU:inst1|pio_nF2401_in_s1_arbitrator:the_pio_nF2401_in_s1|d1_pio_nF2401_in_s1_end_xfer                                                                            ; Merged with SMALL14_CPU:inst1|pio_nF2401_in_s1_arbitrator:the_pio_nF2401_in_s1|d1_reasons_to_wait                                                   ;
; SMALL14_CPU:inst1|pio_led_s1_arbitrator:the_pio_led_s1|d1_pio_led_s1_end_xfer                                                                                              ; Merged with SMALL14_CPU:inst1|pio_led_s1_arbitrator:the_pio_led_s1|d1_reasons_to_wait                                                               ;
; SMALL14_CPU:inst1|pio_infra_s1_arbitrator:the_pio_infra_s1|d1_pio_infra_s1_end_xfer                                                                                        ; Merged with SMALL14_CPU:inst1|pio_infra_s1_arbitrator:the_pio_infra_s1|d1_reasons_to_wait                                                           ;
; SMALL14_CPU:inst1|pio_hull_fault4_s1_arbitrator:the_pio_hull_fault4_s1|d1_pio_hull_fault4_s1_end_xfer                                                                      ; Merged with SMALL14_CPU:inst1|pio_hull_fault4_s1_arbitrator:the_pio_hull_fault4_s1|d1_reasons_to_wait                                               ;
; SMALL14_CPU:inst1|pio_hull_fault3_s1_arbitrator:the_pio_hull_fault3_s1|d1_pio_hull_fault3_s1_end_xfer                                                                      ; Merged with SMALL14_CPU:inst1|pio_hull_fault3_s1_arbitrator:the_pio_hull_fault3_s1|d1_reasons_to_wait                                               ;
; SMALL14_CPU:inst1|pio_hull_fault2_s1_arbitrator:the_pio_hull_fault2_s1|d1_pio_hull_fault2_s1_end_xfer                                                                      ; Merged with SMALL14_CPU:inst1|pio_hull_fault2_s1_arbitrator:the_pio_hull_fault2_s1|d1_reasons_to_wait                                               ;
; SMALL14_CPU:inst1|pio_hull_fault1_s1_arbitrator:the_pio_hull_fault1_s1|d1_pio_hull_fault1_s1_end_xfer                                                                      ; Merged with SMALL14_CPU:inst1|pio_hull_fault1_s1_arbitrator:the_pio_hull_fault1_s1|d1_reasons_to_wait                                               ;
; SMALL14_CPU:inst1|pio_buzzer_s1_arbitrator:the_pio_buzzer_s1|d1_pio_buzzer_s1_end_xfer                                                                                     ; Merged with SMALL14_CPU:inst1|pio_buzzer_s1_arbitrator:the_pio_buzzer_s1|d1_reasons_to_wait                                                         ;
; SMALL14_CPU:inst1|motor_4_avalon_slave_0_arbitrator:the_motor_4_avalon_slave_0|d1_motor_4_avalon_slave_0_end_xfer                                                          ; Merged with SMALL14_CPU:inst1|motor_4_avalon_slave_0_arbitrator:the_motor_4_avalon_slave_0|d1_reasons_to_wait                                       ;
; SMALL14_CPU:inst1|motor_3_avalon_slave_0_arbitrator:the_motor_3_avalon_slave_0|d1_motor_3_avalon_slave_0_end_xfer                                                          ; Merged with SMALL14_CPU:inst1|motor_3_avalon_slave_0_arbitrator:the_motor_3_avalon_slave_0|d1_reasons_to_wait                                       ;
; SMALL14_CPU:inst1|motor_2_avalon_slave_0_arbitrator:the_motor_2_avalon_slave_0|d1_motor_2_avalon_slave_0_end_xfer                                                          ; Merged with SMALL14_CPU:inst1|motor_2_avalon_slave_0_arbitrator:the_motor_2_avalon_slave_0|d1_reasons_to_wait                                       ;
; SMALL14_CPU:inst1|motor_1_avalon_slave_0_arbitrator:the_motor_1_avalon_slave_0|d1_motor_1_avalon_slave_0_end_xfer                                                          ; Merged with SMALL14_CPU:inst1|motor_1_avalon_slave_0_arbitrator:the_motor_1_avalon_slave_0|d1_reasons_to_wait                                       ;
; SMALL14_CPU:inst1|motor_0_avalon_slave_0_arbitrator:the_motor_0_avalon_slave_0|d1_motor_0_avalon_slave_0_end_xfer                                                          ; Merged with SMALL14_CPU:inst1|motor_0_avalon_slave_0_arbitrator:the_motor_0_avalon_slave_0|d1_reasons_to_wait                                       ;
; SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|d1_epcs_flash_controller_0_epcs_control_port_end_xfer ; Merged with SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|d1_reasons_to_wait ;
; SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                       ; Merged with SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                     ;
; SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0|readdata[9..14]                                                                                        ; Merged with SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0|readdata[15]                                                        ;
; Total Number of Removed Registers = 834                                                                                                                                    ;                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_slavearbiterlockenable ; Stuck at GND              ; SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port, ;
;                                                                                                                                                                                       ; due to stuck port data_in ; SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port,        ;
;                                                                                                                                                                                       ;                           ; SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[1],                     ;
;                                                                                                                                                                                       ;                           ; SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[0]                      ;
; SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                       ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module,                                                       ;
;                                                                                                                                                                                       ; due to stuck port data_in ; SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module,                                                              ;
;                                                                                                                                                                                       ;                           ; SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                                                                            ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[29]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[29]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[28]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[28]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[27]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[27]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[26]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[26]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[25]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[25]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[24]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[24]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[23]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[23]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[22]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[22]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[21]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[21]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[20]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[20]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[19]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[19]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[18]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[18]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[17]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[17]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[16]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[16]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[15]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[15]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[14]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[14]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[13]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[13]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[12]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[12]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[11]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[11]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[10]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[10]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[9]                                                                                                                             ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[9]                                                                                                                                                         ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[8]                                                                                                                             ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[8]                                                                                                                                                         ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[7]                                                                                                                             ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[7]                                                                                                                                                         ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[6]                                                                                                                             ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[6]                                                                                                                                                         ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                         ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                                                                     ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst5|code_mt:inst8|DoutM[0]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst5|code_hold:inst25|dataout[0]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst5|code_mt:inst8|DoutM[6]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst5|code_hold:inst25|dataout[6]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst5|code_mt:inst8|DoutM[5]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst5|code_hold:inst25|dataout[5]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst5|code_mt:inst8|DoutM[4]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst5|code_hold:inst25|dataout[4]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst5|code_mt:inst8|DoutM[3]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst5|code_hold:inst25|dataout[3]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst5|code_mt:inst8|DoutM[2]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst5|code_hold:inst25|dataout[2]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst5|code_mt:inst8|DoutM[1]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst5|code_hold:inst25|dataout[1]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst4|code_mt:inst8|DoutM[0]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst4|code_hold:inst25|dataout[0]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst4|code_mt:inst8|DoutM[6]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst4|code_hold:inst25|dataout[6]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst4|code_mt:inst8|DoutM[5]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst4|code_hold:inst25|dataout[5]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst4|code_mt:inst8|DoutM[4]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst4|code_hold:inst25|dataout[4]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst4|code_mt:inst8|DoutM[3]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst4|code_hold:inst25|dataout[3]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst4|code_mt:inst8|DoutM[2]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst4|code_hold:inst25|dataout[2]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst4|code_mt:inst8|DoutM[1]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst4|code_hold:inst25|dataout[1]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst3|code_mt:inst8|DoutM[0]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst3|code_hold:inst25|dataout[0]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst3|code_mt:inst8|DoutM[6]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst3|code_hold:inst25|dataout[6]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst3|code_mt:inst8|DoutM[5]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst3|code_hold:inst25|dataout[5]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst3|code_mt:inst8|DoutM[4]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst3|code_hold:inst25|dataout[4]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst3|code_mt:inst8|DoutM[3]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst3|code_hold:inst25|dataout[3]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[31]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[31]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst3|code_mt:inst8|DoutM[1]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst3|code_hold:inst25|dataout[1]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst2|code_mt:inst8|DoutM[0]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst2|code_hold:inst25|dataout[0]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst2|code_mt:inst8|DoutM[6]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst2|code_hold:inst25|dataout[6]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst2|code_mt:inst8|DoutM[5]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst2|code_hold:inst25|dataout[5]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst2|code_mt:inst8|DoutM[4]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst2|code_hold:inst25|dataout[4]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst2|code_mt:inst8|DoutM[3]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst2|code_hold:inst25|dataout[3]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst3|code_mt:inst8|DoutM[2]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst3|code_hold:inst25|dataout[2]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst2|code_mt:inst8|DoutM[1]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst2|code_hold:inst25|dataout[1]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0|readdata[15]                                                                                                      ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15]                                                                                                                     ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol_db:inst21|delta_limit:inst|dataout[0]                                                                                                                                    ; Stuck at GND              ; motorcontrol_db:inst21|ADD_ver:inst10|result1[0]                                                                                                                                                                  ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_share_counter[1]   ; Stuck at GND              ; SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_reg_firsttransfer                                  ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                         ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[30]                                                                                                                            ; Stuck at GND              ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_control_reg_rddata[30]                                                                                                                                                        ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
; motorcontrol:inst2|code_mt:inst8|DoutM[2]                                                                                                                                             ; Stuck at GND              ; motorcontrol:inst2|code_hold:inst25|dataout[2]                                                                                                                                                                    ;
;                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10640 ;
; Number of registers using Synchronous Clear  ; 645   ;
; Number of registers using Synchronous Load   ; 1305  ;
; Number of registers using Asynchronous Clear ; 7933  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6397  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[0]                                                                                                                    ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[1]                                                                                                                    ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[2]                                                                                                                    ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[3]                                                                                                                    ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[4]                                                                                                                    ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[5]                                                                                                                    ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[6]                                                                                                                    ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[9]                                                                                                                    ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[10]                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[12]                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[15]                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[19]                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[20]                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog|internal_counter[23]                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[0]                                                                                                                                  ; 3       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[1]                                                                                                                                  ; 3       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[2]                                                                                                                                  ; 3       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[3]                                                                                                                                  ; 3       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[4]                                                                                                                                  ; 3       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[7]                                                                                                                                  ; 3       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[9]                                                                                                                                  ; 3       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[10]                                                                                                                                 ; 3       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[15]                                                                                                                                 ; 3       ;
; SMALL14_CPU:inst1|timer_0:the_timer_0|internal_counter[16]                                                                                                                                 ; 3       ;
; SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|epcs_slave_select_reg[0]                                 ; 2       ;
; SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|stateZero                                                ; 1       ;
; motorcontrol:inst2|33035:inst12|MC33035_ver_62:inst2|AT                                                                                                                                    ; 1       ;
; motorcontrol:inst2|33035:inst12|I2t:inst7|act                                                                                                                                              ; 9       ;
; motorcontrol:inst2|33035:inst12|MC33035_ver_62:inst2|BT                                                                                                                                    ; 1       ;
; motorcontrol:inst2|33035:inst12|MC33035_ver_62:inst2|CT                                                                                                                                    ; 1       ;
; motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|fault                                                                                                                                    ; 10      ;
; motorcontrol_db:inst21|33035_db2:inst12|MC33035_ver_62:inst2|AT                                                                                                                            ; 1       ;
; motorcontrol_db:inst21|33035_db2:inst12|MC33035_ver_62:inst2|BT                                                                                                                            ; 2       ;
; motorcontrol_db:inst21|33035_db2:inst12|MC33035_ver_62:inst2|CT                                                                                                                            ; 3       ;
; motorcontrol:inst3|33035:inst12|MC33035_ver_62:inst2|AT                                                                                                                                    ; 1       ;
; motorcontrol:inst3|33035:inst12|I2t:inst7|act                                                                                                                                              ; 9       ;
; motorcontrol:inst3|33035:inst12|MC33035_ver_62:inst2|BT                                                                                                                                    ; 1       ;
; motorcontrol:inst3|33035:inst12|MC33035_ver_62:inst2|CT                                                                                                                                    ; 1       ;
; motorcontrol:inst4|33035:inst12|MC33035_ver_62:inst2|AT                                                                                                                                    ; 1       ;
; motorcontrol:inst4|33035:inst12|I2t:inst7|act                                                                                                                                              ; 9       ;
; motorcontrol:inst4|33035:inst12|MC33035_ver_62:inst2|BT                                                                                                                                    ; 1       ;
; motorcontrol:inst4|33035:inst12|MC33035_ver_62:inst2|CT                                                                                                                                    ; 1       ;
; motorcontrol:inst5|33035:inst12|MC33035_ver_62:inst2|AT                                                                                                                                    ; 1       ;
; motorcontrol:inst5|33035:inst12|I2t:inst7|act                                                                                                                                              ; 9       ;
; motorcontrol:inst5|33035:inst12|MC33035_ver_62:inst2|BT                                                                                                                                    ; 1       ;
; motorcontrol:inst5|33035:inst12|MC33035_ver_62:inst2|CT                                                                                                                                    ; 1       ;
; motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|fault                                                                                                                                    ; 10      ;
; motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|fault                                                                                                                                    ; 10      ;
; motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|fault                                                                                                                                    ; 10      ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                             ; 2       ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                             ; 1       ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                             ; 2       ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                             ; 2       ;
; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[1]                                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[3]                                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[5]                                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[7]                                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[2]                                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[5]                                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[6]                                                                                                                                   ; 2       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[14]                                                                                                       ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[13]                                                                                                       ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[12]                                                                                                       ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[11]                                                                                                       ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[10]                                                                                                       ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[9]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[8]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[7]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[6]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[5]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[4]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[3]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[2]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[1]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|duty[0]                                                                                                        ; 1       ;
; SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n               ; 48      ;
; SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[0]                         ; 1       ;
; SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n ; 8       ;
; SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_addend[0]               ; 5       ;
; motorcontrol:inst2|33035:inst12|I2t:inst7|flag[1]                                                                                                                                          ; 3       ;
; motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|fault                                                                                                                            ; 8       ;
; motorcontrol:inst3|33035:inst12|I2t:inst7|flag[1]                                                                                                                                          ; 3       ;
; motorcontrol:inst4|33035:inst12|I2t:inst7|flag[1]                                                                                                                                          ; 3       ;
; motorcontrol:inst5|33035:inst12|I2t:inst7|flag[1]                                                                                                                                          ; 3       ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                             ; 2       ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                             ; 2       ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                             ; 2       ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                             ; 2       ;
; SMALL14_CPU:inst1|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                           ; 10      ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                        ; 4       ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                     ; 11      ;
; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                               ; 3       ;
; SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                     ; 5       ;
; SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                            ; 6       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|period[15]                                                                                                     ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|period[14]                                                                                                     ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|period[13]                                                                                                     ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|period[12]                                                                                                     ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|period[11]                                                                                                     ; 1       ;
; SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|period[10]                                                                                                     ; 1       ;
; Total number of inverted registers = 313*                                                                                                                                                  ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|d_byteenable[0]                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|d_address_line_field[1]                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0|cntcnt[0]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_mem_byte_en[0]                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|A_slow_inst_result[7]                                                                                                                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|D_iw[25]                                                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|A_inst_result[17]                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|A_inst_result[1]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|ic_fill_ap_offset[1]                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|OpenOrCloseLoop:inst27|set[20]                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|OpenOrCloseLoop:inst27|set[30]                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|OpenOrCloseLoop:inst27|set[22]                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|OpenOrCloseLoop:inst27|set[30]                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|OpenOrCloseLoop:inst27|set[31]                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|33035:inst12|one_bit_filter:inst1|counter[0]                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|33035:inst12|one_bit_filter:inst1|counter[3]                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|33035:inst12|one_bit_filter:inst1|counter[3]                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|33035:inst12|one_bit_filter:inst1|counter[1]                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|one_bit_filter:inst1|counter[0]                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|one_bit_filter:inst3|counter[0]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|one_bit_filter:inst2|counter[3]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|one_bit_filter:inst3|counter[0]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|one_bit_filter:inst2|counter[0]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|one_bit_filter:inst3|counter[0]                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|one_bit_filter:inst2|counter[0]                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|one_bit_filter:inst29|counter[1]                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|one_bit_filter:inst3|counter[1]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|one_bit_filter:inst2|counter[3]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|one_bit_filter:inst3|counter[3]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|one_bit_filter:inst2|counter[3]                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|motor_4:the_motor_4|motor:motor_4|rddata[30]                                                                                                                                               ;
; 8:1                ; 28 bits   ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|motor_2:the_motor_2|motor:motor_2|rddata[5]                                                                                                                                                ;
; 8:1                ; 84 bits   ; 420 LEs       ; 168 LEs              ; 252 LEs                ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|motor_1:the_motor_1|motor:motor_1|rddata[24]                                                                                                                                               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[14]                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[8]                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[1]                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[7]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[3]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm|counter[10]                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|d_writedata[16]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|A_dc_wr_data_cnt[3]                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[1]                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|ic_tag_wraddress[5]                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|code_mt:inst8|Dout1[14]                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|code_mt:inst8|Dout1[9]                                                                                                                                                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[15]                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[23]                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_src2[19]                                                                                                                                                                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_control_reg_rddata[5]                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|testhull:inst12|Timer_hull:inst2|Dout[10]                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SMALL_V14|testhull:inst12|hulltimer:inst1|counter[21]                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|code:inst22|DoutTemp[5]                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|code_mt_db:inst33|Dout1[25]                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|code_db:inst34|DoutTemp[21]                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|code_mt:inst8|Dout1[5]                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|code:inst22|DoutTemp[19]                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|code_mt:inst8|Dout1[0]                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|code:inst22|DoutTemp[5]                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|code:inst22|DoutTemp[23]                                                                                                                                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|33035:inst12|I2t:inst7|flag[16]                                                                                                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|33035:inst12|I2t:inst7|flag[27]                                                                                                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|33035:inst12|I2t:inst7|flag[18]                                                                                                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|33035:inst12|I2t:inst7|flag[3]                                                                                                                                                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|I2t:inst7|flag[31]                                                                                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|OpenOrCloseLoop:inst27|set[15]                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|OpenOrCloseLoop:inst27|set[13]                                                                                                                                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|OpenOrCloseLoop:inst27|set[16]                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|OpenOrCloseLoop:inst27|set[19]                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|OpenOrCloseLoop:inst27|set[10]                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot|counter[11]                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|shoot_timer_chip:the_shoot_timer_chip|shoot_timer:shoot_timer_chip|counter[21]                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|default_counter[2]                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|default_counter[0]                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|default_counter[1]                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|default_counter[0]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_st_data[27]                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|default_counter[0]                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[0]                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0|readdata[3]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|motor_0:the_motor_0|motor:motor_0|rddata[31]                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|d_address_offset_field[0]                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_src1[5]                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[7]                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |SMALL_V14|motorcontrol:inst2|delta_limit:inst|dataout[5]                                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |SMALL_V14|motorcontrol:inst3|delta_limit:inst|dataout[4]                                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |SMALL_V14|motorcontrol:inst4|delta_limit:inst|dataout[14]                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |SMALL_V14|motorcontrol:inst5|delta_limit:inst|dataout[18]                                                                                                                                                              ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|delta_limit:inst|dataout[9]                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|fault_counter[0]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|fault_counter[1]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|fault_counter[0]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|fault_counter[1]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|fault_counter[0]                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_dqm[0]                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[12]                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[15]                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_mem_byte_en[3]                                                                                                                                                           ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|F_pc[17]                                                                                                                                                                   ;
; 6:1                ; 20 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_pipe_flush_waddr[14]                                                                                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_addr[8]                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_addr[2]                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                    ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|m_data[2]                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|M_pipe_flush_waddr[9]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|comb                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_share_counter_next_value[1]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_logic_result[11]                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|motorcontrol:inst2|ADD_ver:inst10|result[3]                                                                                                                                                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|motorcontrol_db:inst21|ADD_ver:inst10|result[30]                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|motorcontrol:inst3|ADD_ver:inst10|result[27]                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|motorcontrol:inst4|ADD_ver:inst10|result[22]                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|motorcontrol:inst5|ADD_ver:inst10|result[5]                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|F_iw[1]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|dc_data_rd_port_addr[0]                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|dc_data_wr_port_addr[3]                                                                                                                                                    ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|dc_data_wr_port_data[5]                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|updated_one_count                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|updated_one_count                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_alu_result[31]                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_alu_result[2]                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|D_dst_regnum[3]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|dc_data_wr_port_byte_en[3]                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[5]                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[3]                                                                                                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_alu_result[30]                                                                                                                                                           ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|E_alu_result[23]                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|D_src2_reg[9]                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|A_wr_data_unfiltered[26]                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|A_wr_data_unfiltered[15]                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|A_wr_data_unfiltered[0]                                                                                                                                                    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |SMALL_V14|SMALL14_CPU:inst1|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|Selector35                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |SMALL_V14|SMALL14_CPU:inst1|sdram_0:the_sdram_0|Selector27                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_1hf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_jcf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                                       ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.011                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.100                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.101                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.010                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.001                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.000                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]~reg0                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]~reg0                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]~reg0                                                                                                                                                              ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                   ;
+-----------------------------+----------------------------------------------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                               ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+----------------------------------------------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                    ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                                                  ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; jxuir                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]~reg0                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]~reg0                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[0]                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[1]                                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_uir                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; enable_action_strobe                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; update_jdo_strobe                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_udr                                                                                                                                                                           ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                          ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                      ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                          ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                      ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0 ;
+---------------------------+---------------------+------+-------------+
; Assignment                ; Value               ; From ; To          ;
+---------------------------+---------------------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -           ;
+---------------------------+---------------------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[10]                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[9]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[8]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[7]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[6]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[5]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[4]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[3]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[2]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[1]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[0]                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; user_saw_rvalid                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; write_valid                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; read_req                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; read_write                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[7]                                                                          ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[7]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[6]                                                                          ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[6]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[5]                                                                          ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[5]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[4]                                                                          ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[4]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[3]                                                                          ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[3]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[2]                                                                          ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[2]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[1]                                                                          ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[1]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[0]                                                                          ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[0]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; write_stalled                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; jupdate                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; rvalid                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[7]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[6]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[5]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[4]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[3]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[2]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[1]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[0]                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|sdram_0:the_sdram_0  ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch ;
+---------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                             ;
+---------------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                       ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                  ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                     ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                     ;
+---------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[8]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[9]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[10]                                                                            ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_03t3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_lcd1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag ;
+----------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                    ;
+----------------+----------------------+-------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ic_tag_ram.mif ; String                                                                  ;
+----------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 22                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 22                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; cpu_0_ic_tag_ram.mif ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_k5g1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht ;
+----------------+-------------------+----------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                 ;
+----------------+-------------------+----------------------------------------------------------------------+
; lpm_file       ; cpu_0_bht_ram.mif ; String                                                               ;
+----------------+-------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; cpu_0_bht_ram.mif    ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_hsf1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                        ;
+----------------+--------------------+---------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                      ;
+----------------+--------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_haf1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                        ;
+----------------+--------------------+---------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                      ;
+----------------+--------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_iaf1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag ;
+----------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                    ;
+----------------+----------------------+-------------------------------------------------------------------------+
; lpm_file       ; cpu_0_dc_tag_ram.mif ; String                                                                  ;
+----------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 17                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 17                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; cpu_0_dc_tag_ram.mif ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_1hf1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_jcf1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim ;
+----------------+--------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                      ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                      ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_i2d1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                      ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                            ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                   ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                   ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                   ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                   ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                   ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                   ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                   ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                   ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                   ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                   ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                   ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                   ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                   ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                   ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                   ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                   ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                   ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                   ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                   ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                   ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                   ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                   ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                   ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                   ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                   ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                   ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                   ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                   ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                   ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                   ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                   ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                   ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                   ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                   ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                   ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                   ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                   ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                   ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                   ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                   ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                   ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                   ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                   ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                   ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                            ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                   ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                   ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                   ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                   ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                   ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                   ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                   ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                   ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                   ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                   ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                   ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                   ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                   ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                   ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                   ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                   ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                   ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                   ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                   ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                   ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                   ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                   ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                   ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                   ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                   ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                   ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                   ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                   ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                   ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                   ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                   ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                   ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                   ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                   ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                   ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                   ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                   ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                   ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                   ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                   ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                   ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                   ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                   ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                            ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                            ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                   ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                            ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                   ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                   ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                   ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                   ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                   ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                   ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                   ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                   ;
; CBXI_PARAMETER                        ; mult_add_dfr2     ; Untyped                                                                                   ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                   ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                      ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                            ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                   ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                   ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                   ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                   ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                   ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                   ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                   ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                   ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                   ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                   ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                   ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                   ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                   ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                   ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                   ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                   ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                   ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                   ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                   ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                   ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                   ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                   ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                   ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                   ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                   ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                   ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                   ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                   ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                   ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                   ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                   ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                   ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                   ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                   ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                   ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                   ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                   ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                   ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                   ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                   ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                   ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                   ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                   ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                   ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                   ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                   ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                   ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                   ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                            ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                   ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                   ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                   ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                   ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                   ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                   ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                   ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                   ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                   ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                   ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                   ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                   ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                   ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                   ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                   ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                   ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                   ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                   ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                   ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                   ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                   ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                   ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                   ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                   ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                   ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                   ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                   ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                   ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                   ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                   ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                   ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                   ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                   ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                   ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                   ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                   ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                   ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                   ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                   ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                   ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                   ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                   ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                   ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                   ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                            ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                            ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                   ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                            ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                   ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                   ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                   ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                   ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                   ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                   ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                   ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                   ;
; CBXI_PARAMETER                        ; mult_add_ffr2     ; Untyped                                                                                   ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                   ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                   ;
+----------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                 ;
+----------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                         ;
+------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III                       ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_l872                   ; Untyped                                                                                                                                                                                      ;
+------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                   ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                         ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                         ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                         ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                         ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                 ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                         ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                         ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                 ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                         ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                 ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                 ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                  ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                               ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 8                                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 256                                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                               ;
; INIT_FILE                          ; epcs_flash_controller_0_boot_rom.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone III                          ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_tj41                      ; Untyped                                                               ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                          ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                               ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                        ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                ;
; RESERVED                ; 0                                ; Signed Integer                                                                ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|shoot_timer_chip:the_shoot_timer_chip|shoot_timer:shoot_timer_chip ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Bit_32         ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot|shoot_timer:shoot_timer_shoot ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Bit_32         ; 32    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -2083             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_nfa2       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testhull:inst12|Timer_hull:inst2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; Bit            ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 194                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 194                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 46864                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 17180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 606                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                             ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                            ; Type            ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                                                      ; Untyped         ;
; n_nodes                  ; 3                                                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                                                ; Untyped         ;
; node_info                ; 001100000000000001101110000000000000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                ; Signed Integer  ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst2|code_mt:inst8|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst2|code_mt:inst8|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------------------+
; Parameter Name                                 ; Value       ; Type                              ;
+------------------------------------------------+-------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 32          ; Untyped                           ;
; LPM_WIDTHB                                     ; 2           ; Untyped                           ;
; LPM_WIDTHP                                     ; 34          ; Untyped                           ;
; LPM_WIDTHR                                     ; 34          ; Untyped                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                           ;
; LATENCY                                        ; 0           ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                           ;
; USE_EAB                                        ; OFF         ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_53t    ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                           ;
+------------------------------------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst5|code_mt:inst8|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst5|code_mt:inst8|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------------------+
; Parameter Name                                 ; Value       ; Type                              ;
+------------------------------------------------+-------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 32          ; Untyped                           ;
; LPM_WIDTHB                                     ; 2           ; Untyped                           ;
; LPM_WIDTHP                                     ; 34          ; Untyped                           ;
; LPM_WIDTHR                                     ; 34          ; Untyped                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                           ;
; LATENCY                                        ; 0           ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                           ;
; USE_EAB                                        ; OFF         ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_53t    ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                           ;
+------------------------------------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32          ; Untyped                          ;
; LPM_WIDTHB                                     ; 32          ; Untyped                          ;
; LPM_WIDTHP                                     ; 64          ; Untyped                          ;
; LPM_WIDTHR                                     ; 64          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32          ; Untyped                          ;
; LPM_WIDTHB                                     ; 32          ; Untyped                          ;
; LPM_WIDTHP                                     ; 64          ; Untyped                          ;
; LPM_WIDTHR                                     ; 64          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------------------------+
; Parameter Name                                 ; Value       ; Type                                    ;
+------------------------------------------------+-------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 8           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 32          ; Untyped                                 ;
; LPM_WIDTHP                                     ; 40          ; Untyped                                 ;
; LPM_WIDTHR                                     ; 40          ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                 ;
; LATENCY                                        ; 0           ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_vdt    ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                 ;
+------------------------------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------------------------+
; Parameter Name                                 ; Value       ; Type                                    ;
+------------------------------------------------+-------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 9           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 32          ; Untyped                                 ;
; LPM_WIDTHP                                     ; 41          ; Untyped                                 ;
; LPM_WIDTHR                                     ; 41          ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                 ;
; LATENCY                                        ; 0           ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_1et    ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                 ;
+------------------------------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32          ; Untyped                          ;
; LPM_WIDTHB                                     ; 32          ; Untyped                          ;
; LPM_WIDTHP                                     ; 64          ; Untyped                          ;
; LPM_WIDTHR                                     ; 64          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32          ; Untyped                          ;
; LPM_WIDTHB                                     ; 32          ; Untyped                          ;
; LPM_WIDTHP                                     ; 64          ; Untyped                          ;
; LPM_WIDTHR                                     ; 64          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32          ; Untyped                          ;
; LPM_WIDTHB                                     ; 32          ; Untyped                          ;
; LPM_WIDTHP                                     ; 64          ; Untyped                          ;
; LPM_WIDTHR                                     ; 64          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32          ; Untyped                          ;
; LPM_WIDTHB                                     ; 32          ; Untyped                          ;
; LPM_WIDTHP                                     ; 64          ; Untyped                          ;
; LPM_WIDTHR                                     ; 64          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32          ; Untyped                          ;
; LPM_WIDTHB                                     ; 32          ; Untyped                          ;
; LPM_WIDTHP                                     ; 64          ; Untyped                          ;
; LPM_WIDTHR                                     ; 64          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32          ; Untyped                          ;
; LPM_WIDTHB                                     ; 32          ; Untyped                          ;
; LPM_WIDTHP                                     ; 64          ; Untyped                          ;
; LPM_WIDTHR                                     ; 64          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_ubt    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst3|code_mt:inst8|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst3|code_mt:inst8|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------------------+
; Parameter Name                                 ; Value       ; Type                              ;
+------------------------------------------------+-------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 32          ; Untyped                           ;
; LPM_WIDTHB                                     ; 2           ; Untyped                           ;
; LPM_WIDTHP                                     ; 34          ; Untyped                           ;
; LPM_WIDTHR                                     ; 34          ; Untyped                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                           ;
; LATENCY                                        ; 0           ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                           ;
; USE_EAB                                        ; OFF         ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_53t    ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                           ;
+------------------------------------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst4|code_mt:inst8|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 32             ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol:inst4|code_mt:inst8|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------------------+
; Parameter Name                                 ; Value       ; Type                              ;
+------------------------------------------------+-------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 32          ; Untyped                           ;
; LPM_WIDTHB                                     ; 2           ; Untyped                           ;
; LPM_WIDTHP                                     ; 34          ; Untyped                           ;
; LPM_WIDTHR                                     ; 34          ; Untyped                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                           ;
; LATENCY                                        ; 0           ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                           ;
; USE_EAB                                        ; OFF         ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_53t    ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                           ;
+------------------------------------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol_db:inst21|code_mt_db:inst33|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                         ;
; LPM_WIDTHD             ; 32             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: motorcontrol_db:inst21|code_mt_db:inst33|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                      ;
+------------------------------------------------+-------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 32          ; Untyped                                   ;
; LPM_WIDTHB                                     ; 2           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 34          ; Untyped                                   ;
; LPM_WIDTHR                                     ; 34          ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                   ;
; LATENCY                                        ; 0           ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                   ;
; USE_EAB                                        ; OFF         ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_53t    ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                   ;
+------------------------------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                           ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                    ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 22                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 22                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 17                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                    ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                     ;
; Entity Instance                           ; SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                    ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                        ;
; Entity Instance                       ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                      ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                        ;
;     -- port_signa                     ; PORT_UNUSED                                                                                              ;
;     -- port_signb                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                 ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                 ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                      ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                        ;
;     -- port_signa                     ; PORT_UNUSED                                                                                              ;
;     -- port_signb                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                 ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                 ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 16                                                                                                       ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 15                                                      ;
; Entity Instance                       ; motorcontrol:inst2|code_mt:inst8|lpm_mult:Mult1         ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 2                                                       ;
;     -- LPM_WIDTHP                     ; 34                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst5|code_mt:inst8|lpm_mult:Mult1         ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 2                                                       ;
;     -- LPM_WIDTHP                     ; 34                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult1          ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 40                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 9                                                       ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 41                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult1          ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult1          ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult1          ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 32                                                      ;
;     -- LPM_WIDTHP                     ; 64                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst3|code_mt:inst8|lpm_mult:Mult1         ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 2                                                       ;
;     -- LPM_WIDTHP                     ; 34                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol:inst4|code_mt:inst8|lpm_mult:Mult1         ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 2                                                       ;
;     -- LPM_WIDTHP                     ; 34                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; motorcontrol_db:inst21|code_mt_db:inst33|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                      ;
;     -- LPM_WIDTHB                     ; 2                                                       ;
;     -- LPM_WIDTHP                     ; 34                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
+---------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                        ;
; Entity Instance            ; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                             ;
;     -- lpm_width           ; 8                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
; Entity Instance            ; SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                             ;
;     -- lpm_width           ; 8                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; altpll0:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SMALL14_CPU:inst1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SMALL14_CPU:inst1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                      ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"                          ;
+-----------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                            ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; epcs_flash_controller_0_epcs_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_0_epcs_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_0_epcs_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 194                 ; 194              ; 1024         ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                  ; Details                                                                                                                                                        ;
+-----------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdi:inst6|clk1            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; motorcontrol:inst2|cdmt[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[0]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[0]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[10]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[10]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[11]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[11]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[12]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[12]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[13]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[13]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[14]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[14]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[15]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[15]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[16]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[16]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[17]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[17]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[18]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[18]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[19]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[19]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[1]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[1]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[20]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[20]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[21]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[21]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[22]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[22]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[23]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[23]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[24]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[24]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[25]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[25]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[26]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[26]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[27]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[27]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[28]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[28]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[29]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[29]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[2]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[2]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[30]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[30]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[31]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[31]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[3]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[3]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[4]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[4]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[5]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[5]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[6]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[6]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[7]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[7]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[8]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[8]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[9]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|cdmt[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|code_hold:inst11|dataout[9]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[0]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[0]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[10]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[10]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[11]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[11]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[12]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[12]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[13]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[13]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[14]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[14]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[15]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[15]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[16]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[16]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[17]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[17]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[18]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[18]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[19]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[19]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[1]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[1]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[20]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[20]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[21]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[21]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[22]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[22]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[23]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[23]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[24]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[24]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[25]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[25]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[26]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[26]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[27]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[27]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[28]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[28]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[29]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[29]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[2]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[2]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[30]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[30]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[31]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[31]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[3]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[3]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[4]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[4]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[5]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[5]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[6]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[6]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[7]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[7]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[8]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[8]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[9]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst2|duty[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst2|judgePorN:inst24|dataout[9]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[0]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[0]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[10]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[10]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[11]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[11]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[12]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[12]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[13]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[13]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[14]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[14]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[15]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[15]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[16]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[16]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[17]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[17]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[18]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[18]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[19]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[19]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[1]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[1]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[20]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[20]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[21]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[21]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[22]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[22]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[23]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[23]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[24]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[24]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[25]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[25]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[26]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[26]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[27]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[27]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[28]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[28]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[29]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[29]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[2]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[2]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[30]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[30]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[31]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[31]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[3]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[3]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[4]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[4]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[5]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[5]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[6]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[6]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[7]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[7]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[8]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[8]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[9]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|A[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|A[9]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[0]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[0]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[10]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[10]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[11]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[11]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[12]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[12]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[13]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[13]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[14]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[14]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[15]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[15]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[16]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[16]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[17]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[17]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[18]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[18]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[19]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[19]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[1]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[1]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[20]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[20]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[21]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[21]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[22]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[22]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[23]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[23]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[24]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[24]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[25]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[25]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[26]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[26]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[27]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[27]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[28]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[28]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[29]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[29]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[2]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[2]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[30]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[30]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[31]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[31]          ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[3]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[3]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[4]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[4]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[5]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[5]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[6]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[6]~_wirecell ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[7]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[7]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[8]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[8]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[9]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|B[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SMALL14_CPU:inst1|motor_3:the_motor_3|motor:motor_3|B[9]           ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[0]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[0]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[10]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[10]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[11]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[11]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[12]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[12]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[13]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[13]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[14]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[14]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[15]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[15]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[16]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[16]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[17]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[17]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[18]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[18]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[19]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[19]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[1]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[1]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[20]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[20]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[21]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[21]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[22]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[22]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[23]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[23]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[24]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[24]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[25]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[25]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[26]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[26]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[27]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[27]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[28]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[28]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[29]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[29]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[2]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[2]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[30]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[30]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[31]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[31]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[3]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[3]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[4]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[4]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[5]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[5]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[6]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[6]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[7]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[7]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[8]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[8]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[9]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|cdmt[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|code_hold:inst11|dataout[9]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[0]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[0]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[10]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[10]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[11]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[11]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[12]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[12]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[13]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[13]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[14]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[14]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[15]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[15]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[16]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[16]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[17]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[17]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[18]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[18]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[19]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[19]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[1]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[1]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[20]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[20]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[21]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[21]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[22]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[22]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[23]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[23]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[24]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[24]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[25]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[25]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[26]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[26]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[27]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[27]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[28]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[28]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[29]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[29]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[2]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[2]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[30]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[30]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[31]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[31]                    ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[3]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[3]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[4]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[4]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[5]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[5]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[6]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[6]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[7]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[7]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[8]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[8]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[9]                     ; N/A                                                                                                                                                            ;
; motorcontrol:inst5|duty[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; motorcontrol:inst5|judgePorN:inst24|dataout[9]                     ; N/A                                                                                                                                                            ;
; clk                         ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk                                                                ; N/A                                                                                                                                                            ;
; infra_filter:inst14|bit_out ; post-fitting  ; connected ; Top            ; post-synthesis    ; infra_filter:inst14|bit_out                                        ; N/A                                                                                                                                                            ;
; infra_filter:inst14|bit_out ; post-fitting  ; connected ; Top            ; post-synthesis    ; infra_filter:inst14|bit_out                                        ; N/A                                                                                                                                                            ;
; infrain                     ; post-fitting  ; connected ; Top            ; post-synthesis    ; infrain                                                            ; N/A                                                                                                                                                            ;
; infrain                     ; post-fitting  ; connected ; Top            ; post-synthesis    ; infrain                                                            ; N/A                                                                                                                                                            ;
+-----------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue May 22 20:44:09 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SMALL_V14 -c SMALL_V14
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file adgetnew2_0.v
    Info: Found entity 1: adgetnew2_0
Info: Found 1 design units, including 1 entities, in source file pwm_2.v
    Info: Found entity 1: PWM_2
Info: Found 1 design units, including 1 entities, in source file motor_1.v
    Info: Found entity 1: motor_1
Info: Found 1 design units, including 1 entities, in source file pwm_2_infra_pwm.v
    Info: Found entity 1: PWM_2_infra_pwm
Info: Found 1 design units, including 1 entities, in source file shoot_timer.v
    Info: Found entity 1: shoot_timer
Info: Found 1 design units, including 1 entities, in source file shoot_timer_shoot.v
    Info: Found entity 1: shoot_timer_shoot
Info: Found 1 design units, including 1 entities, in source file motor_0.v
    Info: Found entity 1: motor_0
Info: Found 1 design units, including 1 entities, in source file motor.v
    Info: Found entity 1: motor
Info: Found 1 design units, including 1 entities, in source file shoot_timer_chip.v
    Info: Found entity 1: shoot_timer_chip
Info: Found 1 design units, including 1 entities, in source file adgetnew2.v
    Info: Found entity 1: adgetnew2
Info: Found 1 design units, including 1 entities, in source file motor_4.v
    Info: Found entity 1: motor_4
Info: Found 1 design units, including 1 entities, in source file motor_2.v
    Info: Found entity 1: motor_2
Info: Found 1 design units, including 1 entities, in source file motor_3.v
    Info: Found entity 1: motor_3
Info: Found 1 design units, including 1 entities, in source file small_v14.bdf
    Info: Found entity 1: SMALL_V14
Info: Found 1 design units, including 1 entities, in source file clkdi.v
    Info: Found entity 1: clkdi
Info: Found 1 design units, including 1 entities, in source file shootcount.v
    Info: Found entity 1: ShootCount
Info: Found 1 design units, including 1 entities, in source file shootsave.v
    Info: Found entity 1: ShootSave
Info: Found 1 design units, including 1 entities, in source file judgeset.v
    Info: Found entity 1: judgeSet
Info: Elaborating entity "SMALL_V14" for the top level hierarchy
Warning: Using design file small14_cpu.v, which is not specified as a design file for the current project, but contains definitions for 38 design units and 38 entities in project
    Info: Found entity 1: PWM_2_infra_pwm_avalon_slave_0_arbitrator
    Info: Found entity 2: adgetnew2_0_avalon_slave_0_arbitrator
    Info: Found entity 3: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 4: cpu_0_data_master_arbitrator
    Info: Found entity 5: cpu_0_instruction_master_arbitrator
    Info: Found entity 6: epcs_flash_controller_0_epcs_control_port_arbitrator
    Info: Found entity 7: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 8: motor_0_avalon_slave_0_arbitrator
    Info: Found entity 9: motor_1_avalon_slave_0_arbitrator
    Info: Found entity 10: motor_2_avalon_slave_0_arbitrator
    Info: Found entity 11: motor_3_avalon_slave_0_arbitrator
    Info: Found entity 12: motor_4_avalon_slave_0_arbitrator
    Info: Found entity 13: pio_buzzer_s1_arbitrator
    Info: Found entity 14: pio_hull_fault1_s1_arbitrator
    Info: Found entity 15: pio_hull_fault2_s1_arbitrator
    Info: Found entity 16: pio_hull_fault3_s1_arbitrator
    Info: Found entity 17: pio_hull_fault4_s1_arbitrator
    Info: Found entity 18: pio_infra_s1_arbitrator
    Info: Found entity 19: pio_led_s1_arbitrator
    Info: Found entity 20: pio_nF2401_in_s1_arbitrator
    Info: Found entity 21: pio_nF2401_inout_s1_arbitrator
    Info: Found entity 22: pio_nF2401_out_s1_arbitrator
    Info: Found entity 23: pio_reset_9557_s1_arbitrator
    Info: Found entity 24: pio_scl_24_s1_arbitrator
    Info: Found entity 25: pio_scl_9557_s1_arbitrator
    Info: Found entity 26: pio_sda_24_s1_arbitrator
    Info: Found entity 27: pio_sda_9557_s1_arbitrator
    Info: Found entity 28: pio_shoot_off_s1_arbitrator
    Info: Found entity 29: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info: Found entity 30: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info: Found entity 31: sdram_0_s1_arbitrator
    Info: Found entity 32: shoot_timer_chip_avalon_slave_0_arbitrator
    Info: Found entity 33: shoot_timer_shoot_avalon_slave_0_arbitrator
    Info: Found entity 34: sysid_control_slave_arbitrator
    Info: Found entity 35: timer_0_s1_arbitrator
    Info: Found entity 36: timer_watchdog_s1_arbitrator
    Info: Found entity 37: SMALL14_CPU_reset_clk_0_domain_synch_module
    Info: Found entity 38: SMALL14_CPU
Info: Elaborating entity "SMALL14_CPU" for hierarchy "SMALL14_CPU:inst1"
Info: Elaborating entity "PWM_2_infra_pwm_avalon_slave_0_arbitrator" for hierarchy "SMALL14_CPU:inst1|PWM_2_infra_pwm_avalon_slave_0_arbitrator:the_PWM_2_infra_pwm_avalon_slave_0"
Info: Elaborating entity "PWM_2_infra_pwm" for hierarchy "SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm"
Info: Elaborating entity "PWM_2" for hierarchy "SMALL14_CPU:inst1|PWM_2_infra_pwm:the_PWM_2_infra_pwm|PWM_2:pwm_2_infra_pwm"
Info: Elaborating entity "adgetnew2_0_avalon_slave_0_arbitrator" for hierarchy "SMALL14_CPU:inst1|adgetnew2_0_avalon_slave_0_arbitrator:the_adgetnew2_0_avalon_slave_0"
Info: Elaborating entity "adgetnew2_0" for hierarchy "SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0"
Info: Elaborating entity "adgetnew2" for hierarchy "SMALL14_CPU:inst1|adgetnew2_0:the_adgetnew2_0|adgetnew2:adgetnew2_0"
Warning (10230): Verilog HDL assignment warning at adgetnew2.v(54): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at adgetnew2.v(109): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adgetnew2.v(151): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "SMALL14_CPU:inst1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "SMALL14_CPU:inst1|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "SMALL14_CPU:inst1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Info: Found 28 design units, including 28 entities, in source file cpu_0.v
    Info: Found entity 1: cpu_0_ic_data_module
    Info: Found entity 2: cpu_0_ic_tag_module
    Info: Found entity 3: cpu_0_bht_module
    Info: Found entity 4: cpu_0_register_bank_a_module
    Info: Found entity 5: cpu_0_register_bank_b_module
    Info: Found entity 6: cpu_0_dc_tag_module
    Info: Found entity 7: cpu_0_dc_data_module
    Info: Found entity 8: cpu_0_dc_victim_module
    Info: Found entity 9: cpu_0_nios2_oci_debug
    Info: Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_0_nios2_ocimem
    Info: Found entity 12: cpu_0_nios2_avalon_reg
    Info: Found entity 13: cpu_0_nios2_oci_break
    Info: Found entity 14: cpu_0_nios2_oci_xbrk
    Info: Found entity 15: cpu_0_nios2_oci_dbrk
    Info: Found entity 16: cpu_0_nios2_oci_itrace
    Info: Found entity 17: cpu_0_nios2_oci_td_mode
    Info: Found entity 18: cpu_0_nios2_oci_dtrace
    Info: Found entity 19: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_0_nios2_oci_fifo
    Info: Found entity 23: cpu_0_nios2_oci_pib
    Info: Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_0_nios2_oci_im
    Info: Found entity 26: cpu_0_nios2_performance_monitors
    Info: Found entity 27: cpu_0_nios2_oci
    Info: Found entity 28: cpu_0
Info: Elaborating entity "cpu_0" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0"
Warning: Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_test_bench
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_ic_data_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lcd1.tdf
    Info: Found entity 1: altsyncram_lcd1
Info: Elaborating entity "altsyncram_lcd1" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated"
Info: Elaborating entity "cpu_0_ic_tag_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "22"
    Info: Parameter "width_b" = "22"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k5g1.tdf
    Info: Found entity 1: altsyncram_k5g1
Info: Elaborating entity "altsyncram_k5g1" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated"
Info: Elaborating entity "cpu_0_bht_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hsf1.tdf
    Info: Found entity 1: altsyncram_hsf1
Info: Elaborating entity "altsyncram_hsf1" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_haf1.tdf
    Info: Found entity 1: altsyncram_haf1
Info: Elaborating entity "altsyncram_haf1" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iaf1.tdf
    Info: Found entity 1: altsyncram_iaf1
Info: Elaborating entity "altsyncram_iaf1" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_tag_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "17"
    Info: Parameter "width_b" = "17"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1hf1.tdf
    Info: Found entity 1: altsyncram_1hf1
Info: Elaborating entity "altsyncram_1hf1" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_1hf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_data_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jcf1.tdf
    Info: Found entity 1: altsyncram_jcf1
Info: Elaborating entity "altsyncram_jcf1" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_jcf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_victim_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf
    Info: Found entity 1: altsyncram_i2d1
Info: Elaborating entity "altsyncram_i2d1" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated"
Warning: Using design file cpu_0_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_mult_cell
Info: Elaborating entity "cpu_0_mult_cell" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf
    Info: Found entity 1: mult_add_dfr2
Info: Elaborating entity "mult_add_dfr2" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info: Found entity 1: ded_mult_br81
Info: Elaborating entity "ded_mult_br81" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf
    Info: Found entity 1: mult_add_ffr2
Info: Elaborating entity "mult_add_ffr2" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l872.tdf
    Info: Found entity 1: altsyncram_l872
Info: Elaborating entity "altsyncram_l872" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info: Found entity 1: altsyncram_n802
Info: Elaborating entity "altsyncram_n802" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning: Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning: Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Warning: Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Instantiated megafunction "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "epcs_flash_controller_0_epcs_control_port_arbitrator" for hierarchy "SMALL14_CPU:inst1|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"
Warning: Using design file epcs_flash_controller_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: epcs_flash_controller_0_sub
    Info: Found entity 2: epcs_flash_controller_0
Info: Elaborating entity "epcs_flash_controller_0" for hierarchy "SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0"
Info: Elaborating entity "epcs_flash_controller_0_sub" for hierarchy "SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub"
Info: Elaborating entity "altsyncram" for hierarchy "SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom"
Info: Instantiated megafunction "SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "epcs_flash_controller_0_boot_rom.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "widthad_a" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tj41.tdf
    Info: Found entity 1: altsyncram_tj41
Info: Elaborating entity "altsyncram_tj41" for hierarchy "SMALL14_CPU:inst1|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning: Using design file jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Elaborating entity "jtag_uart_0" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0"
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info: Found entity 1: scfifo_aq21
Info: Elaborating entity "scfifo_aq21" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info: Found entity 1: a_dpfifo_h031
Info: Elaborating entity "a_dpfifo_h031" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info: Found entity 1: cntr_4n7
Info: Elaborating entity "cntr_4n7" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info: Found entity 1: dpram_ek21
Info: Elaborating entity "dpram_ek21" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info: Found entity 1: altsyncram_i0m1
Info: Elaborating entity "altsyncram_i0m1" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info: Found entity 1: cntr_omb
Info: Elaborating entity "cntr_omb" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "SMALL14_CPU:inst1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "motor_0_avalon_slave_0_arbitrator" for hierarchy "SMALL14_CPU:inst1|motor_0_avalon_slave_0_arbitrator:the_motor_0_avalon_slave_0"
Info: Elaborating entity "motor_0" for hierarchy "SMALL14_CPU:inst1|motor_0:the_motor_0"
Info: Elaborating entity "motor" for hierarchy "SMALL14_CPU:inst1|motor_0:the_motor_0|motor:motor_0"
Info: Elaborating entity "motor_1_avalon_slave_0_arbitrator" for hierarchy "SMALL14_CPU:inst1|motor_1_avalon_slave_0_arbitrator:the_motor_1_avalon_slave_0"
Info: Elaborating entity "motor_1" for hierarchy "SMALL14_CPU:inst1|motor_1:the_motor_1"
Info: Elaborating entity "motor_2_avalon_slave_0_arbitrator" for hierarchy "SMALL14_CPU:inst1|motor_2_avalon_slave_0_arbitrator:the_motor_2_avalon_slave_0"
Info: Elaborating entity "motor_2" for hierarchy "SMALL14_CPU:inst1|motor_2:the_motor_2"
Info: Elaborating entity "motor_3_avalon_slave_0_arbitrator" for hierarchy "SMALL14_CPU:inst1|motor_3_avalon_slave_0_arbitrator:the_motor_3_avalon_slave_0"
Info: Elaborating entity "motor_3" for hierarchy "SMALL14_CPU:inst1|motor_3:the_motor_3"
Info: Elaborating entity "motor_4_avalon_slave_0_arbitrator" for hierarchy "SMALL14_CPU:inst1|motor_4_avalon_slave_0_arbitrator:the_motor_4_avalon_slave_0"
Info: Elaborating entity "motor_4" for hierarchy "SMALL14_CPU:inst1|motor_4:the_motor_4"
Info: Elaborating entity "pio_buzzer_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_buzzer_s1_arbitrator:the_pio_buzzer_s1"
Warning: Using design file pio_buzzer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_buzzer
Info: Elaborating entity "pio_buzzer" for hierarchy "SMALL14_CPU:inst1|pio_buzzer:the_pio_buzzer"
Info: Elaborating entity "pio_hull_fault1_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_hull_fault1_s1_arbitrator:the_pio_hull_fault1_s1"
Warning: Using design file pio_hull_fault1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_hull_fault1
Info: Elaborating entity "pio_hull_fault1" for hierarchy "SMALL14_CPU:inst1|pio_hull_fault1:the_pio_hull_fault1"
Info: Elaborating entity "pio_hull_fault2_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_hull_fault2_s1_arbitrator:the_pio_hull_fault2_s1"
Warning: Using design file pio_hull_fault2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_hull_fault2
Info: Elaborating entity "pio_hull_fault2" for hierarchy "SMALL14_CPU:inst1|pio_hull_fault2:the_pio_hull_fault2"
Info: Elaborating entity "pio_hull_fault3_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_hull_fault3_s1_arbitrator:the_pio_hull_fault3_s1"
Warning: Using design file pio_hull_fault3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_hull_fault3
Info: Elaborating entity "pio_hull_fault3" for hierarchy "SMALL14_CPU:inst1|pio_hull_fault3:the_pio_hull_fault3"
Info: Elaborating entity "pio_hull_fault4_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_hull_fault4_s1_arbitrator:the_pio_hull_fault4_s1"
Warning: Using design file pio_hull_fault4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_hull_fault4
Info: Elaborating entity "pio_hull_fault4" for hierarchy "SMALL14_CPU:inst1|pio_hull_fault4:the_pio_hull_fault4"
Info: Elaborating entity "pio_infra_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_infra_s1_arbitrator:the_pio_infra_s1"
Warning: Using design file pio_infra.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_infra
Info: Elaborating entity "pio_infra" for hierarchy "SMALL14_CPU:inst1|pio_infra:the_pio_infra"
Info: Elaborating entity "pio_led_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_led_s1_arbitrator:the_pio_led_s1"
Warning: Using design file pio_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_led
Info: Elaborating entity "pio_led" for hierarchy "SMALL14_CPU:inst1|pio_led:the_pio_led"
Info: Elaborating entity "pio_nF2401_in_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_nF2401_in_s1_arbitrator:the_pio_nF2401_in_s1"
Warning: Using design file pio_nf2401_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_nF2401_in
Info: Elaborating entity "pio_nF2401_in" for hierarchy "SMALL14_CPU:inst1|pio_nF2401_in:the_pio_nF2401_in"
Info: Elaborating entity "pio_nF2401_inout_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_nF2401_inout_s1_arbitrator:the_pio_nF2401_inout_s1"
Warning: Using design file pio_nf2401_inout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_nF2401_inout
Info: Elaborating entity "pio_nF2401_inout" for hierarchy "SMALL14_CPU:inst1|pio_nF2401_inout:the_pio_nF2401_inout"
Info: Elaborating entity "pio_nF2401_out_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_nF2401_out_s1_arbitrator:the_pio_nF2401_out_s1"
Warning: Using design file pio_nf2401_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_nF2401_out
Info: Elaborating entity "pio_nF2401_out" for hierarchy "SMALL14_CPU:inst1|pio_nF2401_out:the_pio_nF2401_out"
Info: Elaborating entity "pio_reset_9557_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1"
Warning: Using design file pio_reset_9557.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_reset_9557
Info: Elaborating entity "pio_reset_9557" for hierarchy "SMALL14_CPU:inst1|pio_reset_9557:the_pio_reset_9557"
Info: Elaborating entity "pio_scl_24_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_scl_24_s1_arbitrator:the_pio_scl_24_s1"
Warning: Using design file pio_scl_24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_scl_24
Info: Elaborating entity "pio_scl_24" for hierarchy "SMALL14_CPU:inst1|pio_scl_24:the_pio_scl_24"
Info: Elaborating entity "pio_scl_9557_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1"
Warning: Using design file pio_scl_9557.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_scl_9557
Info: Elaborating entity "pio_scl_9557" for hierarchy "SMALL14_CPU:inst1|pio_scl_9557:the_pio_scl_9557"
Info: Elaborating entity "pio_sda_24_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_sda_24_s1_arbitrator:the_pio_sda_24_s1"
Warning: Using design file pio_sda_24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_sda_24
Info: Elaborating entity "pio_sda_24" for hierarchy "SMALL14_CPU:inst1|pio_sda_24:the_pio_sda_24"
Info: Elaborating entity "pio_sda_9557_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1"
Warning: Using design file pio_sda_9557.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_sda_9557
Info: Elaborating entity "pio_sda_9557" for hierarchy "SMALL14_CPU:inst1|pio_sda_9557:the_pio_sda_9557"
Info: Elaborating entity "pio_shoot_off_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|pio_shoot_off_s1_arbitrator:the_pio_shoot_off_s1"
Warning: Using design file pio_shoot_off.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_shoot_off
Info: Elaborating entity "pio_shoot_off" for hierarchy "SMALL14_CPU:inst1|pio_shoot_off:the_pio_shoot_off"
Info: Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "SMALL14_CPU:inst1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Warning: Using design file sdram_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Elaborating entity "sdram_0" for hierarchy "SMALL14_CPU:inst1|sdram_0:the_sdram_0"
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "SMALL14_CPU:inst1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Info: Elaborating entity "shoot_timer_chip_avalon_slave_0_arbitrator" for hierarchy "SMALL14_CPU:inst1|shoot_timer_chip_avalon_slave_0_arbitrator:the_shoot_timer_chip_avalon_slave_0"
Info: Elaborating entity "shoot_timer_chip" for hierarchy "SMALL14_CPU:inst1|shoot_timer_chip:the_shoot_timer_chip"
Info: Elaborating entity "shoot_timer" for hierarchy "SMALL14_CPU:inst1|shoot_timer_chip:the_shoot_timer_chip|shoot_timer:shoot_timer_chip"
Info: Elaborating entity "shoot_timer_shoot_avalon_slave_0_arbitrator" for hierarchy "SMALL14_CPU:inst1|shoot_timer_shoot_avalon_slave_0_arbitrator:the_shoot_timer_shoot_avalon_slave_0"
Info: Elaborating entity "shoot_timer_shoot" for hierarchy "SMALL14_CPU:inst1|shoot_timer_shoot:the_shoot_timer_shoot"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "SMALL14_CPU:inst1|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "SMALL14_CPU:inst1|sysid:the_sysid"
Info: Elaborating entity "timer_0_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|timer_0_s1_arbitrator:the_timer_0_s1"
Warning: Using design file timer_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timer_0
Info: Elaborating entity "timer_0" for hierarchy "SMALL14_CPU:inst1|timer_0:the_timer_0"
Info: Elaborating entity "timer_watchdog_s1_arbitrator" for hierarchy "SMALL14_CPU:inst1|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1"
Warning: Using design file timer_watchdog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timer_watchdog
Info: Elaborating entity "timer_watchdog" for hierarchy "SMALL14_CPU:inst1|timer_watchdog:the_timer_watchdog"
Info: Elaborating entity "SMALL14_CPU_reset_clk_0_domain_synch_module" for hierarchy "SMALL14_CPU:inst1|SMALL14_CPU_reset_clk_0_domain_synch_module:SMALL14_CPU_reset_clk_0_domain_synch"
Warning: Using design file altpll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpll0
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst"
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:inst|altpll:altpll_component"
Info: Instantiated megafunction "altpll0:inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "-2083"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_nfa2.tdf
    Info: Found entity 1: altpll_nfa2
Info: Elaborating entity "altpll_nfa2" for hierarchy "altpll0:inst|altpll:altpll_component|altpll_nfa2:auto_generated"
Warning: Using design file motorcontrol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: motorcontrol
Info: Elaborating entity "motorcontrol" for hierarchy "motorcontrol:inst2"
Warning: Using design file 33035.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 33035
Info: Elaborating entity "33035" for hierarchy "motorcontrol:inst2|33035:inst12"
Warning: Block or symbol "AND3" of instance "inst14" overlaps another block or symbol
Warning: Using design file pwm_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pwm_counter
Info: Elaborating entity "pwm_counter" for hierarchy "motorcontrol:inst2|33035:inst12|pwm_counter:inst12"
Warning (10240): Verilog HDL Always Construct warning at pwm_counter.v(8): inferring latch(es) for variable "period", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "period[0]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[1]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[2]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[3]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[4]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[5]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[6]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[7]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[8]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[9]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[10]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[11]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[12]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[13]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[14]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[15]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[16]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[17]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[18]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[19]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[20]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[21]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[22]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[23]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[24]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[25]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[26]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[27]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[28]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[29]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[30]" at pwm_counter.v(8)
Info (10041): Inferred latch for "period[31]" at pwm_counter.v(8)
Warning: Using design file i2t.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: I2t
Info: Elaborating entity "I2t" for hierarchy "motorcontrol:inst2|33035:inst12|I2t:inst7"
Warning: Using design file one_bit_filter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: one_bit_filter
Info: Elaborating entity "one_bit_filter" for hierarchy "motorcontrol:inst2|33035:inst12|one_bit_filter:inst1"
Warning: Using design file mc33035_ver_62.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: MC33035_ver_62
Info: Elaborating entity "MC33035_ver_62" for hierarchy "motorcontrol:inst2|33035:inst12|MC33035_ver_62:inst2"
Warning: Using design file hull_check.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: HULL_CHECK
Info: Elaborating entity "HULL_CHECK" for hierarchy "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10"
Warning: Using design file hallfilter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: hallfilter
Info: Elaborating entity "hallfilter" for hierarchy "motorcontrol:inst2|33035:inst12|hallfilter:inst"
Warning: Using design file openorcloseloop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: OpenOrCloseLoop
Info: Elaborating entity "OpenOrCloseLoop" for hierarchy "motorcontrol:inst2|OpenOrCloseLoop:inst27"
Warning: Using design file dataprocess.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dataprocess
Info: Elaborating entity "dataprocess" for hierarchy "motorcontrol:inst2|dataprocess:inst6"
Warning (10240): Verilog HDL Always Construct warning at dataprocess.v(14): inferring latch(es) for variable "limit", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at dataprocess.v(52): variable "limit" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dataprocess.v(53): variable "limit" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10041): Inferred latch for "limit[0]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[1]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[2]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[3]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[4]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[5]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[6]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[7]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[8]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[9]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[10]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[11]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[12]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[13]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[14]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[15]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[16]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[17]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[18]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[19]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[20]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[21]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[22]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[23]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[24]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[25]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[26]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[27]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[28]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[29]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[30]" at dataprocess.v(14)
Info (10041): Inferred latch for "limit[31]" at dataprocess.v(14)
Warning: Using design file controlstate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: controlstate
Info: Elaborating entity "controlstate" for hierarchy "motorcontrol:inst2|controlstate:inst5"
Info (10264): Verilog HDL Case Statement information at controlstate.v(27): all case item expressions in this case statement are onehot
Warning: Using design file timer_ver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timer_ver
Info: Elaborating entity "timer_ver" for hierarchy "motorcontrol:inst2|timer_ver:inst7"
Warning (10240): Verilog HDL Always Construct warning at timer_ver.v(7): inferring latch(es) for variable "trig_time", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "trig_time[0]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[1]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[2]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[3]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[4]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[5]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[6]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[7]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[8]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[9]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[10]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[11]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[12]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[13]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[14]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[15]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[16]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[17]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[18]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[19]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[20]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[21]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[22]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[23]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[24]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[25]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[26]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[27]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[28]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[29]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[30]" at timer_ver.v(7)
Info (10041): Inferred latch for "trig_time[31]" at timer_ver.v(7)
Warning: Using design file switchdata.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: SwitchData
Info: Elaborating entity "SwitchData" for hierarchy "motorcontrol:inst2|SwitchData:inst20"
Warning (10229): Verilog HDL Expression warning at meanfilter.v(63): truncated literal to match 3 bits
Warning: Using design file meanfilter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: meanfilter
Info: Elaborating entity "meanfilter" for hierarchy "motorcontrol:inst2|meanfilter:inst26"
Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable "data2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable "data3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable "data4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable "data5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable "data6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable "data7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at meanfilter.v(55): variable "data8" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning: Using design file code_mt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: code_mt
Info: Elaborating entity "code_mt" for hierarchy "motorcontrol:inst2|code_mt:inst8"
Warning (10036): Verilog HDL or VHDL warning at code_mt.v(8): object "preDir" assigned a value but never read
Warning: Using design file code.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: code
Info: Elaborating entity "code" for hierarchy "motorcontrol:inst2|code:inst22"
Warning: Using design file add_ver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ADD_ver
Info: Elaborating entity "ADD_ver" for hierarchy "motorcontrol:inst2|ADD_ver:inst10"
Warning (10240): Verilog HDL Always Construct warning at add_ver.v(6): inferring latch(es) for variable "limit", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at add_ver.v(27): variable "limit" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at add_ver.v(29): variable "limit" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10041): Inferred latch for "limit[0]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[1]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[2]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[3]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[4]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[5]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[6]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[7]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[8]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[9]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[10]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[11]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[12]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[13]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[14]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[15]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[16]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[17]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[18]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[19]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[20]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[21]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[22]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[23]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[24]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[25]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[26]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[27]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[28]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[29]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[30]" at add_ver.v(6)
Info (10041): Inferred latch for "limit[31]" at add_ver.v(6)
Warning: Using design file delta_limit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: delta_limit
Info: Elaborating entity "delta_limit" for hierarchy "motorcontrol:inst2|delta_limit:inst"
Warning (10240): Verilog HDL Always Construct warning at delta_limit.v(8): inferring latch(es) for variable "delta_max", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at delta_limit.v(8): inferring latch(es) for variable "delta_min", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "delta_min[0]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[1]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[2]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[3]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[4]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[5]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[6]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[7]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[8]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[9]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[10]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[11]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[12]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[13]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[14]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[15]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[16]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[17]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[18]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[19]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[20]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[21]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[22]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[23]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[24]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[25]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[26]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[27]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[28]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[29]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[30]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_min[31]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[0]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[1]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[2]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[3]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[4]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[5]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[6]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[7]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[8]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[9]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[10]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[11]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[12]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[13]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[14]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[15]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[16]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[17]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[18]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[19]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[20]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[21]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[22]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[23]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[24]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[25]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[26]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[27]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[28]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[29]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[30]" at delta_limit.v(8)
Info (10041): Inferred latch for "delta_max[31]" at delta_limit.v(8)
Warning: Using design file pi_ver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: PI_ver
Info: Elaborating entity "PI_ver" for hierarchy "motorcontrol:inst2|PI_ver:inst4"
Warning: Using design file code_hold.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: code_hold
Info: Elaborating entity "code_hold" for hierarchy "motorcontrol:inst2|code_hold:inst11"
Warning: Using design file judgeporn.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: judgePorN
Info: Elaborating entity "judgePorN" for hierarchy "motorcontrol:inst2|judgePorN:inst24"
Warning: Using design file infra_filter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: infra_filter
Info: Elaborating entity "infra_filter" for hierarchy "infra_filter:inst14"
Warning: Using design file testhull.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: testhull
Info: Elaborating entity "testhull" for hierarchy "testhull:inst12"
Warning: Using design file timer_hull.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Timer_hull
Info: Elaborating entity "Timer_hull" for hierarchy "testhull:inst12|Timer_hull:inst2"
Warning: Using design file dir_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DIR_3
Info: Elaborating entity "DIR_3" for hierarchy "testhull:inst12|DIR_3:inst"
Warning: Using design file hulltimer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: hulltimer
Info: Elaborating entity "hulltimer" for hierarchy "testhull:inst12|hulltimer:inst1"
Warning: Using design file motorcontrol_db.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: motorcontrol_db
Info: Elaborating entity "motorcontrol_db" for hierarchy "motorcontrol_db:inst21"
Info: Elaborating entity "judgeSet" for hierarchy "motorcontrol_db:inst21|judgeSet:inst6"
Warning: Using design file 33035_db2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 33035_db2
Info: Elaborating entity "33035_DB2" for hierarchy "motorcontrol_db:inst21|33035_DB2:inst12"
Warning: Block or symbol "AND3" of instance "inst14" overlaps another block or symbol
Warning: Using design file pwm_counter_db2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pwm_counter_DB2
Info: Elaborating entity "pwm_counter_DB2" for hierarchy "motorcontrol_db:inst21|33035_DB2:inst12|pwm_counter_DB2:inst17"
Warning (10240): Verilog HDL Always Construct warning at pwm_counter_db2.v(8): inferring latch(es) for variable "period", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "period[0]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[1]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[2]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[3]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[4]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[5]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[6]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[7]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[8]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[9]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[10]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[11]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[12]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[13]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[14]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[15]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[16]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[17]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[18]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[19]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[20]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[21]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[22]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[23]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[24]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[25]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[26]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[27]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[28]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[29]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[30]" at pwm_counter_db2.v(8)
Info (10041): Inferred latch for "period[31]" at pwm_counter_db2.v(8)
Warning: Using design file dataprocess_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dataprocess_db
Info: Elaborating entity "dataprocess_db" for hierarchy "motorcontrol_db:inst21|dataprocess_db:inst4"
Warning (10240): Verilog HDL Always Construct warning at dataprocess_db.v(17): inferring latch(es) for variable "limit", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at dataprocess_db.v(56): variable "limit" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dataprocess_db.v(57): variable "limit" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10041): Inferred latch for "limit[0]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[1]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[2]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[3]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[4]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[5]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[6]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[7]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[8]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[9]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[10]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[11]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[12]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[13]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[14]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[15]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[16]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[17]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[18]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[19]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[20]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[21]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[22]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[23]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[24]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[25]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[26]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[27]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[28]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[29]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[30]" at dataprocess_db.v(17)
Info (10041): Inferred latch for "limit[31]" at dataprocess_db.v(17)
Warning: Using design file timer_ver_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timer_ver_db
Info: Elaborating entity "timer_ver_db" for hierarchy "motorcontrol_db:inst21|timer_ver_db:inst36"
Warning (10240): Verilog HDL Always Construct warning at timer_ver_db.v(7): inferring latch(es) for variable "trig_time", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "trig_time[0]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[1]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[2]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[3]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[4]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[5]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[6]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[7]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[8]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[9]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[10]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[11]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[12]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[13]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[14]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[15]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[16]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[17]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[18]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[19]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[20]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[21]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[22]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[23]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[24]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[25]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[26]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[27]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[28]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[29]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[30]" at timer_ver_db.v(7)
Info (10041): Inferred latch for "trig_time[31]" at timer_ver_db.v(7)
Warning: Using design file code_mt_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: code_mt_db
Info: Elaborating entity "code_mt_db" for hierarchy "motorcontrol_db:inst21|code_mt_db:inst33"
Warning (10036): Verilog HDL or VHDL warning at code_mt_db.v(8): object "preDir" assigned a value but never read
Warning: Using design file code_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: code_db
Info: Elaborating entity "code_db" for hierarchy "motorcontrol_db:inst21|code_db:inst34"
Warning: Using design file pi_ver_db.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: PI_ver_db
Info: Elaborating entity "PI_ver_db" for hierarchy "motorcontrol_db:inst21|PI_ver_db:inst7"
Warning (10240): Verilog HDL Always Construct warning at pi_ver_db.v(20): inferring latch(es) for variable "A_t", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pi_ver_db.v(20): inferring latch(es) for variable "B_t", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "B_t[0]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[1]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[2]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[3]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[4]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[5]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[6]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[7]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[8]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[9]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[10]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[11]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[12]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[13]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[14]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[15]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[16]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[17]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[18]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[19]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[20]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[21]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[22]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[23]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[24]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[25]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[26]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[27]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[28]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[29]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[30]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "B_t[31]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[0]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[1]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[2]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[3]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[4]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[5]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[6]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[7]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[8]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[9]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[10]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[11]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[12]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[13]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[14]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[15]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[16]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[17]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[18]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[19]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[20]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[21]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[22]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[23]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[24]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[25]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[26]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[27]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[28]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[29]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[30]" at pi_ver_db.v(20)
Info (10041): Inferred latch for "A_t[31]" at pi_ver_db.v(20)
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_03t3.tdf
    Info: Found entity 1: altsyncram_03t3
Info: Found 1 design units, including 1 entities, in source file db/mux_grc.tdf
    Info: Found entity 1: mux_grc
Info: Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info: Found entity 1: decode_4uf
Info: Found 1 design units, including 1 entities, in source file db/cntr_1hi.tdf
    Info: Found entity 1: cntr_1hi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info: Found entity 1: cmpr_lfc
Info: Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf
    Info: Found entity 1: cntr_v7j
Info: Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info: Found entity 1: cntr_3fi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info: Found entity 1: cmpr_ifc
Info: Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info: Found entity 1: cntr_p1j
Info: Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info: Found entity 1: cmpr_efc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Info: Inferred 20 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "motorcontrol:inst2|code_mt:inst8|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst2|code_mt:inst8|Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "motorcontrol:inst5|code_mt:inst8|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst5|code_mt:inst8|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst2|PI_ver:inst4|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst2|PI_ver:inst4|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol_db:inst21|PI_ver_db:inst7|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol_db:inst21|PI_ver_db:inst7|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst3|PI_ver:inst4|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst3|PI_ver:inst4|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst4|PI_ver:inst4|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst4|PI_ver:inst4|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst5|PI_ver:inst4|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst5|PI_ver:inst4|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "motorcontrol:inst3|code_mt:inst8|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst3|code_mt:inst8|Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "motorcontrol:inst4|code_mt:inst8|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol:inst4|code_mt:inst8|Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "motorcontrol_db:inst21|code_mt_db:inst33|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "motorcontrol_db:inst21|code_mt_db:inst33|Mult1"
Info: Elaborated megafunction instantiation "motorcontrol:inst2|code_mt:inst8|lpm_divide:Div0"
Info: Instantiated megafunction "motorcontrol:inst2|code_mt:inst8|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf
    Info: Found entity 1: lpm_divide_8jm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info: Found entity 1: alt_u_div_t8f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Elaborated megafunction instantiation "motorcontrol:inst2|code_mt:inst8|lpm_mult:Mult1"
Info: Instantiated megafunction "motorcontrol:inst2|code_mt:inst8|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "2"
    Info: Parameter "LPM_WIDTHP" = "34"
    Info: Parameter "LPM_WIDTHR" = "34"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_53t.tdf
    Info: Found entity 1: mult_53t
Info: Elaborated megafunction instantiation "motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult1"
Info: Instantiated megafunction "motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "64"
    Info: Parameter "LPM_WIDTHR" = "64"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_ubt.tdf
    Info: Found entity 1: mult_ubt
Info: Elaborated megafunction instantiation "motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult1"
Info: Instantiated megafunction "motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "40"
    Info: Parameter "LPM_WIDTHR" = "40"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_vdt.tdf
    Info: Found entity 1: mult_vdt
Info: Elaborated megafunction instantiation "motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult0"
Info: Instantiated megafunction "motorcontrol_db:inst21|PI_ver_db:inst7|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "41"
    Info: Parameter "LPM_WIDTHR" = "41"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_1et.tdf
    Info: Found entity 1: mult_1et
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "motorcontrol:inst5|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "motorcontrol:inst4|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "motorcontrol:inst3|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult0|mult_ubt:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "motorcontrol:inst2|PI_ver:inst4|lpm_mult:Mult1|mult_ubt:auto_generated|mac_out8"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 1025 buffer(s)
    Info: Ignored 1025 SOFT buffer(s)
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|SC_out" is converted into an equivalent circuit using register "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|SC_out~_emulated" and latch "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|SC_out~latch"
    Warning (13310): Register "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|SB_out" is converted into an equivalent circuit using register "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|SB_out~_emulated" and latch "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|SB_out~latch"
    Warning (13310): Register "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|SA_out" is converted into an equivalent circuit using register "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|SA_out~_emulated" and latch "motorcontrol:inst2|33035:inst12|HULL_CHECK:inst10|SA_out~latch"
    Warning (13310): Register "motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|SC_out" is converted into an equivalent circuit using register "motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|SC_out~_emulated" and latch "motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|SC_out~latch"
    Warning (13310): Register "motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|SB_out" is converted into an equivalent circuit using register "motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|SB_out~_emulated" and latch "motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|SB_out~latch"
    Warning (13310): Register "motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|SA_out" is converted into an equivalent circuit using register "motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|SA_out~_emulated" and latch "motorcontrol:inst3|33035:inst12|HULL_CHECK:inst10|SA_out~latch"
    Warning (13310): Register "motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|SC_out" is converted into an equivalent circuit using register "motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|SC_out~_emulated" and latch "motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|SC_out~latch"
    Warning (13310): Register "motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|SB_out" is converted into an equivalent circuit using register "motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|SB_out~_emulated" and latch "motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|SB_out~latch"
    Warning (13310): Register "motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|SA_out" is converted into an equivalent circuit using register "motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|SA_out~_emulated" and latch "motorcontrol:inst4|33035:inst12|HULL_CHECK:inst10|SA_out~latch"
    Warning (13310): Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|SC_out" is converted into an equivalent circuit using register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|SC_out~_emulated" and latch "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|SC_out~latch"
    Warning (13310): Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|SB_out" is converted into an equivalent circuit using register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|SB_out~_emulated" and latch "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|SB_out~latch"
    Warning (13310): Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|SA_out" is converted into an equivalent circuit using register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|SA_out~_emulated" and latch "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|SA_out~latch"
    Warning (13310): Register "motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|SC_out" is converted into an equivalent circuit using register "motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|SC_out~_emulated" and latch "motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|SC_out~latch"
    Warning (13310): Register "motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|SB_out" is converted into an equivalent circuit using register "motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|SB_out~_emulated" and latch "motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|SB_out~latch"
    Warning (13310): Register "motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|SA_out" is converted into an equivalent circuit using register "motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|SA_out~_emulated" and latch "motorcontrol_db:inst21|33035_db2:inst12|HULL_CHECK:inst10|SA_out~latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "sd_cke" is stuck at VCC
Info: Timing-Driven Synthesis is running on partition "Top"
Info: 303 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SMALL14_CPU:inst1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[31]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[30]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[29]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[28]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[27]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[26]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[25]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[24]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[23]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[22]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[21]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[20]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[19]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[18]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[17]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|timer_ver:inst7|counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[16]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "motorcontrol:inst5|33035:inst12|HULL_CHECK:inst10|clk_counter[2]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Generated suppressed messages file C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.map.smsg
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 389 of its 390 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info: Implemented 24243 device resources after synthesis - the final resource count might be different
    Info: Implemented 39 input pins
    Info: Implemented 75 output pins
    Info: Implemented 21 bidirectional pins
    Info: Implemented 23551 logic cells
    Info: Implemented 475 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 80 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 172 warnings
    Info: Peak virtual memory: 324 megabytes
    Info: Processing ended: Tue May 22 20:45:37 2018
    Info: Elapsed time: 00:01:28
    Info: Total CPU time (on all processors): 00:01:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/RoboCup_2018/SMALL_V18_Canada/SMALL_V14.map.smsg.


