#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x563772033330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x563772008ec0 .scope module, "Reg_File_tb" "Reg_File_tb" 3 3;
 .timescale -9 -12;
v0x563772069600_0 .var "clk", 0 0;
v0x5637720696c0_0 .net "current_int_id", 31 0, L_0x56377206a090;  1 drivers
v0x563772069760_0 .net "gie", 0 0, L_0x56377206a1c0;  1 drivers
v0x563772069800_0 .net "ivt_b_p", 31 0, L_0x56377206a300;  1 drivers
v0x5637720698a0_0 .net "p_state", 31 0, L_0x56377206a100;  1 drivers
v0x563772069940_0 .net "pc_from_reg", 31 0, L_0x56377206a3c0;  1 drivers
v0x563772069a10_0 .var "rs1_addr", 4 0;
v0x563772069ae0_0 .net "rs1_data", 31 0, v0x563772068e60_0;  1 drivers
v0x563772069bb0_0 .var "rs2_addr", 4 0;
v0x563772069c80_0 .net "rs2_data", 31 0, v0x563772069020_0;  1 drivers
v0x563772069d50_0 .var "rst", 0 0;
v0x563772069e20_0 .var "write_addr", 4 0;
v0x563772069ef0_0 .var "write_data", 31 0;
v0x563772069fc0_0 .var "write_enable", 0 0;
S_0x563772009050 .scope module, "uut" "Registers" 3 19, 4 1 0, S_0x563772008ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
    .port_info 9 /OUTPUT 32 "p_state";
    .port_info 10 /OUTPUT 32 "pc_from_reg";
    .port_info 11 /OUTPUT 32 "ivt_b_p";
    .port_info 12 /OUTPUT 32 "current_int_id";
    .port_info 13 /OUTPUT 1 "gie";
v0x5637720688c0_25 .array/port v0x5637720688c0, 25;
L_0x56377206a090 .functor BUFZ 32, v0x5637720688c0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5637720688c0_27 .array/port v0x5637720688c0, 27;
L_0x56377206a100 .functor BUFZ 32, v0x5637720688c0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5637720688c0_28 .array/port v0x5637720688c0, 28;
L_0x56377206a300 .functor BUFZ 32, v0x5637720688c0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5637720688c0_23 .array/port v0x5637720688c0, 23;
L_0x56377206a3c0 .functor BUFZ 32, v0x5637720688c0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563772068370_0 .net "clk", 0 0, v0x563772069600_0;  1 drivers
v0x563772068450_0 .net "current_int_id", 31 0, L_0x56377206a090;  alias, 1 drivers
v0x563772068530_0 .net "gie", 0 0, L_0x56377206a1c0;  alias, 1 drivers
v0x5637720685d0_0 .net "ivt_b_p", 31 0, L_0x56377206a300;  alias, 1 drivers
v0x5637720686b0_0 .net "p_state", 31 0, L_0x56377206a100;  alias, 1 drivers
v0x5637720687e0_0 .net "pc_from_reg", 31 0, L_0x56377206a3c0;  alias, 1 drivers
v0x5637720688c0 .array "regs", 31 0, 31 0;
v0x563772068d80_0 .net "rs1_addr", 4 0, v0x563772069a10_0;  1 drivers
v0x563772068e60_0 .var "rs1_data", 31 0;
v0x563772068f40_0 .net "rs2_addr", 4 0, v0x563772069bb0_0;  1 drivers
v0x563772069020_0 .var "rs2_data", 31 0;
v0x563772069100_0 .net "rst", 0 0, v0x563772069d50_0;  1 drivers
v0x5637720691c0_0 .net "write_addr", 4 0, v0x563772069e20_0;  1 drivers
v0x5637720692a0_0 .net "write_data", 31 0, v0x563772069ef0_0;  1 drivers
v0x563772069380_0 .net "write_enable", 0 0, v0x563772069fc0_0;  1 drivers
E_0x56377204b070 .event posedge, v0x563772069100_0, v0x563772068370_0;
v0x5637720688c0_0 .array/port v0x5637720688c0, 0;
v0x5637720688c0_1 .array/port v0x5637720688c0, 1;
E_0x56377204b3c0/0 .event edge, v0x563772069100_0, v0x563772068d80_0, v0x5637720688c0_0, v0x5637720688c0_1;
v0x5637720688c0_2 .array/port v0x5637720688c0, 2;
v0x5637720688c0_3 .array/port v0x5637720688c0, 3;
v0x5637720688c0_4 .array/port v0x5637720688c0, 4;
v0x5637720688c0_5 .array/port v0x5637720688c0, 5;
E_0x56377204b3c0/1 .event edge, v0x5637720688c0_2, v0x5637720688c0_3, v0x5637720688c0_4, v0x5637720688c0_5;
v0x5637720688c0_6 .array/port v0x5637720688c0, 6;
v0x5637720688c0_7 .array/port v0x5637720688c0, 7;
v0x5637720688c0_8 .array/port v0x5637720688c0, 8;
v0x5637720688c0_9 .array/port v0x5637720688c0, 9;
E_0x56377204b3c0/2 .event edge, v0x5637720688c0_6, v0x5637720688c0_7, v0x5637720688c0_8, v0x5637720688c0_9;
v0x5637720688c0_10 .array/port v0x5637720688c0, 10;
v0x5637720688c0_11 .array/port v0x5637720688c0, 11;
v0x5637720688c0_12 .array/port v0x5637720688c0, 12;
v0x5637720688c0_13 .array/port v0x5637720688c0, 13;
E_0x56377204b3c0/3 .event edge, v0x5637720688c0_10, v0x5637720688c0_11, v0x5637720688c0_12, v0x5637720688c0_13;
v0x5637720688c0_14 .array/port v0x5637720688c0, 14;
v0x5637720688c0_15 .array/port v0x5637720688c0, 15;
v0x5637720688c0_16 .array/port v0x5637720688c0, 16;
v0x5637720688c0_17 .array/port v0x5637720688c0, 17;
E_0x56377204b3c0/4 .event edge, v0x5637720688c0_14, v0x5637720688c0_15, v0x5637720688c0_16, v0x5637720688c0_17;
v0x5637720688c0_18 .array/port v0x5637720688c0, 18;
v0x5637720688c0_19 .array/port v0x5637720688c0, 19;
v0x5637720688c0_20 .array/port v0x5637720688c0, 20;
v0x5637720688c0_21 .array/port v0x5637720688c0, 21;
E_0x56377204b3c0/5 .event edge, v0x5637720688c0_18, v0x5637720688c0_19, v0x5637720688c0_20, v0x5637720688c0_21;
v0x5637720688c0_22 .array/port v0x5637720688c0, 22;
v0x5637720688c0_24 .array/port v0x5637720688c0, 24;
E_0x56377204b3c0/6 .event edge, v0x5637720688c0_22, v0x5637720688c0_23, v0x5637720688c0_24, v0x5637720688c0_25;
v0x5637720688c0_26 .array/port v0x5637720688c0, 26;
v0x5637720688c0_29 .array/port v0x5637720688c0, 29;
E_0x56377204b3c0/7 .event edge, v0x5637720688c0_26, v0x5637720688c0_27, v0x5637720688c0_28, v0x5637720688c0_29;
v0x5637720688c0_30 .array/port v0x5637720688c0, 30;
v0x5637720688c0_31 .array/port v0x5637720688c0, 31;
E_0x56377204b3c0/8 .event edge, v0x5637720688c0_30, v0x5637720688c0_31, v0x563772068f40_0;
E_0x56377204b3c0 .event/or E_0x56377204b3c0/0, E_0x56377204b3c0/1, E_0x56377204b3c0/2, E_0x56377204b3c0/3, E_0x56377204b3c0/4, E_0x56377204b3c0/5, E_0x56377204b3c0/6, E_0x56377204b3c0/7, E_0x56377204b3c0/8;
L_0x56377206a1c0 .part v0x5637720688c0_27, 0, 1;
S_0x563772049e90 .scope begin, "Read_Block" "Read_Block" 4 25, 4 25 0, S_0x563772009050;
 .timescale 0 0;
S_0x56377204a020 .scope begin, "Write_Block" "Write_Block" 4 36, 4 36 0, S_0x563772009050;
 .timescale 0 0;
S_0x563772039d70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 38, 4 38 0, S_0x56377204a020;
 .timescale 0 0;
v0x563772039f50_0 .var/i "i", 31 0;
    .scope S_0x563772009050;
T_0 ;
Ewait_0 .event/or E_0x56377204b3c0, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x563772049e90;
    %jmp t_0;
    .scope S_0x563772049e90;
t_1 ;
    %load/vec4 v0x563772069100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563772068e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563772069020_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563772068d80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5637720688c0, 4;
    %store/vec4 v0x563772068e60_0, 0, 32;
    %load/vec4 v0x563772068f40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5637720688c0, 4;
    %store/vec4 v0x563772069020_0, 0, 32;
T_0.1 ;
    %end;
    .scope S_0x563772009050;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x563772009050;
T_1 ;
    %wait E_0x56377204b070;
    %fork t_3, S_0x56377204a020;
    %jmp t_2;
    .scope S_0x56377204a020;
t_3 ;
    %load/vec4 v0x563772069100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_0x563772039d70;
    %jmp t_4;
    .scope S_0x563772039d70;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563772039f50_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x563772039f50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x563772039f50_0;
    %store/vec4a v0x5637720688c0, 4, 0;
    %load/vec4 v0x563772039f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563772039f50_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x56377204a020;
t_4 %join;
    %pushi/vec4 512, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5637720688c0, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5637720688c0, 4, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563772069380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5637720692a0_0;
    %load/vec4 v0x5637720691c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5637720688c0, 4, 0;
T_1.4 ;
T_1.1 ;
    %end;
    .scope S_0x563772009050;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563772008ec0;
T_2 ;
    %vpi_call/w 3 39 "$dumpfile", "trace.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563772008ec0, S_0x563772009050 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x563772008ec0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563772069600_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x563772008ec0;
T_4 ;
    %delay 20000, 0;
    %load/vec4 v0x563772069600_0;
    %inv;
    %store/vec4 v0x563772069600_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563772008ec0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563772069d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563772069fc0_0, 0, 1;
    %pushi/vec4 150, 0, 32;
    %store/vec4 v0x563772069ef0_0, 0, 32;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x563772069e20_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x563772069a10_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x563772069bb0_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563772069d50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563772069d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563772069fc0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x563772069e20_0, 0, 5;
    %pushi/vec4 1625, 0, 32;
    %store/vec4 v0x563772069ef0_0, 0, 32;
    %delay 1000000, 0;
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb.sv";
    "design.sv";
