<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Mips/Mips16InstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ade3e9027c4a59e8bb8d540eb1bd7c25.html">Mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Mips16InstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="Mips16InstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- Mips16InstrInfo.cpp - Mips16 Instruction Information ---------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the Mips16 implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Mips16InstrInfo_8h.html">Mips16InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;cctype&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;cstdlib&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;cstring&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="Mips16InstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   40</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;mips16-instrinfo&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#ac2baea8bb9d49761e98815146cb5059c">   42</a></span>&#160;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#ac2baea8bb9d49761e98815146cb5059c">Mips16InstrInfo::Mips16InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI)</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    : <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a>(STI, Mips::Bimm16) {}</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#afd5a5420d4d64a9ee3c6bb1e32a90516">   45</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#afd5a5420d4d64a9ee3c6bb1e32a90516">Mips16InstrInfo::getRegisterInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">return</span> RI;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/// isLoadFromStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/// load from a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/// the destination along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/// any side effects other than loading from the stack slot.</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a3d50935d88e90236cd33856116d21dbe">   54</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a3d50935d88e90236cd33856116d21dbe">Mips16InstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// isStoreToStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// store to a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// any side effects other than storing to the stack slot.</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#aef44058dad2df6da2342080ab66436fe">   64</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#aef44058dad2df6da2342080ab66436fe">Mips16InstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                             <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">   69</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">Mips16InstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">if</span> (Mips::CPU16RegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      Mips::GPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    Opc = Mips::MoveR3216;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;           Mips::CPU16RegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    Opc = Mips::Move32R16;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SrcReg == Mips::HI0) &amp;&amp;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;           (Mips::CPU16RegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)))</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    Opc = Mips::Mfhi16, SrcReg = 0;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SrcReg == Mips::LO0) &amp;&amp;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;           (Mips::CPU16RegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)))</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    Opc = Mips::Mflo16, SrcReg = 0;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Cannot copy registers&quot;</span>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">if</span> (DestReg)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">if</span> (SrcReg)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;DestSourcePair&gt;</a></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a7c4a84ae54d12e8497ed2ab90a116a0c">  100</a></span>&#160;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#a7c4a84ae54d12e8497ed2ab90a116a0c">Mips16InstrInfo::isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9a1c2054afa973564e0c2dd7fc5d2382">isMoveReg</a>())</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)};</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a7f375aab006f277d7711c88aaab4a672">  106</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a7f375aab006f277d7711c88aaab4a672">Mips16InstrInfo::storeRegToStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                      <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                      int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">GetMemOperand</a>(MBB, FI, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">if</span> (Mips::CPU16RegsRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    Opc = Mips::SwRxSpImmX16;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Register class not handled!&quot;</span>);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)).</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      addFrameIndex(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;}</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a3299b3128e84d15d0c3974c6ba87b017">  124</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a3299b3128e84d15d0c3974c6ba87b017">Mips16InstrInfo::loadRegFromStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                       <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                       int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">GetMemOperand</a>(MBB, FI, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">if</span> (Mips::CPU16RegsRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    Opc = Mips::LwRxSpImmX16;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Register class not handled!&quot;</span>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;}</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a03e5fc82260111f52a33f03743ede428">  142</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a03e5fc82260111f52a33f03743ede428">Mips16InstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>()) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">case</span> Mips::RetRA16:</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    ExpandRetRA16(MBB, MI, Mips::JrcRa16);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/// GetOppositeBranchOpc - Return the inverse of the specified</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/// opcode, e.g. turning BEQ to BNE.</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a444324f1f44eb5e4648b340853074254">  158</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a444324f1f44eb5e4648b340853074254">Mips16InstrInfo::getOppositeBranchOpc</a>(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">case</span> Mips::BeqzRxImmX16: <span class="keywordflow">return</span> Mips::BnezRxImmX16;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">case</span> Mips::BnezRxImmX16: <span class="keywordflow">return</span> Mips::BeqzRxImmX16;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">case</span> Mips::BeqzRxImm16: <span class="keywordflow">return</span> Mips::BnezRxImm16;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">case</span> Mips::BnezRxImm16: <span class="keywordflow">return</span> Mips::BeqzRxImm16;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8CmpX16: <span class="keywordflow">return</span> Mips::BtnezT8CmpX16;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8SltX16: <span class="keywordflow">return</span> Mips::BtnezT8SltX16;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8SltiX16: <span class="keywordflow">return</span> Mips::BtnezT8SltiX16;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">case</span> Mips::Btnez16: <span class="keywordflow">return</span> Mips::Bteqz16;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezX16: <span class="keywordflow">return</span> Mips::BteqzX16;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8CmpiX16: <span class="keywordflow">return</span> Mips::BteqzT8CmpiX16;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8SltuX16: <span class="keywordflow">return</span> Mips::BteqzT8SltuX16;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8SltiuX16: <span class="keywordflow">return</span> Mips::BteqzT8SltiuX16;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">case</span> Mips::Bteqz16: <span class="keywordflow">return</span> Mips::Btnez16;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzX16: <span class="keywordflow">return</span> Mips::BtnezX16;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8CmpiX16: <span class="keywordflow">return</span> Mips::BtnezT8CmpiX16;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8SltuX16: <span class="keywordflow">return</span> Mips::BtnezT8SltuX16;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">case</span> Mips::BteqzT8SltiuX16: <span class="keywordflow">return</span> Mips::BtnezT8SltiuX16;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8CmpX16: <span class="keywordflow">return</span> Mips::BteqzT8CmpX16;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8SltX16: <span class="keywordflow">return</span> Mips::BteqzT8SltX16;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">case</span> Mips::BtnezT8SltiX16: <span class="keywordflow">return</span> Mips::BteqzT8SltiX16;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Illegal opcode!&quot;</span>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="Mips16InstrInfo_8cpp.html#acc22c52bc6ad85f1db8d2d25761630ea">  184</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="Mips16InstrInfo_8cpp.html#acc22c52bc6ad85f1db8d2d25761630ea">addSaveRestoreRegs</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                               <span class="keyword">const</span> std::vector&lt;CalleeSavedInfo&gt; &amp;CSI,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                               <span class="keywordtype">unsigned</span> Flags = 0) {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = CSI.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// Add the callee-saved register as live-in. Do not add if the register is</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">// RA and return address is taken, because it has already been added in</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">// method MipsTargetLowering::lowerRETURNADDR.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="comment">// It&#39;s killed at the spill, unless the register is RA and return address</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">// is taken.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = CSI[<a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>-i-1].getReg();</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">Mips::RA</a>:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">case</span> Mips::S0:</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">case</span> Mips::S1:</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, Flags);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">case</span> Mips::S2:</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected mips16 callee saved register&quot;</span>);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// Adjust SP by FrameSize bytes. Save RA, S0, S1</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a1ae314e6d4d78cd50108dbe69ad317b0">  210</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a1ae314e6d4d78cd50108dbe69ad317b0">Mips16InstrInfo::makeFrame</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespaceSP.html">SP</a>, int64_t FrameSize,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI    = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved = RI.<a class="code" href="classllvm_1_1MipsRegisterInfo.html#ab03f0084e766f3636a1eb7832061fd94">getReservedRegs</a>(MF);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordtype">bool</span> SaveS2 = Reserved[Mips::S2];</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> Opc = ((FrameSize &lt;= 128) &amp;&amp; !SaveS2)? Mips::Save16:Mips::SaveX16;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keyword">const</span> std::vector&lt;CalleeSavedInfo&gt; &amp;CSI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#af3891aaee55272147e7bb2518842a753">getCalleeSavedInfo</a>();</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="Mips16InstrInfo_8cpp.html#acc22c52bc6ad85f1db8d2d25761630ea">addSaveRestoreRegs</a>(MIB, CSI);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">if</span> (SaveS2)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Mips::S2);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">if</span> (isUInt&lt;11&gt;(FrameSize))</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(FrameSize);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Base.html">Base</a> = 2040; <span class="comment">// should create template function like isUInt that</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                     <span class="comment">// returns largest possible n bit unsigned integer</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    int64_t Remainder = FrameSize - Base;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Base);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(-Remainder))</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a1f2aa5be123d8c29912da422ca2e32a3">BuildAddiuSpImm</a>(MBB, I, -Remainder);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      adjustStackPtrBig(SP, -Remainder, MBB, I, Mips::V0, Mips::V1);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">// Adjust SP by FrameSize bytes. Restore RA, S0, S1</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#aa742ec29cd5bc4d080c170cb881d050b">  240</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#aa742ec29cd5bc4d080c170cb881d050b">Mips16InstrInfo::restoreFrame</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespaceSP.html">SP</a>, int64_t FrameSize,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? I-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI    = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved = RI.<a class="code" href="classllvm_1_1MipsRegisterInfo.html#ab03f0084e766f3636a1eb7832061fd94">getReservedRegs</a>(*MF);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordtype">bool</span> SaveS2 = Reserved[Mips::S2];</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordtype">unsigned</span> Opc = ((FrameSize &lt;= 128) &amp;&amp; !SaveS2)?</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    Mips::Restore16:Mips::RestoreX16;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">if</span> (!isUInt&lt;11&gt;(FrameSize)) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Base.html">Base</a> = 2040;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    int64_t Remainder = FrameSize - Base;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    FrameSize = Base; <span class="comment">// should create template function like isUInt that</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                     <span class="comment">// returns largest possible n bit unsigned integer</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Remainder))</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a1f2aa5be123d8c29912da422ca2e32a3">BuildAddiuSpImm</a>(MBB, I, Remainder);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      adjustStackPtrBig(SP, Remainder, MBB, I, Mips::A0, Mips::A1);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  }</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keyword">const</span> std::vector&lt;CalleeSavedInfo&gt; &amp;CSI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#af3891aaee55272147e7bb2518842a753">getCalleeSavedInfo</a>();</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="Mips16InstrInfo_8cpp.html#acc22c52bc6ad85f1db8d2d25761630ea">addSaveRestoreRegs</a>(MIB, CSI, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">if</span> (SaveS2)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Mips::S2, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(FrameSize);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// Adjust SP by Amount bytes where bytes can be up to 32bit number.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">// This can only be called at times that we know that there is at least one free</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">// This is clearly safe at prologue and epilogue.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keywordtype">void</span> Mips16InstrInfo::adjustStackPtrBig(<span class="keywordtype">unsigned</span> <a class="code" href="namespaceSP.html">SP</a>, int64_t Amount,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                        <span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// li reg1, constant</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// move reg2, sp</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// add reg1, reg1, reg2</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">// move sp, reg1</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::LwConstant32), Reg1);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  MIB1.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Amount).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-1);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB2 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::MoveR3216), Reg2);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  MIB2.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Mips::SP, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB3 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::AdduRxRyRz16), Reg1);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg1);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg2, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB4 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::Move32R16),</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                                     Mips::SP);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  MIB4.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg1, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keywordtype">void</span> Mips16InstrInfo::adjustStackPtrBigUnrestricted(</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordtype">unsigned</span> SP, int64_t Amount, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;   <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;adjust stack pointer amount exceeded&quot;</span>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;}</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/// Adjust SP by Amount bytes.</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#add408e809d2f4f9db9e5fd3eebed3788">  306</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#add408e809d2f4f9db9e5fd3eebed3788">Mips16InstrInfo::adjustStackPtr</a>(<span class="keywordtype">unsigned</span> SP, int64_t Amount,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">if</span> (Amount == 0)</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Amount))  <span class="comment">// need to change to addiu sp, ....and isInt&lt;16&gt;</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a1f2aa5be123d8c29912da422ca2e32a3">BuildAddiuSpImm</a>(MBB, I, Amount);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    adjustStackPtrBigUnrestricted(SP, Amount, MBB, I);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/// This function generates the sequence of instructions needed to get the</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/// result of adding register REG and immediate IMM.</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#acd22577c1abdac8d676fc8dc30e7c223">  320</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#acd22577c1abdac8d676fc8dc30e7c223">Mips16InstrInfo::loadImmediate</a>(<span class="keywordtype">unsigned</span> FrameReg, int64_t Imm,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                        <span class="keywordtype">unsigned</span> &amp;NewImm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="comment">// given original instruction is:</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">// Instr rx, T[offset] where offset is too big.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// lo = offset &amp; 0xFFFF</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">// hi = ((offset &gt;&gt; 16) + (lo &gt;&gt; 15)) &amp; 0xFFFF;</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="comment">// let T = temporary register</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">// li T, hi</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// shl T, 16</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// add T, Rx, T</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> rs;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  int32_t lo = Imm &amp; 0xFFFF;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  NewImm = lo;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> =0;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordtype">int</span> SpReg = 0;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  rs.<a class="code" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">enterBasicBlock</a>(MBB);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  rs.<a class="code" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">forward</a>(II);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">// We need to know which registers can be used, in the case where there</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="comment">// are not enough free registers. We exclude all registers that</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">// are used in the instruction that we are helping.</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">//  // Consider all allocatable registers in the register class initially</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Candidates =</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      RI.getAllocatableSet</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      (*II-&gt;getParent()-&gt;getParent(), &amp;Mips::CPU16RegsRegClass);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="comment">// Exclude all the registers being used by the instruction.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = II-&gt;getNumOperands(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = II-&gt;getOperand(i);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != 0 &amp;&amp; !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      Candidates.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  }</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// If the same register was used and defined in an instruction, then</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">// it will not be in the list of candidates.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="comment">// we need to analyze the instruction that we are helping.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">// we need to know if it defines register x but register x is not</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="comment">// present as an operand of the instruction. this tells</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// whether the register is live before the instruction. if it&#39;s not</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">// then we don&#39;t need to save it in case there are no free registers.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordtype">int</span> DefReg = 0;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = II-&gt;getNumOperands(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = II-&gt;getOperand(i);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      DefReg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  }</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Available = rs.<a class="code" href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">getRegsAvailable</a>(&amp;Mips::CPU16RegsRegClass);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  Available &amp;= Candidates;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">// we use T0 for the first register, if we need to save something away.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="comment">// we use T1 for the second register, if we need to save something away.</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordtype">unsigned</span> FirstRegSaved =0, SecondRegSaved=0;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordtype">unsigned</span> FirstRegSavedTo = 0, SecondRegSavedTo = 0;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  Reg = Available.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">if</span> (Reg == -1) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    Reg = Candidates.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    Candidates.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(Reg);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">if</span> (DefReg != Reg) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      FirstRegSaved = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      FirstRegSavedTo = Mips::T0;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">copyPhysReg</a>(MBB, II, DL, FirstRegSavedTo, FirstRegSaved, <span class="keyword">true</span>);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    }</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  }</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    Available.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(Reg);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Mips::LwConstant32), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Imm).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-1);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  NewImm = 0;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">if</span> (FrameReg == Mips::SP) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    SpReg = Available.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">if</span> (SpReg == -1) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      SpReg = Candidates.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      <span class="comment">// Candidates.reset(SpReg); // not really needed</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="keywordflow">if</span> (DefReg!= SpReg) {</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        SecondRegSaved = SpReg;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        SecondRegSavedTo = <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">Mips::T1</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      }</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <span class="keywordflow">if</span> (SecondRegSaved)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">copyPhysReg</a>(MBB, II, DL, SecondRegSavedTo, SecondRegSaved, <span class="keyword">true</span>);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;   <span class="keywordflow">else</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;     Available.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(SpReg);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">copyPhysReg</a>(MBB, II, DL, SpReg, Mips::SP, <span class="keyword">false</span>);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Mips::AdduRxRyRz16), Reg)</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SpReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Mips::  AdduRxRyRz16), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg)</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordflow">if</span> (FirstRegSaved || SecondRegSaved) {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    II = std::next(II);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">if</span> (FirstRegSaved)</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">copyPhysReg</a>(MBB, II, DL, FirstRegSaved, FirstRegSavedTo, <span class="keyword">true</span>);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">if</span> (SecondRegSaved)</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">copyPhysReg</a>(MBB, II, DL, SecondRegSaved, SecondRegSavedTo, <span class="keyword">true</span>);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="keywordtype">unsigned</span> Mips16InstrInfo::getAnalyzableBrOpc(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">return</span> (Opc == Mips::BeqzRxImmX16   || Opc == Mips::BimmX16  ||</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;          Opc == Mips::Bimm16  ||</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;          Opc == Mips::Bteqz16        || Opc == Mips::Btnez16 ||</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;          Opc == Mips::BeqzRxImm16    || Opc == Mips::BnezRxImm16   ||</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;          Opc == Mips::BnezRxImmX16   || Opc == Mips::BteqzX16 ||</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;          Opc == Mips::BteqzT8CmpX16  || Opc == Mips::BteqzT8CmpiX16 ||</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;          Opc == Mips::BteqzT8SltX16  || Opc == Mips::BteqzT8SltuX16  ||</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;          Opc == Mips::BteqzT8SltiX16 || Opc == Mips::BteqzT8SltiuX16 ||</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;          Opc == Mips::BtnezX16       || Opc == Mips::BtnezT8CmpX16 ||</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;          Opc == Mips::BtnezT8CmpiX16 || Opc == Mips::BtnezT8SltX16 ||</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;          Opc == Mips::BtnezT8SltuX16 || Opc == Mips::BtnezT8SltiX16 ||</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;          Opc == Mips::BtnezT8SltiuX16 ) ? Opc : 0;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="keywordtype">void</span> Mips16InstrInfo::ExpandRetRA16(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                  <span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a10d6d6cf0b9689cbcd6ba473036bd7b6">  455</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="classllvm_1_1Mips16InstrInfo.html#a10d6d6cf0b9689cbcd6ba473036bd7b6">Mips16InstrInfo::AddiuSpImm</a>(int64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Mips16InstrInfo.html#a7fce04fee8e560f61b782a3bf2c87e6b">validSpImm8</a>(Imm))</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Mips::AddiuSpImm16);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Mips::AddiuSpImmX16);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;}</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a1f2aa5be123d8c29912da422ca2e32a3">Mips16InstrInfo::BuildAddiuSpImm</a></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a1f2aa5be123d8c29912da422ca2e32a3">  463</a></span>&#160;  (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I, int64_t Imm) <span class="keyword">const</span> {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a10d6d6cf0b9689cbcd6ba473036bd7b6">AddiuSpImm</a>(Imm)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Imm);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac3fa2008db9827cf8b7a0b8329597985">  468</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *<a class="code" href="namespacellvm.html#ac3fa2008db9827cf8b7a0b8329597985">llvm::createMips16InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI) {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#ac2baea8bb9d49761e98815146cb5059c">Mips16InstrInfo</a>(STI);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;}</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="classllvm_1_1Mips16InstrInfo.html#a0ab77cfcec8bd5d96d5a28f3be23cb05">  472</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Mips16InstrInfo.html#a0ab77cfcec8bd5d96d5a28f3be23cb05">Mips16InstrInfo::validImmediate</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                     int64_t Amount) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">case</span> Mips::LbRxRyOffMemX16:</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">case</span> Mips::LbuRxRyOffMemX16:</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">case</span> Mips::LhRxRyOffMemX16:</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">case</span> Mips::LhuRxRyOffMemX16:</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">case</span> Mips::SbRxRyOffMemX16:</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordflow">case</span> Mips::ShRxRyOffMemX16:</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">case</span> Mips::LwRxRyOffMemX16:</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordflow">case</span> Mips::SwRxRyOffMemX16:</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">case</span> Mips::SwRxSpImmX16:</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">case</span> Mips::LwRxSpImmX16:</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Amount);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">case</span> Mips::AddiuRxRyOffMemX16:</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">if</span> ((Reg == Mips::PC) || (Reg == Mips::SP))</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Amount);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">return</span> isInt&lt;15&gt;(Amount);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  }</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected Opcode in validImmediate&quot;</span>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="ttc" id="Mips16InstrInfo_8h_html"><div class="ttname"><a href="Mips16InstrInfo_8h.html">Mips16InstrInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1DestSourcePair_html"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html">llvm::DestSourcePair</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00069">TargetInstrInfo.h:69</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a10d6d6cf0b9689cbcd6ba473036bd7b6"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a10d6d6cf0b9689cbcd6ba473036bd7b6">llvm::Mips16InstrInfo::AddiuSpImm</a></div><div class="ttdeci">const MCInstrDesc &amp; AddiuSpImm(int64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00455">Mips16InstrInfo.cpp:455</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_ae4a9abdf5f5e059ad7b02d989ef1fd05"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">llvm::Mips16InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00069">Mips16InstrInfo.cpp:69</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html">llvm::MipsSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00039">MipsSubtarget.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a3f25c09896b601cbe577cc8a814ac748"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">llvm::MipsInstrInfo::GetMemOperand</a></div><div class="ttdeci">MachineMemOperand * GetMemOperand(MachineBasicBlock &amp;MBB, int FI, MachineMemOperand::Flags Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00065">MipsInstrInfo.cpp:65</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c325dfb28ee59541a0c1aef2e66c80f"><div class="ttname"><a href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00342">MathExtras.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="namespaceSP_html"><div class="ttname"><a href="namespaceSP.html">SP</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="Mips16InstrInfo_8cpp_html_acc22c52bc6ad85f1db8d2d25761630ea"><div class="ttname"><a href="Mips16InstrInfo_8cpp.html#acc22c52bc6ad85f1db8d2d25761630ea">addSaveRestoreRegs</a></div><div class="ttdeci">static void addSaveRestoreRegs(MachineInstrBuilder &amp;MIB, const std::vector&lt; CalleeSavedInfo &gt; &amp;CSI, unsigned Flags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00184">Mips16InstrInfo.cpp:184</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="SIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01155">MachineBasicBlock.cpp:1155</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a2da3bac3ad70ccb97150626385ebd6a7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">llvm::BitVector::find_first</a></div><div class="ttdeci">int find_first() const</div><div class="ttdoc">find_first - Returns the index of the first set bit, -1 if none of the bits are set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00331">BitVector.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_acd22577c1abdac8d676fc8dc30e7c223"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#acd22577c1abdac8d676fc8dc30e7c223">llvm::Mips16InstrInfo::loadImmediate</a></div><div class="ttdeci">unsigned loadImmediate(unsigned FrameReg, int64_t Imm, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, const DebugLoc &amp;DL, unsigned &amp;NewImm) const</div><div class="ttdoc">Emit a series of instructions to load an immediate. </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00320">Mips16InstrInfo.cpp:320</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a0ab77cfcec8bd5d96d5a28f3be23cb05"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a0ab77cfcec8bd5d96d5a28f3be23cb05">llvm::Mips16InstrInfo::validImmediate</a></div><div class="ttdeci">static bool validImmediate(unsigned Opcode, unsigned Reg, int64_t Amount)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00472">Mips16InstrInfo.cpp:472</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_aa742ec29cd5bc4d080c170cb881d050b"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#aa742ec29cd5bc4d080c170cb881d050b">llvm::Mips16InstrInfo::restoreFrame</a></div><div class="ttdeci">void restoreFrame(unsigned SP, int64_t FrameSize, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00240">Mips16InstrInfo.cpp:240</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_afe23dbb6421b62ff369b85cd8436d483"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">llvm::RegScavenger::forward</a></div><div class="ttdeci">void forward()</div><div class="ttdoc">Move the internal MBB iterator and update register states. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00176">RegisterScavenging.cpp:176</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_afaf92711851d9d2abd2ef7f6c1b68bf8"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#afaf92711851d9d2abd2ef7f6c1b68bf8">llvm::RegScavenger::getRegsAvailable</a></div><div class="ttdeci">BitVector getRegsAvailable(const TargetRegisterClass *RC)</div><div class="ttdoc">Return all available registers in the register class in Mask. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00299">RegisterScavenging.cpp:299</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a3d50935d88e90236cd33856116d21dbe"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a3d50935d88e90236cd33856116d21dbe">llvm::Mips16InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isLoadFromStackSlot - If the specified machine instruction is a direct load from a stack slot...</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00054">Mips16InstrInfo.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterInfo_html_ab03f0084e766f3636a1eb7832061fd94"><div class="ttname"><a href="classllvm_1_1MipsRegisterInfo.html#ab03f0084e766f3636a1eb7832061fd94">llvm::MipsRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterInfo_8cpp_source.html#l00150">MipsRegisterInfo.cpp:150</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_add408e809d2f4f9db9e5fd3eebed3788"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#add408e809d2f4f9db9e5fd3eebed3788">llvm::Mips16InstrInfo::adjustStackPtr</a></div><div class="ttdeci">void adjustStackPtr(unsigned SP, int64_t Amount, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const override</div><div class="ttdoc">Adjust SP by Amount bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00306">Mips16InstrInfo.cpp:306</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00041">MipsInstrInfo.h:41</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class. </div></div>
<div class="ttc" id="namespacellvm_html_ac3fa2008db9827cf8b7a0b8329597985"><div class="ttname"><a href="namespacellvm.html#ac3fa2008db9827cf8b7a0b8329597985">llvm::createMips16InstrInfo</a></div><div class="ttdeci">const MipsInstrInfo * createMips16InstrInfo(const MipsSubtarget &amp;STI)</div><div class="ttdoc">Create MipsInstrInfo objects. </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00468">Mips16InstrInfo.cpp:468</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a7c4a84ae54d12e8497ed2ab90a116a0c"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a7c4a84ae54d12e8497ed2ab90a116a0c">llvm::Mips16InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00100">Mips16InstrInfo.cpp:100</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MipsRegisterInfo.html">llvm::MipsRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterInfo_8h_source.html#l00027">MipsRegisterInfo.h:27</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00438">BitVector.h:438</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a1f2aa5be123d8c29912da422ca2e32a3"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a1f2aa5be123d8c29912da422ca2e32a3">llvm::Mips16InstrInfo::BuildAddiuSpImm</a></div><div class="ttdeci">void BuildAddiuSpImm(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, int64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00463">Mips16InstrInfo.cpp:463</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a03e5fc82260111f52a33f03743ede428"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a03e5fc82260111f52a33f03743ede428">llvm::Mips16InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00142">Mips16InstrInfo.cpp:142</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a7fce04fee8e560f61b782a3bf2c87e6b"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a7fce04fee8e560f61b782a3bf2c87e6b">llvm::Mips16InstrInfo::validSpImm8</a></div><div class="ttdeci">static bool validSpImm8(int offset)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8h_source.html#l00094">Mips16InstrInfo.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_afd5a5420d4d64a9ee3c6bb1e32a90516"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#afd5a5420d4d64a9ee3c6bb1e32a90516">llvm::Mips16InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const MipsRegisterInfo &amp; getRegisterInfo() const override</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00045">Mips16InstrInfo.cpp:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a1ae314e6d4d78cd50108dbe69ad317b0"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a1ae314e6d4d78cd50108dbe69ad317b0">llvm::Mips16InstrInfo::makeFrame</a></div><div class="ttdeci">void makeFrame(unsigned SP, int64_t FrameSize, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00210">Mips16InstrInfo.cpp:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9a1c2054afa973564e0c2dd7fc5d2382"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9a1c2054afa973564e0c2dd7fc5d2382">llvm::MachineInstr::isMoveReg</a></div><div class="ttdeci">bool isMoveReg(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction is a register move. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00755">MachineInstr.h:755</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a4f1af6e587ae8846628561570b54e2ee"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">llvm::RegScavenger::enterBasicBlock</a></div><div class="ttdeci">void enterBasicBlock(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Start tracking liveness from the begin of basic block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00084">RegisterScavenging.cpp:84</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_af3891aaee55272147e7bb2518842a753"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#af3891aaee55272147e7bb2518842a753">llvm::MachineFrameInfo::getCalleeSavedInfo</a></div><div class="ttdeci">const std::vector&lt; CalleeSavedInfo &gt; &amp; getCalleeSavedInfo() const</div><div class="ttdoc">Returns a reference to call saved info vector for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00772">MachineFrameInfo.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a3299b3128e84d15d0c3974c6ba87b017"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a3299b3128e84d15d0c3974c6ba87b017">llvm::Mips16InstrInfo::loadRegFromStack</a></div><div class="ttdeci">void loadRegFromStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00124">Mips16InstrInfo.cpp:124</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_aef44058dad2df6da2342080ab66436fe"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#aef44058dad2df6da2342080ab66436fe">llvm::Mips16InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot...</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00064">Mips16InstrInfo.cpp:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_ac2baea8bb9d49761e98815146cb5059c"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#ac2baea8bb9d49761e98815146cb5059c">llvm::Mips16InstrInfo::Mips16InstrInfo</a></div><div class="ttdeci">Mips16InstrInfo(const MipsSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00042">Mips16InstrInfo.cpp:42</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aee50fcacb786c1fc56168a0c55a4e934"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00228">MCInstrDesc.h:228</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a7f375aab006f277d7711c88aaab4a672"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a7f375aab006f277d7711c88aaab4a672">llvm::Mips16InstrInfo::storeRegToStack</a></div><div class="ttdeci">void storeRegToStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00106">Mips16InstrInfo.cpp:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1Mips16InstrInfo_html_a444324f1f44eb5e4648b340853074254"><div class="ttname"><a href="classllvm_1_1Mips16InstrInfo.html#a444324f1f44eb5e4648b340853074254">llvm::Mips16InstrInfo::getOppositeBranchOpc</a></div><div class="ttdeci">unsigned getOppositeBranchOpc(unsigned Opc) const override</div><div class="ttdoc">GetOppositeBranchOpc - Return the inverse of the specified opcode, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="Mips16InstrInfo_8cpp_source.html#l00158">Mips16InstrInfo.cpp:158</a></div></div>
<div class="ttc" id="Mips16ISelLowering_8cpp_html_ac16509a75e3d3fc46b9df1726be486ec"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a></div><div class="ttdeci">#define T1</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00340">Mips16ISelLowering.cpp:340</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:15 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
