// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module NutCore(	// src/main/scala/nutcore/NutCore.scala:90:7
  input         clock,	// src/main/scala/nutcore/NutCore.scala:90:7
                reset,	// src/main/scala/nutcore/NutCore.scala:90:7
                io_imem_mem_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_imem_mem_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [31:0] io_imem_mem_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_imem_mem_req_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_imem_mem_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_imem_mem_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [3:0]  io_imem_mem_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_imem_mem_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_dmem_mem_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_dmem_mem_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [31:0] io_dmem_mem_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_dmem_mem_req_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_dmem_mem_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_dmem_mem_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [3:0]  io_dmem_mem_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_dmem_mem_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_dmem_coh_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_dmem_coh_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [31:0] io_dmem_coh_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_dmem_coh_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_dmem_coh_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_dmem_coh_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_dmem_coh_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_mmio_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_mmio_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [31:0] io_mmio_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [2:0]  io_mmio_req_bits_size,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_mmio_req_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [7:0]  io_mmio_req_bits_wmask,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_mmio_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_mmio_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [3:0]  io_mmio_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_mmio_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_frontend_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_frontend_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [31:0] io_frontend_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [2:0]  io_frontend_req_bits_size,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [3:0]  io_frontend_req_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [7:0]  io_frontend_req_bits_wmask,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_frontend_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_frontend_resp_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_frontend_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_frontend_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_frontend_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        backend_wbu_io_in_valid__bore,
  output [63:0] backend_wbu_io_wb_rfData__bore,
                backend_exu_csr_perfCnts_2__bore,
  input         backend_exu_csr_meip__bore,
                backend_exu_csr_mtip__bore,
  output [4:0]  backend_wbu_io_wb_rfDest__bore,
  input         backend_exu_csr_msip__bore,
  output [38:0] backend_wbu_io_in_bits_decode_cf_pc__bore,
  output        backend_wbu_io_wb_rfWen__bore
);

  wire             _io_dmem_cache_io_in_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_dmem_cache_io_in_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]       _io_dmem_cache_io_in_resp_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0]      _io_dmem_cache_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_dmem_cache_io_mmio_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [31:0]      _io_dmem_cache_io_mmio_req_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [2:0]       _io_dmem_cache_io_mmio_req_bits_size;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]       _io_dmem_cache_io_mmio_req_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [7:0]       _io_dmem_cache_io_mmio_req_bits_wmask;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0]      _io_dmem_cache_io_mmio_req_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _dtlb_io_in_req_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_in_resp_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _dtlb_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_out_req_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [31:0]      _dtlb_io_out_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [2:0]       _dtlb_io_out_req_bits_size;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [3:0]       _dtlb_io_out_req_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [7:0]       _dtlb_io_out_req_bits_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _dtlb_io_out_req_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_mem_req_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [31:0]      _dtlb_io_mem_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [3:0]       _dtlb_io_mem_req_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _dtlb_io_mem_req_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_csrMMU_loadPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_csrMMU_storePF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [38:0]      _dtlb_io_csrMMU_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE__bore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_1__bore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_1__bore_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_2__bore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_2__bore_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_2__bore_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _io_imem_cache_io_in_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_imem_cache_io_in_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0]      _io_imem_cache_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [86:0]      _io_imem_cache_io_in_resp_bits_user;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_imem_cache_io_mmio_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [31:0]      _io_imem_cache_io_mmio_req_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [2:0]       _io_imem_cache_io_mmio_req_bits_size;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]       _io_imem_cache_io_mmio_req_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [7:0]       _io_imem_cache_io_mmio_req_bits_wmask;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0]      _io_imem_cache_io_mmio_req_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_imem_cache_io_empty;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _itlb_io_in_req_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_in_resp_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _itlb_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [86:0]      _itlb_io_in_resp_bits_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_out_req_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [31:0]      _itlb_io_out_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [86:0]      _itlb_io_out_req_bits_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_out_resp_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_mem_req_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [31:0]      _itlb_io_mem_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [3:0]       _itlb_io_mem_req_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _itlb_io_mem_req_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_ipf;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dmemXbar_io_in_0_req_ready;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_0_resp_valid;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [63:0]      _dmemXbar_io_in_0_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_1_req_ready;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_1_resp_valid;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [63:0]      _dmemXbar_io_in_1_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_2_req_ready;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_2_resp_valid;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [63:0]      _dmemXbar_io_in_2_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_out_req_valid;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [31:0]      _dmemXbar_io_out_req_bits_addr;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [2:0]       _dmemXbar_io_out_req_bits_size;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [3:0]       _dmemXbar_io_out_req_bits_cmd;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [7:0]       _dmemXbar_io_out_req_bits_wmask;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [63:0]      _dmemXbar_io_out_req_bits_wdata;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_out_resp_ready;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _mmioXbar_io_in_0_req_ready;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire             _mmioXbar_io_in_0_resp_valid;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire [63:0]      _mmioXbar_io_in_0_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire             _mmioXbar_io_in_1_req_ready;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire             _mmioXbar_io_in_1_resp_valid;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire [63:0]      _mmioXbar_io_in_1_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire             _backend_io_in_0_ready;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_io_dmem_req_valid;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [38:0]      _backend_io_dmem_req_bits_addr;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [2:0]       _backend_io_dmem_req_bits_size;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [3:0]       _backend_io_dmem_req_bits_cmd;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [7:0]       _backend_io_dmem_req_bits_wmask;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [63:0]      _backend_io_dmem_req_bits_wdata;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [1:0]       _backend_io_memMMU_imem_privilegeMode;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [1:0]       _backend_io_memMMU_dmem_privilegeMode;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_io_memMMU_dmem_status_sum;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_io_memMMU_dmem_status_mxr;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [38:0]      _backend_io_redirect_target;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_io_redirect_valid;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [63:0]      _backend_exu_csr_satp__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [63:0]      _backend_exu_csr_satp__bore_0;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_alu_REG__bore_valid;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [38:0]      _backend_exu_alu_REG__bore_pc;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_alu_REG__bore_isMissPredict;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [38:0]      _backend_exu_alu_REG__bore_actualTarget;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_alu_REG__bore_actualTaken;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [6:0]       _backend_exu_alu_REG__bore_fuOpType;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [1:0]       _backend_exu_alu_REG__bore_btbType;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_alu_REG__bore_isRVC;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE_1__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE_1__bore_0;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE_1__bore_1;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_lsu__WIRE__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE__bore_0;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [11:0]      _backend_exu_csr__WIRE__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [11:0]      _backend_exu_csr__WIRE__bore_0;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _frontend_io_imem_req_valid;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_imem_req_bits_addr;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [86:0]      _frontend_io_imem_req_bits_user;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_imem_resp_ready;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_valid;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [63:0]      _frontend_io_out_0_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_out_0_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_out_0_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [3:0]       _frontend_io_out_0_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [2:0]       _frontend_io_out_0_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [6:0]       _frontend_io_out_0_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_0_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_0_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_0_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [63:0]      _frontend_io_out_0_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_valid;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [63:0]      _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [3:0]       _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [2:0]       _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [6:0]       _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [63:0]      _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [3:0]       _frontend_io_flushVec;	// src/main/scala/nutcore/NutCore.scala:103:34
  reg  [63:0]      dataBuffer_0_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_0_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_0_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [3:0]       dataBuffer_0_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [2:0]       dataBuffer_0_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [6:0]       dataBuffer_0_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_0_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_0_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_0_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_0_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_1_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_1_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_1_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [3:0]       dataBuffer_1_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [2:0]       dataBuffer_1_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [6:0]       dataBuffer_1_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_1_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_1_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_1_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_1_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_2_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_2_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_2_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [3:0]       dataBuffer_2_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [2:0]       dataBuffer_2_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [6:0]       dataBuffer_2_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_2_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_2_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_2_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_2_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_3_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_3_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_3_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [3:0]       dataBuffer_3_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [2:0]       dataBuffer_3_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [6:0]       dataBuffer_3_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_3_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_3_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_3_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_3_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [1:0]       ringBufferHead;	// src/main/scala/utils/PipelineVector.scala:30:33
  reg  [1:0]       ringBufferTail;	// src/main/scala/utils/PipelineVector.scala:31:33
  wire             ringBufferAllowin =
    ringBufferHead + 2'h1 != ringBufferTail & ringBufferHead - 2'h2 != ringBufferTail;	// src/main/scala/utils/PipelineVector.scala:30:33, :31:33, :33:{63,74,124}, :45:63
  wire             _frontend_io_out_0_ready_T_1 =
    ringBufferAllowin | ~_frontend_io_out_0_valid;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:33:124, :50:{36,39}
  wire             _frontend_io_out_1_ready_T_1 =
    ringBufferAllowin | ~_frontend_io_out_1_valid;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:33:124, :51:{36,39}
  wire [3:0][63:0] _GEN =
    {{dataBuffer_3_cf_instr},
     {dataBuffer_2_cf_instr},
     {dataBuffer_1_cf_instr},
     {dataBuffer_0_cf_instr}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][38:0] _GEN_0 =
    {{dataBuffer_3_cf_pc},
     {dataBuffer_2_cf_pc},
     {dataBuffer_1_cf_pc},
     {dataBuffer_0_cf_pc}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][38:0] _GEN_1 =
    {{dataBuffer_3_cf_pnpc},
     {dataBuffer_2_cf_pnpc},
     {dataBuffer_1_cf_pnpc},
     {dataBuffer_0_cf_pnpc}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_2 =
    {{dataBuffer_3_cf_exceptionVec_1},
     {dataBuffer_2_cf_exceptionVec_1},
     {dataBuffer_1_cf_exceptionVec_1},
     {dataBuffer_0_cf_exceptionVec_1}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_3 =
    {{dataBuffer_3_cf_exceptionVec_2},
     {dataBuffer_2_cf_exceptionVec_2},
     {dataBuffer_1_cf_exceptionVec_2},
     {dataBuffer_0_cf_exceptionVec_2}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_4 =
    {{dataBuffer_3_cf_exceptionVec_12},
     {dataBuffer_2_cf_exceptionVec_12},
     {dataBuffer_1_cf_exceptionVec_12},
     {dataBuffer_0_cf_exceptionVec_12}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_5 =
    {{dataBuffer_3_cf_intrVec_0},
     {dataBuffer_2_cf_intrVec_0},
     {dataBuffer_1_cf_intrVec_0},
     {dataBuffer_0_cf_intrVec_0}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_6 =
    {{dataBuffer_3_cf_intrVec_1},
     {dataBuffer_2_cf_intrVec_1},
     {dataBuffer_1_cf_intrVec_1},
     {dataBuffer_0_cf_intrVec_1}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_7 =
    {{dataBuffer_3_cf_intrVec_2},
     {dataBuffer_2_cf_intrVec_2},
     {dataBuffer_1_cf_intrVec_2},
     {dataBuffer_0_cf_intrVec_2}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_8 =
    {{dataBuffer_3_cf_intrVec_3},
     {dataBuffer_2_cf_intrVec_3},
     {dataBuffer_1_cf_intrVec_3},
     {dataBuffer_0_cf_intrVec_3}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_9 =
    {{dataBuffer_3_cf_intrVec_4},
     {dataBuffer_2_cf_intrVec_4},
     {dataBuffer_1_cf_intrVec_4},
     {dataBuffer_0_cf_intrVec_4}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_10 =
    {{dataBuffer_3_cf_intrVec_5},
     {dataBuffer_2_cf_intrVec_5},
     {dataBuffer_1_cf_intrVec_5},
     {dataBuffer_0_cf_intrVec_5}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_11 =
    {{dataBuffer_3_cf_intrVec_6},
     {dataBuffer_2_cf_intrVec_6},
     {dataBuffer_1_cf_intrVec_6},
     {dataBuffer_0_cf_intrVec_6}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_12 =
    {{dataBuffer_3_cf_intrVec_7},
     {dataBuffer_2_cf_intrVec_7},
     {dataBuffer_1_cf_intrVec_7},
     {dataBuffer_0_cf_intrVec_7}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_13 =
    {{dataBuffer_3_cf_intrVec_8},
     {dataBuffer_2_cf_intrVec_8},
     {dataBuffer_1_cf_intrVec_8},
     {dataBuffer_0_cf_intrVec_8}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_14 =
    {{dataBuffer_3_cf_intrVec_9},
     {dataBuffer_2_cf_intrVec_9},
     {dataBuffer_1_cf_intrVec_9},
     {dataBuffer_0_cf_intrVec_9}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_15 =
    {{dataBuffer_3_cf_intrVec_10},
     {dataBuffer_2_cf_intrVec_10},
     {dataBuffer_1_cf_intrVec_10},
     {dataBuffer_0_cf_intrVec_10}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_16 =
    {{dataBuffer_3_cf_intrVec_11},
     {dataBuffer_2_cf_intrVec_11},
     {dataBuffer_1_cf_intrVec_11},
     {dataBuffer_0_cf_intrVec_11}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][3:0]  _GEN_17 =
    {{dataBuffer_3_cf_brIdx},
     {dataBuffer_2_cf_brIdx},
     {dataBuffer_1_cf_brIdx},
     {dataBuffer_0_cf_brIdx}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_18 =
    {{dataBuffer_3_cf_crossPageIPFFix},
     {dataBuffer_2_cf_crossPageIPFFix},
     {dataBuffer_1_cf_crossPageIPFFix},
     {dataBuffer_0_cf_crossPageIPFFix}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_19 =
    {{dataBuffer_3_ctrl_src1Type},
     {dataBuffer_2_ctrl_src1Type},
     {dataBuffer_1_ctrl_src1Type},
     {dataBuffer_0_ctrl_src1Type}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_20 =
    {{dataBuffer_3_ctrl_src2Type},
     {dataBuffer_2_ctrl_src2Type},
     {dataBuffer_1_ctrl_src2Type},
     {dataBuffer_0_ctrl_src2Type}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][2:0]  _GEN_21 =
    {{dataBuffer_3_ctrl_fuType},
     {dataBuffer_2_ctrl_fuType},
     {dataBuffer_1_ctrl_fuType},
     {dataBuffer_0_ctrl_fuType}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][6:0]  _GEN_22 =
    {{dataBuffer_3_ctrl_fuOpType},
     {dataBuffer_2_ctrl_fuOpType},
     {dataBuffer_1_ctrl_fuOpType},
     {dataBuffer_0_ctrl_fuOpType}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][4:0]  _GEN_23 =
    {{dataBuffer_3_ctrl_rfSrc1},
     {dataBuffer_2_ctrl_rfSrc1},
     {dataBuffer_1_ctrl_rfSrc1},
     {dataBuffer_0_ctrl_rfSrc1}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][4:0]  _GEN_24 =
    {{dataBuffer_3_ctrl_rfSrc2},
     {dataBuffer_2_ctrl_rfSrc2},
     {dataBuffer_1_ctrl_rfSrc2},
     {dataBuffer_0_ctrl_rfSrc2}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_25 =
    {{dataBuffer_3_ctrl_rfWen},
     {dataBuffer_2_ctrl_rfWen},
     {dataBuffer_1_ctrl_rfWen},
     {dataBuffer_0_ctrl_rfWen}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][4:0]  _GEN_26 =
    {{dataBuffer_3_ctrl_rfDest},
     {dataBuffer_2_ctrl_rfDest},
     {dataBuffer_1_ctrl_rfDest},
     {dataBuffer_0_ctrl_rfDest}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][63:0] _GEN_27 =
    {{dataBuffer_3_data_imm},
     {dataBuffer_2_data_imm},
     {dataBuffer_1_data_imm},
     {dataBuffer_0_data_imm}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire             _backend_io_in_0_valid_T = ringBufferHead != ringBufferTail;	// src/main/scala/utils/PipelineVector.scala:30:33, :31:33, :56:34
  always @(posedge clock) begin	// src/main/scala/nutcore/NutCore.scala:90:7
    if (reset) begin	// src/main/scala/nutcore/NutCore.scala:90:7
      dataBuffer_0_cf_instr <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_cf_pc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_cf_pnpc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_cf_exceptionVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_exceptionVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_exceptionVec_12 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_0 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_3 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_4 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_5 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_6 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_7 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_8 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_9 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_10 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_11 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_brIdx <= 4'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_cf_crossPageIPFFix <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_ctrl_src1Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_ctrl_src2Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_ctrl_fuType <= 3'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_ctrl_fuOpType <= 7'h0;	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
      dataBuffer_0_ctrl_rfSrc1 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_ctrl_rfSrc2 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_ctrl_rfWen <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_ctrl_rfDest <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_data_imm <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_instr <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_pc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_pnpc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_exceptionVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_exceptionVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_exceptionVec_12 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_0 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_3 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_4 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_5 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_6 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_7 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_8 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_9 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_10 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_11 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_brIdx <= 4'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_crossPageIPFFix <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_ctrl_src1Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_ctrl_src2Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_ctrl_fuType <= 3'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_ctrl_fuOpType <= 7'h0;	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
      dataBuffer_1_ctrl_rfSrc1 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_ctrl_rfSrc2 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_ctrl_rfWen <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_ctrl_rfDest <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_data_imm <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_instr <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_pc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_pnpc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_exceptionVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_exceptionVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_exceptionVec_12 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_0 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_3 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_4 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_5 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_6 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_7 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_8 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_9 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_10 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_11 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_brIdx <= 4'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_crossPageIPFFix <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_ctrl_src1Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_ctrl_src2Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_ctrl_fuType <= 3'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_ctrl_fuOpType <= 7'h0;	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
      dataBuffer_2_ctrl_rfSrc1 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_ctrl_rfSrc2 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_ctrl_rfWen <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_ctrl_rfDest <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_data_imm <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_instr <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_pc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_pnpc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_exceptionVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_exceptionVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_exceptionVec_12 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_0 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_3 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_4 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_5 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_6 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_7 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_8 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_9 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_10 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_11 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_brIdx <= 4'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_crossPageIPFFix <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_ctrl_src1Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_ctrl_src2Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_ctrl_fuType <= 3'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_ctrl_fuOpType <= 7'h0;	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
      dataBuffer_3_ctrl_rfSrc1 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_ctrl_rfSrc2 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_ctrl_rfWen <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_ctrl_rfDest <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_data_imm <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      ringBufferHead <= 2'h0;	// src/main/scala/utils/PipelineVector.scala:30:33
      ringBufferTail <= 2'h0;	// src/main/scala/utils/PipelineVector.scala:30:33, :31:33
    end
    else begin	// src/main/scala/nutcore/NutCore.scala:90:7
      automatic logic [1:0] enqueueSize;	// src/main/scala/utils/PipelineVector.scala:40:44
      automatic logic       wen;	// src/main/scala/utils/PipelineVector.scala:43:24
      enqueueSize = {1'h0, _frontend_io_out_0_valid} + {1'h0, _frontend_io_out_1_valid};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:40:44, :45:69
      wen =
        _frontend_io_out_0_ready_T_1 & _frontend_io_out_0_valid
        | _frontend_io_out_1_ready_T_1 & _frontend_io_out_1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:43:24, :50:36, :51:36
      if (wen) begin	// src/main/scala/utils/PipelineVector.scala:43:24
        automatic logic [63:0] _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [38:0] _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [38:0] _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [3:0]  _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [2:0]  _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [6:0]  _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [4:0]  _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [4:0]  _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [4:0]  _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [63:0] _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [1:0]  _GEN_28;	// src/main/scala/utils/PipelineVector.scala:46:45
        _dataBuffer_T_cf_instr =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_instr
            : _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_pc =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_pc
            : _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_pnpc =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_pnpc
            : _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_exceptionVec_1 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_exceptionVec_1
            : _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_exceptionVec_2 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_exceptionVec_2
            : _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_exceptionVec_12 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_exceptionVec_12
            : _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_0 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_0
            : _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_1 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_1
            : _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_2 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_2
            : _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_3 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_3
            : _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_4 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_4
            : _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_5 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_5
            : _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_6 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_6
            : _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_7 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_7
            : _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_8 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_8
            : _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_9 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_9
            : _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_10 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_10
            : _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_11 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_11
            : _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_brIdx =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_brIdx
            : _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_crossPageIPFFix =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_crossPageIPFFix
            : _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_src1Type =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_src1Type
            : _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_src2Type =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_src2Type
            : _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_fuType =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_fuType
            : _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_fuOpType =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_fuOpType
            : _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_rfSrc1 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_rfSrc1
            : _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_rfSrc2 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_rfSrc2
            : _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_rfWen =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_rfWen
            : _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_rfDest =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_rfDest
            : _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_data_imm =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_data_imm
            : _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _GEN_28 = ringBufferHead + 2'h1;	// src/main/scala/utils/PipelineVector.scala:30:33, :45:63, :46:45
        if (enqueueSize[1] & _GEN_28 == 2'h0) begin	// src/main/scala/utils/PipelineVector.scala:30:33, :40:44, :41:53, :45:29, :46:{29,45,63}
          dataBuffer_0_cf_instr <= _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_pc <= _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_pnpc <= _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_exceptionVec_1 <= _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_exceptionVec_2 <= _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_exceptionVec_12 <= _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_0 <= _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_1 <= _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_2 <= _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_3 <= _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_4 <= _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_5 <= _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_6 <= _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_7 <= _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_8 <= _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_9 <= _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_10 <= _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_11 <= _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_brIdx <= _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_crossPageIPFFix <= _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_src1Type <= _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_src2Type <= _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_fuType <= _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_fuOpType <= _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_rfSrc1 <= _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_rfSrc2 <= _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_rfWen <= _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_rfDest <= _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_data_imm <= _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
        end
        else if ((|enqueueSize) & ringBufferHead == 2'h0) begin	// src/main/scala/utils/PipelineVector.scala:29:29, :30:33, :40:44, :41:53, :45:{29,63}
          dataBuffer_0_cf_instr <= _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_pc <= _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_pnpc <= _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_exceptionVec_1 <= _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_exceptionVec_2 <= _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_exceptionVec_12 <= _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_0 <= _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_1 <= _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_2 <= _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_3 <= _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_4 <= _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_5 <= _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_6 <= _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_7 <= _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_8 <= _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_9 <= _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_10 <= _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_11 <= _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_brIdx <= _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_crossPageIPFFix <= _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_src1Type <= _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_src2Type <= _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_fuType <= _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_fuOpType <= _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_rfSrc1 <= _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_rfSrc2 <= _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_rfWen <= _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_rfDest <= _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_data_imm <= _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
        end
        if (enqueueSize[1] & _GEN_28 == 2'h1) begin	// src/main/scala/utils/PipelineVector.scala:40:44, :41:53, :45:{29,63}, :46:{29,45,63}
          dataBuffer_1_cf_instr <= _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_pc <= _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_pnpc <= _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_exceptionVec_1 <= _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_exceptionVec_2 <= _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_exceptionVec_12 <= _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_0 <= _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_1 <= _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_2 <= _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_3 <= _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_4 <= _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_5 <= _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_6 <= _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_7 <= _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_8 <= _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_9 <= _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_10 <= _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_11 <= _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_brIdx <= _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_crossPageIPFFix <= _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_src1Type <= _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_src2Type <= _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_fuType <= _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_fuOpType <= _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_rfSrc1 <= _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_rfSrc2 <= _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_rfWen <= _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_rfDest <= _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_data_imm <= _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
        end
        else if ((|enqueueSize) & ringBufferHead == 2'h1) begin	// src/main/scala/utils/PipelineVector.scala:29:29, :30:33, :40:44, :41:53, :45:{29,63}
          dataBuffer_1_cf_instr <= _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_pc <= _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_pnpc <= _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_exceptionVec_1 <= _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_exceptionVec_2 <= _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_exceptionVec_12 <= _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_0 <= _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_1 <= _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_2 <= _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_3 <= _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_4 <= _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_5 <= _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_6 <= _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_7 <= _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_8 <= _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_9 <= _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_10 <= _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_11 <= _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_brIdx <= _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_crossPageIPFFix <= _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_src1Type <= _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_src2Type <= _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_fuType <= _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_fuOpType <= _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_rfSrc1 <= _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_rfSrc2 <= _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_rfWen <= _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_rfDest <= _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_data_imm <= _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
        end
        if (enqueueSize[1] & _GEN_28 == 2'h2) begin	// src/main/scala/utils/PipelineVector.scala:33:63, :40:44, :41:53, :45:29, :46:{29,45,63}
          dataBuffer_2_cf_instr <= _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_pc <= _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_pnpc <= _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_exceptionVec_1 <= _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_exceptionVec_2 <= _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_exceptionVec_12 <= _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_0 <= _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_1 <= _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_2 <= _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_3 <= _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_4 <= _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_5 <= _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_6 <= _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_7 <= _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_8 <= _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_9 <= _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_10 <= _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_11 <= _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_brIdx <= _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_crossPageIPFFix <= _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_src1Type <= _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_src2Type <= _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_fuType <= _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_fuOpType <= _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_rfSrc1 <= _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_rfSrc2 <= _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_rfWen <= _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_rfDest <= _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_data_imm <= _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
        end
        else if ((|enqueueSize) & ringBufferHead == 2'h2) begin	// src/main/scala/utils/PipelineVector.scala:29:29, :30:33, :33:63, :40:44, :41:53, :45:{29,63}
          dataBuffer_2_cf_instr <= _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_pc <= _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_pnpc <= _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_exceptionVec_1 <= _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_exceptionVec_2 <= _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_exceptionVec_12 <= _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_0 <= _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_1 <= _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_2 <= _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_3 <= _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_4 <= _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_5 <= _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_6 <= _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_7 <= _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_8 <= _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_9 <= _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_10 <= _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_11 <= _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_brIdx <= _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_crossPageIPFFix <= _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_src1Type <= _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_src2Type <= _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_fuType <= _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_fuOpType <= _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_rfSrc1 <= _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_rfSrc2 <= _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_rfWen <= _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_rfDest <= _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_data_imm <= _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
        end
        if (enqueueSize[1] & (&_GEN_28)) begin	// src/main/scala/utils/PipelineVector.scala:40:44, :41:53, :45:29, :46:{29,45,63}
          dataBuffer_3_cf_instr <= _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_pc <= _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_pnpc <= _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_exceptionVec_1 <= _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_exceptionVec_2 <= _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_exceptionVec_12 <= _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_0 <= _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_1 <= _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_2 <= _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_3 <= _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_4 <= _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_5 <= _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_6 <= _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_7 <= _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_8 <= _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_9 <= _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_10 <= _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_11 <= _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_brIdx <= _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_crossPageIPFFix <= _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_src1Type <= _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_src2Type <= _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_fuType <= _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_fuOpType <= _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_rfSrc1 <= _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_rfSrc2 <= _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_rfWen <= _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_rfDest <= _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_data_imm <= _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
        end
        else if ((|enqueueSize) & (&ringBufferHead)) begin	// src/main/scala/utils/PipelineVector.scala:29:29, :30:33, :40:44, :41:53, :45:{29,63}
          dataBuffer_3_cf_instr <= _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_pc <= _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_pnpc <= _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_exceptionVec_1 <= _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_exceptionVec_2 <= _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_exceptionVec_12 <= _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_0 <= _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_1 <= _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_2 <= _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_3 <= _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_4 <= _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_5 <= _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_6 <= _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_7 <= _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_8 <= _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_9 <= _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_10 <= _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_11 <= _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_brIdx <= _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_crossPageIPFFix <= _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_src1Type <= _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_src2Type <= _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_fuType <= _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_fuOpType <= _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_rfSrc1 <= _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_rfSrc2 <= _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_rfWen <= _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_rfDest <= _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_data_imm <= _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
        end
      end
      if (_frontend_io_flushVec[1]) begin	// src/main/scala/nutcore/NutCore.scala:103:34, :148:138
        ringBufferHead <= 2'h0;	// src/main/scala/utils/PipelineVector.scala:30:33
        ringBufferTail <= 2'h0;	// src/main/scala/utils/PipelineVector.scala:30:33, :31:33
      end
      else begin	// src/main/scala/nutcore/NutCore.scala:148:138
        automatic logic _dequeueSize_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        _dequeueSize_T = _backend_io_in_0_ready & _backend_io_in_0_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:146:25, src/main/scala/utils/PipelineVector.scala:56:34
        if (wen)	// src/main/scala/utils/PipelineVector.scala:43:24
          ringBufferHead <= ringBufferHead + enqueueSize;	// src/main/scala/utils/PipelineVector.scala:30:33, :40:44, :47:42
        if (_dequeueSize_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          ringBufferTail <= {1'h0, _dequeueSize_T} + ringBufferTail;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:31:33, :45:69, :64:40, :67:42
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/NutCore.scala:90:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/NutCore.scala:90:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/NutCore.scala:90:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/NutCore.scala:90:7
      automatic logic [31:0] _RANDOM[0:63];	// src/main/scala/nutcore/NutCore.scala:90:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/NutCore.scala:90:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/NutCore.scala:90:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/NutCore.scala:90:7
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          _RANDOM[i[5:0]] = `RANDOM;	// src/main/scala/nutcore/NutCore.scala:90:7
        end	// src/main/scala/nutcore/NutCore.scala:90:7
        dataBuffer_0_cf_instr = {_RANDOM[6'h0], _RANDOM[6'h1]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_pc = {_RANDOM[6'h2], _RANDOM[6'h3][6:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_pnpc = {_RANDOM[6'h3][31:7], _RANDOM[6'h4][13:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_exceptionVec_1 = _RANDOM[6'h5][24];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_exceptionVec_2 = _RANDOM[6'h5][25];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_exceptionVec_12 = _RANDOM[6'h6][3];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_0 = _RANDOM[6'h6][7];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_1 = _RANDOM[6'h6][8];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_2 = _RANDOM[6'h6][9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_3 = _RANDOM[6'h6][10];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_4 = _RANDOM[6'h6][11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_5 = _RANDOM[6'h6][12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_6 = _RANDOM[6'h6][13];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_7 = _RANDOM[6'h6][14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_8 = _RANDOM[6'h6][15];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_9 = _RANDOM[6'h6][16];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_10 = _RANDOM[6'h6][17];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_11 = _RANDOM[6'h6][18];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_brIdx = _RANDOM[6'h6][22:19];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_crossPageIPFFix = _RANDOM[6'h6][24];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_src1Type = _RANDOM[6'h8][26];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_src2Type = _RANDOM[6'h8][27];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_fuType = _RANDOM[6'h8][30:28];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_fuOpType = {_RANDOM[6'h8][31], _RANDOM[6'h9][5:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_rfSrc1 = _RANDOM[6'h9][10:6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_rfSrc2 = _RANDOM[6'h9][15:11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_rfWen = _RANDOM[6'h9][16];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_rfDest = _RANDOM[6'h9][21:17];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_data_imm =
          {_RANDOM[6'hD][31:27], _RANDOM[6'hE], _RANDOM[6'hF][26:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_instr =
          {_RANDOM[6'hF][31:27], _RANDOM[6'h10], _RANDOM[6'h11][26:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_pc = {_RANDOM[6'h11][31:27], _RANDOM[6'h12], _RANDOM[6'h13][1:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_pnpc = {_RANDOM[6'h13][31:2], _RANDOM[6'h14][8:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_exceptionVec_1 = _RANDOM[6'h15][19];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_exceptionVec_2 = _RANDOM[6'h15][20];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_exceptionVec_12 = _RANDOM[6'h15][30];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_0 = _RANDOM[6'h16][2];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_1 = _RANDOM[6'h16][3];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_2 = _RANDOM[6'h16][4];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_3 = _RANDOM[6'h16][5];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_4 = _RANDOM[6'h16][6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_5 = _RANDOM[6'h16][7];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_6 = _RANDOM[6'h16][8];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_7 = _RANDOM[6'h16][9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_8 = _RANDOM[6'h16][10];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_9 = _RANDOM[6'h16][11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_10 = _RANDOM[6'h16][12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_11 = _RANDOM[6'h16][13];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_brIdx = _RANDOM[6'h16][17:14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_crossPageIPFFix = _RANDOM[6'h16][19];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_src1Type = _RANDOM[6'h18][21];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_src2Type = _RANDOM[6'h18][22];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_fuType = _RANDOM[6'h18][25:23];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_fuOpType = {_RANDOM[6'h18][31:26], _RANDOM[6'h19][0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_rfSrc1 = _RANDOM[6'h19][5:1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_rfSrc2 = _RANDOM[6'h19][10:6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_rfWen = _RANDOM[6'h19][11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_rfDest = _RANDOM[6'h19][16:12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_data_imm =
          {_RANDOM[6'h1D][31:22], _RANDOM[6'h1E], _RANDOM[6'h1F][21:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_instr =
          {_RANDOM[6'h1F][31:22], _RANDOM[6'h20], _RANDOM[6'h21][21:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_pc = {_RANDOM[6'h21][31:22], _RANDOM[6'h22][28:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_pnpc =
          {_RANDOM[6'h22][31:29], _RANDOM[6'h23], _RANDOM[6'h24][3:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_exceptionVec_1 = _RANDOM[6'h25][14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_exceptionVec_2 = _RANDOM[6'h25][15];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_exceptionVec_12 = _RANDOM[6'h25][25];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_0 = _RANDOM[6'h25][29];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_1 = _RANDOM[6'h25][30];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_2 = _RANDOM[6'h25][31];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_3 = _RANDOM[6'h26][0];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_4 = _RANDOM[6'h26][1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_5 = _RANDOM[6'h26][2];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_6 = _RANDOM[6'h26][3];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_7 = _RANDOM[6'h26][4];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_8 = _RANDOM[6'h26][5];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_9 = _RANDOM[6'h26][6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_10 = _RANDOM[6'h26][7];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_11 = _RANDOM[6'h26][8];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_brIdx = _RANDOM[6'h26][12:9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_crossPageIPFFix = _RANDOM[6'h26][14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_src1Type = _RANDOM[6'h28][16];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_src2Type = _RANDOM[6'h28][17];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_fuType = _RANDOM[6'h28][20:18];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_fuOpType = _RANDOM[6'h28][27:21];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_rfSrc1 = {_RANDOM[6'h28][31:28], _RANDOM[6'h29][0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_rfSrc2 = _RANDOM[6'h29][5:1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_rfWen = _RANDOM[6'h29][6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_rfDest = _RANDOM[6'h29][11:7];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_data_imm =
          {_RANDOM[6'h2D][31:17], _RANDOM[6'h2E], _RANDOM[6'h2F][16:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_instr =
          {_RANDOM[6'h2F][31:17], _RANDOM[6'h30], _RANDOM[6'h31][16:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_pc = {_RANDOM[6'h31][31:17], _RANDOM[6'h32][23:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_pnpc = {_RANDOM[6'h32][31:24], _RANDOM[6'h33][30:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_exceptionVec_1 = _RANDOM[6'h35][9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_exceptionVec_2 = _RANDOM[6'h35][10];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_exceptionVec_12 = _RANDOM[6'h35][20];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_0 = _RANDOM[6'h35][24];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_1 = _RANDOM[6'h35][25];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_2 = _RANDOM[6'h35][26];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_3 = _RANDOM[6'h35][27];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_4 = _RANDOM[6'h35][28];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_5 = _RANDOM[6'h35][29];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_6 = _RANDOM[6'h35][30];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_7 = _RANDOM[6'h35][31];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_8 = _RANDOM[6'h36][0];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_9 = _RANDOM[6'h36][1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_10 = _RANDOM[6'h36][2];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_11 = _RANDOM[6'h36][3];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_brIdx = _RANDOM[6'h36][7:4];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_crossPageIPFFix = _RANDOM[6'h36][9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_src1Type = _RANDOM[6'h38][11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_src2Type = _RANDOM[6'h38][12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_fuType = _RANDOM[6'h38][15:13];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_fuOpType = _RANDOM[6'h38][22:16];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_rfSrc1 = _RANDOM[6'h38][27:23];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_rfSrc2 = {_RANDOM[6'h38][31:28], _RANDOM[6'h39][0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_rfWen = _RANDOM[6'h39][1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_rfDest = _RANDOM[6'h39][6:2];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_data_imm =
          {_RANDOM[6'h3D][31:12], _RANDOM[6'h3E], _RANDOM[6'h3F][11:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        ringBufferHead = _RANDOM[6'h3F][13:12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29, :30:33
        ringBufferTail = _RANDOM[6'h3F][15:14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29, :31:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/NutCore.scala:90:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/NutCore.scala:90:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Frontend_inorder frontend (	// src/main/scala/nutcore/NutCore.scala:103:34
    .clock                            (clock),
    .reset                            (reset),
    .io_imem_req_ready                (_itlb_io_in_req_ready),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_imem_req_valid                (_frontend_io_imem_req_valid),
    .io_imem_req_bits_addr            (_frontend_io_imem_req_bits_addr),
    .io_imem_req_bits_user            (_frontend_io_imem_req_bits_user),
    .io_imem_resp_ready               (_frontend_io_imem_resp_ready),
    .io_imem_resp_valid               (_itlb_io_in_resp_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_imem_resp_bits_rdata          (_itlb_io_in_resp_bits_rdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_imem_resp_bits_user           (_itlb_io_in_resp_bits_user),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_out_0_ready                   (_frontend_io_out_0_ready_T_1),	// src/main/scala/utils/PipelineVector.scala:50:36
    .io_out_0_valid                   (_frontend_io_out_0_valid),
    .io_out_0_bits_cf_instr           (_frontend_io_out_0_bits_cf_instr),
    .io_out_0_bits_cf_pc              (_frontend_io_out_0_bits_cf_pc),
    .io_out_0_bits_cf_pnpc            (_frontend_io_out_0_bits_cf_pnpc),
    .io_out_0_bits_cf_exceptionVec_1  (_frontend_io_out_0_bits_cf_exceptionVec_1),
    .io_out_0_bits_cf_exceptionVec_2  (_frontend_io_out_0_bits_cf_exceptionVec_2),
    .io_out_0_bits_cf_exceptionVec_12 (_frontend_io_out_0_bits_cf_exceptionVec_12),
    .io_out_0_bits_cf_intrVec_0       (_frontend_io_out_0_bits_cf_intrVec_0),
    .io_out_0_bits_cf_intrVec_1       (_frontend_io_out_0_bits_cf_intrVec_1),
    .io_out_0_bits_cf_intrVec_2       (_frontend_io_out_0_bits_cf_intrVec_2),
    .io_out_0_bits_cf_intrVec_3       (_frontend_io_out_0_bits_cf_intrVec_3),
    .io_out_0_bits_cf_intrVec_4       (_frontend_io_out_0_bits_cf_intrVec_4),
    .io_out_0_bits_cf_intrVec_5       (_frontend_io_out_0_bits_cf_intrVec_5),
    .io_out_0_bits_cf_intrVec_6       (_frontend_io_out_0_bits_cf_intrVec_6),
    .io_out_0_bits_cf_intrVec_7       (_frontend_io_out_0_bits_cf_intrVec_7),
    .io_out_0_bits_cf_intrVec_8       (_frontend_io_out_0_bits_cf_intrVec_8),
    .io_out_0_bits_cf_intrVec_9       (_frontend_io_out_0_bits_cf_intrVec_9),
    .io_out_0_bits_cf_intrVec_10      (_frontend_io_out_0_bits_cf_intrVec_10),
    .io_out_0_bits_cf_intrVec_11      (_frontend_io_out_0_bits_cf_intrVec_11),
    .io_out_0_bits_cf_brIdx           (_frontend_io_out_0_bits_cf_brIdx),
    .io_out_0_bits_cf_crossPageIPFFix (_frontend_io_out_0_bits_cf_crossPageIPFFix),
    .io_out_0_bits_ctrl_src1Type      (_frontend_io_out_0_bits_ctrl_src1Type),
    .io_out_0_bits_ctrl_src2Type      (_frontend_io_out_0_bits_ctrl_src2Type),
    .io_out_0_bits_ctrl_fuType        (_frontend_io_out_0_bits_ctrl_fuType),
    .io_out_0_bits_ctrl_fuOpType      (_frontend_io_out_0_bits_ctrl_fuOpType),
    .io_out_0_bits_ctrl_rfSrc1        (_frontend_io_out_0_bits_ctrl_rfSrc1),
    .io_out_0_bits_ctrl_rfSrc2        (_frontend_io_out_0_bits_ctrl_rfSrc2),
    .io_out_0_bits_ctrl_rfWen         (_frontend_io_out_0_bits_ctrl_rfWen),
    .io_out_0_bits_ctrl_rfDest        (_frontend_io_out_0_bits_ctrl_rfDest),
    .io_out_0_bits_data_imm           (_frontend_io_out_0_bits_data_imm),
    .io_out_1_ready                   (_frontend_io_out_1_ready_T_1),	// src/main/scala/utils/PipelineVector.scala:51:36
    .io_out_1_valid                   (_frontend_io_out_1_valid),
    .io_out_1_bits_cf_instr           (_frontend_io_out_1_bits_cf_instr),
    .io_out_1_bits_cf_pc              (_frontend_io_out_1_bits_cf_pc),
    .io_out_1_bits_cf_pnpc            (_frontend_io_out_1_bits_cf_pnpc),
    .io_out_1_bits_cf_exceptionVec_1  (_frontend_io_out_1_bits_cf_exceptionVec_1),
    .io_out_1_bits_cf_exceptionVec_2  (_frontend_io_out_1_bits_cf_exceptionVec_2),
    .io_out_1_bits_cf_exceptionVec_12 (_frontend_io_out_1_bits_cf_exceptionVec_12),
    .io_out_1_bits_cf_intrVec_0       (_frontend_io_out_1_bits_cf_intrVec_0),
    .io_out_1_bits_cf_intrVec_1       (_frontend_io_out_1_bits_cf_intrVec_1),
    .io_out_1_bits_cf_intrVec_2       (_frontend_io_out_1_bits_cf_intrVec_2),
    .io_out_1_bits_cf_intrVec_3       (_frontend_io_out_1_bits_cf_intrVec_3),
    .io_out_1_bits_cf_intrVec_4       (_frontend_io_out_1_bits_cf_intrVec_4),
    .io_out_1_bits_cf_intrVec_5       (_frontend_io_out_1_bits_cf_intrVec_5),
    .io_out_1_bits_cf_intrVec_6       (_frontend_io_out_1_bits_cf_intrVec_6),
    .io_out_1_bits_cf_intrVec_7       (_frontend_io_out_1_bits_cf_intrVec_7),
    .io_out_1_bits_cf_intrVec_8       (_frontend_io_out_1_bits_cf_intrVec_8),
    .io_out_1_bits_cf_intrVec_9       (_frontend_io_out_1_bits_cf_intrVec_9),
    .io_out_1_bits_cf_intrVec_10      (_frontend_io_out_1_bits_cf_intrVec_10),
    .io_out_1_bits_cf_intrVec_11      (_frontend_io_out_1_bits_cf_intrVec_11),
    .io_out_1_bits_cf_brIdx           (_frontend_io_out_1_bits_cf_brIdx),
    .io_out_1_bits_cf_crossPageIPFFix (_frontend_io_out_1_bits_cf_crossPageIPFFix),
    .io_out_1_bits_ctrl_src1Type      (_frontend_io_out_1_bits_ctrl_src1Type),
    .io_out_1_bits_ctrl_src2Type      (_frontend_io_out_1_bits_ctrl_src2Type),
    .io_out_1_bits_ctrl_fuType        (_frontend_io_out_1_bits_ctrl_fuType),
    .io_out_1_bits_ctrl_fuOpType      (_frontend_io_out_1_bits_ctrl_fuOpType),
    .io_out_1_bits_ctrl_rfSrc1        (_frontend_io_out_1_bits_ctrl_rfSrc1),
    .io_out_1_bits_ctrl_rfSrc2        (_frontend_io_out_1_bits_ctrl_rfSrc2),
    .io_out_1_bits_ctrl_rfWen         (_frontend_io_out_1_bits_ctrl_rfWen),
    .io_out_1_bits_ctrl_rfDest        (_frontend_io_out_1_bits_ctrl_rfDest),
    .io_out_1_bits_data_imm           (_frontend_io_out_1_bits_data_imm),
    .io_flushVec                      (_frontend_io_flushVec),
    .io_redirect_target               (_backend_io_redirect_target),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_redirect_valid                (_backend_io_redirect_valid),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_ipf                           (_itlb_io_ipf),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .ifu_bp1_req__bore_valid          (_backend_exu_alu_REG__bore_valid),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_pc             (_backend_exu_alu_REG__bore_pc),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_isMissPredict  (_backend_exu_alu_REG__bore_isMissPredict),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_actualTarget   (_backend_exu_alu_REG__bore_actualTarget),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_actualTaken    (_backend_exu_alu_REG__bore_actualTaken),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_fuOpType       (_backend_exu_alu_REG__bore_fuOpType),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_btbType        (_backend_exu_alu_REG__bore_btbType),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_isRVC          (_backend_exu_alu_REG__bore_isRVC),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_flushTLB__bore           (_backend_exu_mou__WIRE_1__bore),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_flushBTB__bore           (_backend_exu_mou__WIRE__bore),	// src/main/scala/nutcore/NutCore.scala:146:25
    .idu_decoder1_vmEnable__bore      (_dtlb__WIRE_2__bore),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .idu_decoder2_vmEnable__bore      (_dtlb__WIRE_2__bore_0),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .idu_decoder1_intrVec__bore       (_backend_exu_csr__WIRE__bore),	// src/main/scala/nutcore/NutCore.scala:146:25
    .idu_decoder2_intrVec__bore       (_backend_exu_csr__WIRE__bore_0)	// src/main/scala/nutcore/NutCore.scala:146:25
  );
  Backend_inorder backend (	// src/main/scala/nutcore/NutCore.scala:146:25
    .clock                               (clock),
    .reset                               (reset),
    .io_in_0_ready                       (_backend_io_in_0_ready),
    .io_in_0_valid                       (_backend_io_in_0_valid_T),	// src/main/scala/utils/PipelineVector.scala:56:34
    .io_in_0_bits_cf_instr               (_GEN[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_pc                  (_GEN_0[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_pnpc                (_GEN_1[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_exceptionVec_1      (_GEN_2[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_exceptionVec_2      (_GEN_3[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_exceptionVec_12     (_GEN_4[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_0           (_GEN_5[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_1           (_GEN_6[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_2           (_GEN_7[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_3           (_GEN_8[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_4           (_GEN_9[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_5           (_GEN_10[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_6           (_GEN_11[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_7           (_GEN_12[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_8           (_GEN_13[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_9           (_GEN_14[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_10          (_GEN_15[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_11          (_GEN_16[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_brIdx               (_GEN_17[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_crossPageIPFFix     (_GEN_18[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_src1Type          (_GEN_19[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_src2Type          (_GEN_20[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_fuType            (_GEN_21[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_fuOpType          (_GEN_22[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_rfSrc1            (_GEN_23[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_rfSrc2            (_GEN_24[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_rfWen             (_GEN_25[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_rfDest            (_GEN_26[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_data_imm               (_GEN_27[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_flush                            (_frontend_io_flushVec[3:2]),	// src/main/scala/nutcore/NutCore.scala:103:34, :164:45
    .io_dmem_req_ready                   (_dtlb_io_in_req_ready),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_dmem_req_valid                   (_backend_io_dmem_req_valid),
    .io_dmem_req_bits_addr               (_backend_io_dmem_req_bits_addr),
    .io_dmem_req_bits_size               (_backend_io_dmem_req_bits_size),
    .io_dmem_req_bits_cmd                (_backend_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask              (_backend_io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata              (_backend_io_dmem_req_bits_wdata),
    .io_dmem_resp_valid                  (_dtlb_io_in_resp_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_dmem_resp_bits_rdata             (_dtlb_io_in_resp_bits_rdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_memMMU_imem_privilegeMode        (_backend_io_memMMU_imem_privilegeMode),
    .io_memMMU_dmem_privilegeMode        (_backend_io_memMMU_dmem_privilegeMode),
    .io_memMMU_dmem_status_sum           (_backend_io_memMMU_dmem_status_sum),
    .io_memMMU_dmem_status_mxr           (_backend_io_memMMU_dmem_status_mxr),
    .io_memMMU_dmem_loadPF               (_dtlb_io_csrMMU_loadPF),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_memMMU_dmem_storePF              (_dtlb_io_csrMMU_storePF),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_memMMU_dmem_addr                 (_dtlb_io_csrMMU_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_redirect_target                  (_backend_io_redirect_target),
    .io_redirect_valid                   (_backend_io_redirect_valid),
    .wbu_io_in_valid__bore               (backend_wbu_io_in_valid__bore),
    .wbu_io_wb_rfData__bore              (backend_wbu_io_wb_rfData__bore),
    .exu_csr_satp__bore                  (_backend_exu_csr_satp__bore),
    .exu_csr_satp__bore_0                (_backend_exu_csr_satp__bore_0),
    .exu_alu_REG__bore_valid             (_backend_exu_alu_REG__bore_valid),
    .exu_alu_REG__bore_pc                (_backend_exu_alu_REG__bore_pc),
    .exu_alu_REG__bore_isMissPredict     (_backend_exu_alu_REG__bore_isMissPredict),
    .exu_alu_REG__bore_actualTarget      (_backend_exu_alu_REG__bore_actualTarget),
    .exu_alu_REG__bore_actualTaken       (_backend_exu_alu_REG__bore_actualTaken),
    .exu_alu_REG__bore_fuOpType          (_backend_exu_alu_REG__bore_fuOpType),
    .exu_alu_REG__bore_btbType           (_backend_exu_alu_REG__bore_btbType),
    .exu_alu_REG__bore_isRVC             (_backend_exu_alu_REG__bore_isRVC),
    .exu_csr_perfCnts_2__bore            (backend_exu_csr_perfCnts_2__bore),
    .exu_lsu_lsExecUnit_dtlbFinish__bore (_dtlb__WIRE__bore),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .exu_csr_meip__bore                  (backend_exu_csr_meip__bore),
    .exu_mou__WIRE_1__bore               (_backend_exu_mou__WIRE_1__bore),
    .exu_mou__WIRE_1__bore_0             (_backend_exu_mou__WIRE_1__bore_0),
    .exu_mou__WIRE_1__bore_1             (_backend_exu_mou__WIRE_1__bore_1),
    .exu_lsu__WIRE__bore                 (_backend_exu_lsu__WIRE__bore),
    .exu_csr_mtip__bore                  (backend_exu_csr_mtip__bore),
    .wbu_io_wb_rfDest__bore              (backend_wbu_io_wb_rfDest__bore),
    .exu_csr_msip__bore                  (backend_exu_csr_msip__bore),
    .exu_mou__WIRE__bore                 (_backend_exu_mou__WIRE__bore),
    .exu_mou__WIRE__bore_0               (_backend_exu_mou__WIRE__bore_0),
    .exu_lsu_lsExecUnit_dtlbPF__bore     (_dtlb__WIRE_1__bore),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .exu_lsu_dtlbPF__bore                (_dtlb__WIRE_1__bore_0),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .exu_lsu_lsExecUnit_dtlbEnable__bore (_dtlb__WIRE_2__bore_1),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .wbu_io_in_bits_decode_cf_pc__bore   (backend_wbu_io_in_bits_decode_cf_pc__bore),
    .exu_csr__WIRE__bore                 (_backend_exu_csr__WIRE__bore),
    .exu_csr__WIRE__bore_0               (_backend_exu_csr__WIRE__bore_0),
    .wbu_io_wb_rfWen__bore               (backend_wbu_io_wb_rfWen__bore)
  );
  SimpleBusCrossbarNto1 mmioXbar (	// src/main/scala/nutcore/NutCore.scala:150:26
    .clock                   (clock),
    .reset                   (reset),
    .io_in_0_req_ready       (_mmioXbar_io_in_0_req_ready),
    .io_in_0_req_valid       (_io_imem_cache_io_mmio_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_req_bits_addr   (_io_imem_cache_io_mmio_req_bits_addr),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_req_bits_size   (_io_imem_cache_io_mmio_req_bits_size),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_req_bits_cmd    (_io_imem_cache_io_mmio_req_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_req_bits_wmask  (_io_imem_cache_io_mmio_req_bits_wmask),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_req_bits_wdata  (_io_imem_cache_io_mmio_req_bits_wdata),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_resp_valid      (_mmioXbar_io_in_0_resp_valid),
    .io_in_0_resp_bits_cmd   (/* unused */),
    .io_in_0_resp_bits_rdata (_mmioXbar_io_in_0_resp_bits_rdata),
    .io_in_1_req_ready       (_mmioXbar_io_in_1_req_ready),
    .io_in_1_req_valid       (_io_dmem_cache_io_mmio_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_req_bits_addr   (_io_dmem_cache_io_mmio_req_bits_addr),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_req_bits_size   (_io_dmem_cache_io_mmio_req_bits_size),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_req_bits_cmd    (_io_dmem_cache_io_mmio_req_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_req_bits_wmask  (_io_dmem_cache_io_mmio_req_bits_wmask),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_req_bits_wdata  (_io_dmem_cache_io_mmio_req_bits_wdata),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_resp_valid      (_mmioXbar_io_in_1_resp_valid),
    .io_in_1_resp_bits_cmd   (/* unused */),
    .io_in_1_resp_bits_rdata (_mmioXbar_io_in_1_resp_bits_rdata),
    .io_out_req_ready        (io_mmio_req_ready),
    .io_out_req_valid        (io_mmio_req_valid),
    .io_out_req_bits_addr    (io_mmio_req_bits_addr),
    .io_out_req_bits_size    (io_mmio_req_bits_size),
    .io_out_req_bits_cmd     (io_mmio_req_bits_cmd),
    .io_out_req_bits_wmask   (io_mmio_req_bits_wmask),
    .io_out_req_bits_wdata   (io_mmio_req_bits_wdata),
    .io_out_resp_valid       (io_mmio_resp_valid),
    .io_out_resp_bits_cmd    (io_mmio_resp_bits_cmd),
    .io_out_resp_bits_rdata  (io_mmio_resp_bits_rdata)
  );
  SimpleBusCrossbarNto1_1 dmemXbar (	// src/main/scala/nutcore/NutCore.scala:151:26
    .clock                   (clock),
    .reset                   (reset),
    .io_in_0_req_ready       (_dmemXbar_io_in_0_req_ready),
    .io_in_0_req_valid       (_dtlb_io_out_req_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_req_bits_addr   (_dtlb_io_out_req_bits_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_req_bits_size   (_dtlb_io_out_req_bits_size),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_req_bits_cmd    (_dtlb_io_out_req_bits_cmd),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_req_bits_wmask  (_dtlb_io_out_req_bits_wmask),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_req_bits_wdata  (_dtlb_io_out_req_bits_wdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_resp_valid      (_dmemXbar_io_in_0_resp_valid),
    .io_in_0_resp_bits_rdata (_dmemXbar_io_in_0_resp_bits_rdata),
    .io_in_1_req_ready       (_dmemXbar_io_in_1_req_ready),
    .io_in_1_req_valid       (_itlb_io_mem_req_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_1_req_bits_addr   (_itlb_io_mem_req_bits_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_1_req_bits_cmd    (_itlb_io_mem_req_bits_cmd),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_1_req_bits_wdata  (_itlb_io_mem_req_bits_wdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_1_resp_valid      (_dmemXbar_io_in_1_resp_valid),
    .io_in_1_resp_bits_rdata (_dmemXbar_io_in_1_resp_bits_rdata),
    .io_in_2_req_ready       (_dmemXbar_io_in_2_req_ready),
    .io_in_2_req_valid       (_dtlb_io_mem_req_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_2_req_bits_addr   (_dtlb_io_mem_req_bits_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_2_req_bits_cmd    (_dtlb_io_mem_req_bits_cmd),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_2_req_bits_wdata  (_dtlb_io_mem_req_bits_wdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_2_resp_valid      (_dmemXbar_io_in_2_resp_valid),
    .io_in_2_resp_bits_rdata (_dmemXbar_io_in_2_resp_bits_rdata),
    .io_in_3_req_ready       (io_frontend_req_ready),
    .io_in_3_req_valid       (io_frontend_req_valid),
    .io_in_3_req_bits_addr   (io_frontend_req_bits_addr),
    .io_in_3_req_bits_size   (io_frontend_req_bits_size),
    .io_in_3_req_bits_cmd    (io_frontend_req_bits_cmd),
    .io_in_3_req_bits_wmask  (io_frontend_req_bits_wmask),
    .io_in_3_req_bits_wdata  (io_frontend_req_bits_wdata),
    .io_in_3_resp_ready      (io_frontend_resp_ready),
    .io_in_3_resp_valid      (io_frontend_resp_valid),
    .io_in_3_resp_bits_cmd   (io_frontend_resp_bits_cmd),
    .io_in_3_resp_bits_rdata (io_frontend_resp_bits_rdata),
    .io_out_req_ready        (_io_dmem_cache_io_in_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_req_valid        (_dmemXbar_io_out_req_valid),
    .io_out_req_bits_addr    (_dmemXbar_io_out_req_bits_addr),
    .io_out_req_bits_size    (_dmemXbar_io_out_req_bits_size),
    .io_out_req_bits_cmd     (_dmemXbar_io_out_req_bits_cmd),
    .io_out_req_bits_wmask   (_dmemXbar_io_out_req_bits_wmask),
    .io_out_req_bits_wdata   (_dmemXbar_io_out_req_bits_wdata),
    .io_out_resp_ready       (_dmemXbar_io_out_resp_ready),
    .io_out_resp_valid       (_io_dmem_cache_io_in_resp_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_cmd    (_io_dmem_cache_io_in_resp_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_rdata  (_io_dmem_cache_io_in_resp_bits_rdata)	// src/main/scala/nutcore/mem/Cache.scala:668:35
  );
  EmbeddedTLB itlb (	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .clock                   (clock),
    .reset                   (reset),
    .io_in_req_ready         (_itlb_io_in_req_ready),
    .io_in_req_valid         (_frontend_io_imem_req_valid),	// src/main/scala/nutcore/NutCore.scala:103:34
    .io_in_req_bits_addr     (_frontend_io_imem_req_bits_addr),	// src/main/scala/nutcore/NutCore.scala:103:34
    .io_in_req_bits_user     (_frontend_io_imem_req_bits_user),	// src/main/scala/nutcore/NutCore.scala:103:34
    .io_in_resp_ready        (_frontend_io_imem_resp_ready),	// src/main/scala/nutcore/NutCore.scala:103:34
    .io_in_resp_valid        (_itlb_io_in_resp_valid),
    .io_in_resp_bits_rdata   (_itlb_io_in_resp_bits_rdata),
    .io_in_resp_bits_user    (_itlb_io_in_resp_bits_user),
    .io_out_req_ready        (_io_imem_cache_io_in_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_req_valid        (_itlb_io_out_req_valid),
    .io_out_req_bits_addr    (_itlb_io_out_req_bits_addr),
    .io_out_req_bits_user    (_itlb_io_out_req_bits_user),
    .io_out_resp_ready       (_itlb_io_out_resp_ready),
    .io_out_resp_valid       (_io_imem_cache_io_in_resp_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_rdata  (_io_imem_cache_io_in_resp_bits_rdata),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_user   (_io_imem_cache_io_in_resp_bits_user),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_mem_req_ready        (_dmemXbar_io_in_1_req_ready),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_req_valid        (_itlb_io_mem_req_valid),
    .io_mem_req_bits_addr    (_itlb_io_mem_req_bits_addr),
    .io_mem_req_bits_cmd     (_itlb_io_mem_req_bits_cmd),
    .io_mem_req_bits_wdata   (_itlb_io_mem_req_bits_wdata),
    .io_mem_resp_valid       (_dmemXbar_io_in_1_resp_valid),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_resp_bits_rdata  (_dmemXbar_io_in_1_resp_bits_rdata),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_flush                (_frontend_io_flushVec[0]),	// src/main/scala/nutcore/NutCore.scala:103:34, :153:104
    .io_csrMMU_privilegeMode (_backend_io_memMMU_imem_privilegeMode),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_cacheEmpty           (_io_imem_cache_io_empty),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_ipf                  (_itlb_io_ipf),
    .satp__bore              (_backend_exu_csr_satp__bore),	// src/main/scala/nutcore/NutCore.scala:146:25
    .flushTLB__bore          (_backend_exu_mou__WIRE_1__bore_0)	// src/main/scala/nutcore/NutCore.scala:146:25
  );
  Cache io_imem_cache (	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .clock                      (clock),
    .reset                      (reset),
    .io_in_req_ready            (_io_imem_cache_io_in_req_ready),
    .io_in_req_valid            (_itlb_io_out_req_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_req_bits_addr        (_itlb_io_out_req_bits_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_req_bits_user        (_itlb_io_out_req_bits_user),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_resp_ready           (_itlb_io_out_resp_ready),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_resp_valid           (_io_imem_cache_io_in_resp_valid),
    .io_in_resp_bits_rdata      (_io_imem_cache_io_in_resp_bits_rdata),
    .io_in_resp_bits_user       (_io_imem_cache_io_in_resp_bits_user),
    .io_flush                   ({2{_frontend_io_flushVec[0]}}),	// src/main/scala/nutcore/NutCore.scala:103:34, :153:104, :155:83
    .io_out_mem_req_ready       (io_imem_mem_req_ready),
    .io_out_mem_req_valid       (io_imem_mem_req_valid),
    .io_out_mem_req_bits_addr   (io_imem_mem_req_bits_addr),
    .io_out_mem_req_bits_cmd    (io_imem_mem_req_bits_cmd),
    .io_out_mem_req_bits_wdata  (io_imem_mem_req_bits_wdata),
    .io_out_mem_resp_valid      (io_imem_mem_resp_valid),
    .io_out_mem_resp_bits_cmd   (io_imem_mem_resp_bits_cmd),
    .io_out_mem_resp_bits_rdata (io_imem_mem_resp_bits_rdata),
    .io_mmio_req_ready          (_mmioXbar_io_in_0_req_ready),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_mmio_req_valid          (_io_imem_cache_io_mmio_req_valid),
    .io_mmio_req_bits_addr      (_io_imem_cache_io_mmio_req_bits_addr),
    .io_mmio_req_bits_size      (_io_imem_cache_io_mmio_req_bits_size),
    .io_mmio_req_bits_cmd       (_io_imem_cache_io_mmio_req_bits_cmd),
    .io_mmio_req_bits_wmask     (_io_imem_cache_io_mmio_req_bits_wmask),
    .io_mmio_req_bits_wdata     (_io_imem_cache_io_mmio_req_bits_wdata),
    .io_mmio_resp_valid         (_mmioXbar_io_in_0_resp_valid),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_mmio_resp_bits_rdata    (_mmioXbar_io_in_0_resp_bits_rdata),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_empty                   (_io_imem_cache_io_empty),
    .flushICache__bore          (_backend_exu_mou__WIRE__bore_0)	// src/main/scala/nutcore/NutCore.scala:146:25
  );
  EmbeddedTLB_1 dtlb (	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .clock                   (clock),
    .reset                   (reset),
    .io_in_req_ready         (_dtlb_io_in_req_ready),
    .io_in_req_valid         (_backend_io_dmem_req_valid),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_req_bits_addr     (_backend_io_dmem_req_bits_addr),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_req_bits_size     (_backend_io_dmem_req_bits_size),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_req_bits_cmd      (_backend_io_dmem_req_bits_cmd),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_req_bits_wmask    (_backend_io_dmem_req_bits_wmask),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_req_bits_wdata    (_backend_io_dmem_req_bits_wdata),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_resp_valid        (_dtlb_io_in_resp_valid),
    .io_in_resp_bits_rdata   (_dtlb_io_in_resp_bits_rdata),
    .io_out_req_ready        (_dmemXbar_io_in_0_req_ready),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_out_req_valid        (_dtlb_io_out_req_valid),
    .io_out_req_bits_addr    (_dtlb_io_out_req_bits_addr),
    .io_out_req_bits_size    (_dtlb_io_out_req_bits_size),
    .io_out_req_bits_cmd     (_dtlb_io_out_req_bits_cmd),
    .io_out_req_bits_wmask   (_dtlb_io_out_req_bits_wmask),
    .io_out_req_bits_wdata   (_dtlb_io_out_req_bits_wdata),
    .io_out_resp_valid       (_dmemXbar_io_in_0_resp_valid),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_out_resp_bits_rdata  (_dmemXbar_io_in_0_resp_bits_rdata),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_req_ready        (_dmemXbar_io_in_2_req_ready),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_req_valid        (_dtlb_io_mem_req_valid),
    .io_mem_req_bits_addr    (_dtlb_io_mem_req_bits_addr),
    .io_mem_req_bits_cmd     (_dtlb_io_mem_req_bits_cmd),
    .io_mem_req_bits_wdata   (_dtlb_io_mem_req_bits_wdata),
    .io_mem_resp_valid       (_dmemXbar_io_in_2_resp_valid),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_resp_bits_rdata  (_dmemXbar_io_in_2_resp_bits_rdata),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_csrMMU_privilegeMode (_backend_io_memMMU_dmem_privilegeMode),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_csrMMU_status_sum    (_backend_io_memMMU_dmem_status_sum),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_csrMMU_status_mxr    (_backend_io_memMMU_dmem_status_mxr),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_csrMMU_loadPF        (_dtlb_io_csrMMU_loadPF),
    .io_csrMMU_storePF       (_dtlb_io_csrMMU_storePF),
    .io_csrMMU_addr          (_dtlb_io_csrMMU_addr),
    .satp__bore              (_backend_exu_csr_satp__bore_0),	// src/main/scala/nutcore/NutCore.scala:146:25
    ._WIRE__bore             (_dtlb__WIRE__bore),
    .flushTLB__bore          (_backend_exu_mou__WIRE_1__bore_1),	// src/main/scala/nutcore/NutCore.scala:146:25
    .tlbExec_isAMO__bore     (_backend_exu_lsu__WIRE__bore),	// src/main/scala/nutcore/NutCore.scala:146:25
    ._WIRE_1__bore           (_dtlb__WIRE_1__bore),
    ._WIRE_1__bore_0         (_dtlb__WIRE_1__bore_0),
    ._WIRE_2__bore           (_dtlb__WIRE_2__bore),
    ._WIRE_2__bore_0         (_dtlb__WIRE_2__bore_0),
    ._WIRE_2__bore_1         (_dtlb__WIRE_2__bore_1)
  );
  Cache_1 io_dmem_cache (	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .clock                      (clock),
    .reset                      (reset),
    .io_in_req_ready            (_io_dmem_cache_io_in_req_ready),
    .io_in_req_valid            (_dmemXbar_io_out_req_valid),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_req_bits_addr        (_dmemXbar_io_out_req_bits_addr),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_req_bits_size        (_dmemXbar_io_out_req_bits_size),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_req_bits_cmd         (_dmemXbar_io_out_req_bits_cmd),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_req_bits_wmask       (_dmemXbar_io_out_req_bits_wmask),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_req_bits_wdata       (_dmemXbar_io_out_req_bits_wdata),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_resp_ready           (_dmemXbar_io_out_resp_ready),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_resp_valid           (_io_dmem_cache_io_in_resp_valid),
    .io_in_resp_bits_cmd        (_io_dmem_cache_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata      (_io_dmem_cache_io_in_resp_bits_rdata),
    .io_out_mem_req_ready       (io_dmem_mem_req_ready),
    .io_out_mem_req_valid       (io_dmem_mem_req_valid),
    .io_out_mem_req_bits_addr   (io_dmem_mem_req_bits_addr),
    .io_out_mem_req_bits_cmd    (io_dmem_mem_req_bits_cmd),
    .io_out_mem_req_bits_wdata  (io_dmem_mem_req_bits_wdata),
    .io_out_mem_resp_valid      (io_dmem_mem_resp_valid),
    .io_out_mem_resp_bits_cmd   (io_dmem_mem_resp_bits_cmd),
    .io_out_mem_resp_bits_rdata (io_dmem_mem_resp_bits_rdata),
    .io_out_coh_req_ready       (io_dmem_coh_req_ready),
    .io_out_coh_req_valid       (io_dmem_coh_req_valid),
    .io_out_coh_req_bits_addr   (io_dmem_coh_req_bits_addr),
    .io_out_coh_req_bits_wdata  (io_dmem_coh_req_bits_wdata),
    .io_out_coh_resp_valid      (io_dmem_coh_resp_valid),
    .io_out_coh_resp_bits_cmd   (io_dmem_coh_resp_bits_cmd),
    .io_out_coh_resp_bits_rdata (io_dmem_coh_resp_bits_rdata),
    .io_mmio_req_ready          (_mmioXbar_io_in_1_req_ready),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_mmio_req_valid          (_io_dmem_cache_io_mmio_req_valid),
    .io_mmio_req_bits_addr      (_io_dmem_cache_io_mmio_req_bits_addr),
    .io_mmio_req_bits_size      (_io_dmem_cache_io_mmio_req_bits_size),
    .io_mmio_req_bits_cmd       (_io_dmem_cache_io_mmio_req_bits_cmd),
    .io_mmio_req_bits_wmask     (_io_dmem_cache_io_mmio_req_bits_wmask),
    .io_mmio_req_bits_wdata     (_io_dmem_cache_io_mmio_req_bits_wdata),
    .io_mmio_resp_valid         (_mmioXbar_io_in_1_resp_valid),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_mmio_resp_bits_rdata    (_mmioXbar_io_in_1_resp_bits_rdata)	// src/main/scala/nutcore/NutCore.scala:150:26
  );
endmodule

