<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.2 (Version 2024.2.0.13)</text>
<text>Date: Sun Aug 17 18:32:05 2025
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS025T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>IND</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>my_design</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/my_design.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>15</cell>
 <cell>22956</cell>
 <cell>0.07</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>21</cell>
 <cell>22956</cell>
 <cell>0.09</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>324</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>4</cell>
 <cell>108</cell>
 <cell>3.70</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>4</cell>
 <cell>108</cell>
 <cell>3.70</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>54</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>204</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>84</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>68</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>4</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>15</cell>
 <cell>21</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>15</cell>
 <cell>21</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>21</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>22</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reset_ibuf</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_4_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/init_rst_RNITUKR7</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/count[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[0]</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_124</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_2_i_o2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_199</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/rst_syst_lat_i_a2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/count[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[1]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/delayLine[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[2]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/delayLine[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[1]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/async_rstn</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>22</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reset_ibuf</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_4_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/init_rst_RNITUKR7</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/count[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[0]</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_124</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_2_i_o2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_199</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/rst_syst_lat_i_a2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/count[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[1]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/delayLine[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[2]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/delayLine[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[1]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/async_rstn</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine[0]</cell>
</row>
</table>
</doc>
