# fpga-gcd-vhdl
Implemented a Mealy Finite State Machine (FSM) for GCD calculation on a Zybo FPGA using VHDL. Designed input interfaces with physical switches and validated output signals using oscilloscopes. Conducted unit testing and debugging to ensure circuit reliability.
