
*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 45963
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3034.781 ; gain = 2.023 ; free physical = 89363 ; free virtual = 200148
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3034.781 ; gain = 0.000 ; free physical = 89316 ; free virtual = 200101
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_inp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_k'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_q'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_v'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_2_1_outp_ln0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_64/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_67/bd_85ad_util_vector_logic_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/util_vector_logic'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_63/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_vip_S02_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_vip_S03_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/bd_85ad_vip_S04_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S04'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_18/bd_85ad_vip_S05_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S05'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_24/bd_85ad_vip_S06_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S06'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_21/bd_85ad_vip_S07_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S07'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_27/bd_85ad_vip_S08_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S08'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_30/bd_85ad_vip_S09_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S09'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_36/bd_85ad_vip_S10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_33/bd_85ad_vip_S11_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S11'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_39/bd_85ad_vip_S12_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S12'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_42/bd_85ad_vip_S13_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S13'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_48/bd_85ad_vip_S14_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S14'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_45/bd_85ad_vip_S15_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S15'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_60/bd_85ad_vip_S16_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S16'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_51/bd_85ad_vip_S17_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S17'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_54/bd_85ad_vip_S18_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S18'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_57/bd_85ad_vip_S19_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S19'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_66/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_interconnect2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_34/bd_85ad_interconnect10_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_37/bd_85ad_interconnect12_11_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_38/bd_85ad_slice12_11_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_11/slice12_11'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_40/bd_85ad_interconnect13_12_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_41/bd_85ad_slice13_12_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_12/slice13_12'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_43/bd_85ad_interconnect15_13_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_44/bd_85ad_slice15_13_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_13/slice15_13'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_46/bd_85ad_interconnect14_14_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_47/bd_85ad_slice14_14_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_14/slice14_14'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_49/bd_85ad_interconnect17_15_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_50/bd_85ad_slice17_15_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_15/slice17_15'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_52/bd_85ad_interconnect18_16_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_53/bd_85ad_slice18_16_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_16/slice18_16'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_55/bd_85ad_interconnect19_17_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6660.152 ; gain = 78.980 ; free physical = 84786 ; free virtual = 195633
INFO: [Netlist 29-17] Analyzing 33016 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 10 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_3/bd_8d82_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_3/bd_8d82_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_1/bd_71b2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_1/bd_71b2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_1/bd_71b2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_1/bd_71b2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_2/bd_71b2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_2/bd_71b2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_2/bd_71b2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_2/bd_71b2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_3/bd_71b2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_3/bd_71b2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_3/bd_71b2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_3/bd_71b2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_1/bd_8d82_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_1/bd_8d82_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_1/bd_8d82_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_1/bd_8d82_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_2/bd_8d82_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_2/bd_8d82_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_2/bd_8d82_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_2/bd_8d82_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_3/bd_8d82_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_3/bd_8d82_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_3/bd_60e2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_3/bd_60e2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_1/bd_2ba6_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_1/bd_2ba6_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_1/bd_2ba6_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_1/bd_2ba6_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_2/bd_2ba6_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_2/bd_2ba6_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_2/bd_2ba6_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_2/bd_2ba6_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_3/bd_2ba6_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_3/bd_2ba6_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_3/bd_2ba6_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_3/bd_2ba6_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_1/bd_9f12_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_1/bd_9f12_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_2/bd_7cf3_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_2/bd_7cf3_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_2/bd_7cf3_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_2/bd_7cf3_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_3/bd_7cf3_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_3/bd_7cf3_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_3/bd_7cf3_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_3/bd_7cf3_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_1/bd_6c43_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_1/bd_6c43_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_1/bd_6c43_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_1/bd_6c43_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_2/bd_6c43_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_2/bd_6c43_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_2/bd_6c43_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_2/bd_6c43_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_3/bd_6c43_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_3/bd_6c43_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_3/bd_6c43_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_3/bd_6c43_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_1/bd_9f12_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_1/bd_9f12_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_2/bd_9f12_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_2/bd_9f12_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_2/bd_9f12_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_2/bd_9f12_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_3/bd_9f12_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_3/bd_9f12_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_3/bd_9f12_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_3/bd_9f12_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_1/bd_60e2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_1/bd_60e2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_1/bd_60e2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_1/bd_60e2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_2/bd_60e2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_2/bd_60e2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_2/bd_60e2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_2/bd_60e2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_3/bd_60e2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_3/bd_60e2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_1/bd_7cf3_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_1/bd_7cf3_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8670.688 ; gain = 0.000 ; free physical = 82866 ; free virtual = 193713
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_2/bd_0b53_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_2/bd_0b53_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_9d82_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_9d82_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_9d82_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_9d82_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_1/bd_0b53_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_1/bd_0b53_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_1/bd_0b53_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_1/bd_0b53_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_9d82_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_9d82_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_2/bd_0b53_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_2/bd_0b53_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_3/bd_0b53_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_3/bd_0b53_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_3/bd_0b53_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_3/bd_0b53_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_1/bd_daa2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_1/bd_daa2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_1/bd_daa2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_1/bd_daa2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_2/bd_daa2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_2/bd_daa2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_2/bd_daa2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_2/bd_daa2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_3/bd_daa2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_3/bd_daa2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_3/bd_daa2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_3/bd_daa2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_1/bd_7cf3_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_1/bd_7cf3_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_9d82_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_9d82_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_9d82_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_9d82_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_9d82_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_9d82_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.pblocks.xdc:203]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.pblocks.xdc:203]
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8813.461 ; gain = 95.383 ; free physical = 82723 ; free virtual = 193571
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:228]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_pcie4c_uscale_plus_x1y0.xdc:228]
set_switching_activity: Time (s): cpu = 00:10:15 ; elapsed = 00:02:55 . Memory (MB): peak = 14328.664 ; gain = 5509.203 ; free physical = 77957 ; free virtual = 188806
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78517 ; free virtual = 189365
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78519 ; free virtual = 189367
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78508 ; free virtual = 189356
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78519 ; free virtual = 189368
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78504 ; free virtual = 189352
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78520 ; free virtual = 189369
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78520 ; free virtual = 189368
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78521 ; free virtual = 189370
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78512 ; free virtual = 189361
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78520 ; free virtual = 189368
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78511 ; free virtual = 189360
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14328.664 ; gain = 0.000 ; free physical = 78520 ; free virtual = 189368
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:83]
get_pins: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 18729.160 ; gain = 4400.496 ; free physical = 73204 ; free virtual = 184053
get_pins: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 18729.160 ; gain = 0.000 ; free physical = 73212 ; free virtual = 184061
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 18985.160 ; gain = 0.000 ; free physical = 78249 ; free virtual = 189098
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:02:23 ; elapsed = 00:00:29 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 78223 ; free virtual = 189072
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 78382 ; free virtual = 189231
get_clocks: Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 78310 ; free virtual = 189159
get_clocks: Time (s): cpu = 00:01:35 ; elapsed = 00:00:28 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 78308 ; free virtual = 189157
get_clocks: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 78262 ; free virtual = 189110
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 78086 ; free virtual = 188986
Restored from archive | CPU: 13.630000 secs | Memory: 240.638985 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 78082 ; free virtual = 188982
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y44'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCTRL_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y76'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y33'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 77970 ; free virtual = 188870
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice11_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice11_9/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice11_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice11_9/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_38/bd_85ad_slice12_11_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/slice12_11/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_38/bd_85ad_slice12_11_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/slice12_11/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_41/bd_85ad_slice13_12_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/slice13_12/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_41/bd_85ad_slice13_12_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/slice13_12/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_44/bd_85ad_slice15_13_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/slice15_13/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_44/bd_85ad_slice15_13_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/slice15_13/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_47/bd_85ad_slice14_14_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/slice14_14/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_47/bd_85ad_slice14_14_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/slice14_14/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_50/bd_85ad_slice17_15_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/slice17_15/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_50/bd_85ad_slice17_15_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/slice17_15/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_53/bd_85ad_slice18_16_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/slice18_16/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_53/bd_85ad_slice18_16_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/slice18_16/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_56/bd_85ad_slice19_17_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/slice19_17/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_56/bd_85ad_slice19_17_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/slice19_17/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_59/bd_85ad_slice16_18_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/slice16_18/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_59/bd_85ad_slice16_18_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/slice16_18/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_62/bd_85ad_slice0_20_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_62/bd_85ad_slice0_20_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 77967 ; free virtual = 188867
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, GND, and EXT_LPF' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1/inst'
INFO: [Vivado 12-3520] Assignment of 'gmem7_m_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__3, block_wq_loader_0_U, weight_loader_r1_1_U0, gmem4_m_axi_U, gmem5_m_axi_U, inp_v_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0__0, start_for_Linear_layer_qkv_92_1_U0_U, inp_q_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__2, block_wk_loader_0_U, gmem8_m_axi_U, start_for_Linear_layer_qkv_91_1_U0_U, gmem2_m_axi_U, gmem6_m_axi_U, ap_rst_reg_2_i_1, input_loader_1_U0, input_loader_q_1_U0, control_s_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, block_wv_loader_0_U, ap_sync_reg_input_loader_q_1_U0_ap_ready_reg, block_wk_loader_1_U, gmem3_m_axi_U, ap_sync_reg_weight_loader_r1_1_U0_ap_ready_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1, ap_rst_reg_1_reg, block_wv_loader_1_U, input_loader_kv_1_U0, block_wq_loader_1_U, gmem1_m_axi_U, inp_k_U, ap_rst_reg_2_reg, ap_rst_n_inv_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, VCC, start_for_Linear_layer_qkv_1_U0_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0__1, Linear_layer_qkv_92_1_U0, Linear_layer_qkv_91_1_U0, GND, gmem0_m_axi_U, ap_sync_reg_input_loader_kv_1_U0_ap_ready_reg, Linear_layer_qkv_1_U0, and ap_sync_reg_input_loader_1_U0_ap_ready_reg' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1/inst'
INFO: [Vivado 12-3520] Assignment of 'ap_rst_reg_1_reg, VCC, ap_rst_reg_2_i_1, ap_rst_n_inv_reg, K_V_3_U, ap_sync_reg_V_writer_U0_ap_ready_reg, Res_layer0_1_U0, Self_attention_1_wrapper_U0, V_writer_U0, K_writer_U0, ap_sync_reg_K_writer_U0_ap_ready_reg, V_V_3_U, K_V_U, ap_rst_reg_2_reg, K_V_2_U, GND, V_V_1_U, ap_sync_reg_channel_write_K_V_1_reg, K_V_1_U, V_V_2_U, ap_sync_reg_channel_write_K_V_2_reg, ap_sync_reg_channel_write_K_V_3_reg, Layer_norm0_1_U0, Linear_layer_ds0_1_U0, ap_sync_reg_channel_write_K_V_reg, V_V_U, ap_sync_reg_channel_write_V_V_1_reg, ap_sync_reg_channel_write_V_V_2_reg, ap_sync_reg_channel_write_V_V_3_reg, ap_sync_reg_channel_write_V_V_reg, ap_sync_reg_head_spliter_1_U0_ap_ready_reg, ap_sync_reg_weight_ds0_loader_1_U0_ap_ready_reg, block_w_ds0_loader_0_U, block_w_ds0_loader_1_U, control_s_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, gmem1_m_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, gmem0_m_axi_U, head_inp_0_U, head_inp_1_U, head_inp_2_U, head_inp_3_U, head_merger_1_U0, head_outp_0_U, head_outp_1_U, head_outp_2_U, head_outp_3_U, head_spliter_1_U0, outp_ds0_U, outp_res0_U, outp_sfa_U, seq_id_c_U, start_for_Layer_norm0_1_U0_U, start_for_Linear_layer_ds0_1_U0_U, start_for_Res_layer0_1_U0_U, start_for_Self_attention_1_wrapper_U0_U, start_for_head_merger_1_U0_U, w_attn_loader_0_U, w_attn_loader_1_U, w_attn_loader_2_U, w_attn_loader_3_U, w_cont_loader_0_U, w_cont_loader_1_U, w_cont_loader_2_U, w_cont_loader_3_U, weight_ds0_loader_1_U0, and weight_sfa_loader_1_U0' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1/inst'
INFO: [Vivado 12-3520] Assignment of 'ap_sync_reg_entry_proc_U0_ap_ready_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, inp_res1_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1, outp_addr_c_U, gmem1_m_axi_U, Gelu_layer_1_U0, gmem5_m_axi_U, outp_gelu_U, output_writer_1_U0, start_for_Layer_norm1_1_U0_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, gmem6_m_axi_U, start_for_Res_layer1_1_U0_U, start_for_output_writer_1_U0_U, start_for_Linear_layer_ds1_1_U0_U, weight_loader_r3_1_U0, block_w_ds2_loader_3_U, start_for_Linear_layer_ds2_1_U0_U, block_w_ds1_loader_1_U, block_w_ds2_loader_2_U, gmem0_m_axi_U, block_w_ds2_loader_1_U, block_w_ds1_loader_3_U, ap_sync_reg_weight_loader_r3_1_U0_ap_ready_reg, inp_ds1_U, ap_rst_reg_2_reg, block_w_ds2_loader_0_U, ap_rst_reg_1_reg, input_loader_ds1_res1_1_U0, ap_rst_n_inv_reg, GND, block_w_ds1_loader_2_U, gmem3_m_axi_U, outp_res1_U, Res_layer1_1_U0, Linear_layer_ds1_1_U0, outp_ln1_U, ap_sync_reg_input_loader_ds1_res1_1_U0_ap_ready_reg, Linear_layer_ds2_1_U0, control_s_axi_U, gmem4_m_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0__0, VCC, block_w_ds1_loader_0_U, outp_ds1_U, Layer_norm1_1_U0, entry_proc_U0, ap_rst_reg_2_i_1, outp_ds2_U, gmem2_m_axi_U, gmem7_m_axi_U, and start_for_Gelu_layer_1_U0_U' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 767 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 97 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 79727 ; free virtual = 190628
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3404 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 140 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 845 instances
  HBM_TWO_STACK_INTF => HBM_TWO_STACK_INTF (HBM_REF_CLK(x2), HBM_SNGLBLI_INTF_APB(x2), HBM_SNGLBLI_INTF_AXI(x32)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 329 instances
  RAM16X1S => RAM32X1S (RAMS32): 46 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 74 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1423 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 165 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 95 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 40 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

141 Infos, 198 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:31:49 ; elapsed = 00:19:05 . Memory (MB): peak = 18985.176 ; gain = 15950.395 ; free physical = 79724 ; free virtual = 190625
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_clocks: Time (s): cpu = 00:03:27 ; elapsed = 00:00:54 . Memory (MB): peak = 18985.176 ; gain = 0.000 ; free physical = 77955 ; free virtual = 188856
Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_00_unbuffered_net' already exists, overwriting the previous clock with the same name. [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1133280
   registers : 2266560
   brams     : 1776
   dsps      : 8304
get_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 19009.820 ; gain = 0.000 ; free physical = 77971 ; free virtual = 188872
required resources:
   luts      : 491812
   registers : 655831
   brams     : 188.5
   dsps      : 981
report_accelerator_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 19009.820 ; gain = 0.000 ; free physical = 77982 ; free virtual = 188883
report_utilization: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 19009.820 ; gain = 0.000 ; free physical = 77950 ; free virtual = 188851
INFO: System Diagram: Run step: synthed

WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
create_generated_clock: Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 19009.820 ; gain = 0.000 ; free physical = 77919 ; free virtual = 188820
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 19041.840 ; gain = 32.020 ; free physical = 77729 ; free virtual = 188631

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 26beb2c7e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 77722 ; free virtual = 188623

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__4 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__4, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/systolic_array_qkv_97_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__3 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/systolic_array_qkv_97_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__3, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_93_1_U0/systolic_array_qkv_93_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_93_1_U0/systolic_array_qkv_93_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3, which resulted in an inversion of 839 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/systolic_array_qkv_94_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/systolic_array_qkv_94_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__0, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/systolic_array_qkv_95_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/systolic_array_qkv_95_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__1, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_96_1_U0/systolic_array_qkv_96_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__2 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_96_1_U0/systolic_array_qkv_96_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__2, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_1_U0/grp_input_loader_1_Pipeline_l_load_j_fu_63/ap_enable_reg_pp0_iter1_i_1__218 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_1_U0/grp_input_loader_1_Pipeline_l_load_j_fu_63/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[0]_i_2__2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wk_load_proc9_U0/grp_weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17_fu_84/icmp_ln178_reg_170[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wk_load_proc9_U0/grp_weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17_fu_84/flow_control_loop_pipe_sequential_init_U/mem_reg_0_i_5__1, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wq_load_proc11_U0/grp_weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1_fu_84/icmp_ln198_reg_170[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wq_load_proc11_U0/grp_weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1_fu_84/flow_control_loop_pipe_sequential_init_U/mem_reg_0_i_5, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wv_load_proc10_U0/grp_weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1_fu_84/icmp_ln188_reg_170[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wv_load_proc10_U0/grp_weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1_fu_84/flow_control_loop_pipe_sequential_init_U/mem_reg_0_i_5__0, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[38]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/B_V_data_1_payload_A[16]_i_4 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/B_V_data_1_payload_A[16]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/B_V_data_1_payload_A[31]_i_5 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/B_V_data_1_payload_A[31]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_mean_var_j14_fu_64/fadd_32ns_32ns_32_5_no_dsp_1_U4468/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_mean_var_j14_fu_64/fadd_32ns_32ns_32_5_no_dsp_1_U4468/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_1_U0/systolic_array_ds0_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__6 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_1_U0/systolic_array_ds0_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__6, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_30_1_U0/systolic_array_ds0_30_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__5 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_30_1_U0/systolic_array_ds0_30_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__5, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/ap_enable_reg_pp0_iter2_i_1__303 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/flow_control_loop_pipe_U/ce_r_i_3__4, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__2 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__2, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__206 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__105, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__207 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__106, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__208 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__107, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__209 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__108, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__210 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__109, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__211 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__110, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__212 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__111, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__213 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__112, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__214 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__113, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__215 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__114, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__216 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__115, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__217 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__116, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__218 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__117, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__219 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__118, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__220 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__119, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__221 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__120, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__222 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__121, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__223 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__122, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__224 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__123, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__225 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__124, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__226 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__125, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__227 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__126, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__228 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__127, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__229 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__128, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__230 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__129, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__231 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__130, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__232 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__131, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__233 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__132, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__234 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__133, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__235 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__134, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__236 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__135, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__237 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__136, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__238 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__137, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__239 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__138, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__240 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__139, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__241 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__140, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__242 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__141, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__243 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__142, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__244 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__143, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__245 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__144, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__246 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__145, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__247 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__146, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__248 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__147, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__249 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__148, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__250 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__149, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__251 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__150, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__252 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__151, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__253 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__152, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__254 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__153, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__255 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc32_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__154, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/ap_enable_reg_pp0_iter2_i_1__301 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter2_i_2__1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__3 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__3, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__284 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__156, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__285 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__157, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__286 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__158, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__287 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__159, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__288 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__160, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__289 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__161, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__290 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__162, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__291 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__163, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__292 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__164, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__293 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__165, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__294 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__166, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__295 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__167, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__296 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__168, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__297 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__169, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__298 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__170, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__299 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__171, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__300 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__172, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__301 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__173, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__302 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__174, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__303 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__175, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__304 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__176, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__305 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__177, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__306 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__178, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__307 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__179, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__308 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__180, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__309 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc37_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__181, which resulted in an inversion of 4 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 530 inverter(s) to 5691 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 296777928

Time (s): cpu = 00:03:55 ; elapsed = 00:02:22 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78950 ; free virtual = 189852
INFO: [Opt 31-389] Phase Retarget created 3710 cells and removed 4847 cells
INFO: [Opt 31-1021] In phase Retarget, 9875 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: 2386f2477

Time (s): cpu = 00:04:32 ; elapsed = 00:03:00 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78922 ; free virtual = 189824
INFO: [Opt 31-389] Phase Constant propagation created 1342 cells and removed 69322 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1869 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 29adeaa57

Time (s): cpu = 00:06:30 ; elapsed = 00:04:58 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78635 ; free virtual = 189537
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14869 cells
INFO: [Opt 31-1021] In phase Sweep, 1411666 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/ap_rst_n_inv
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 1cc75ede8

Time (s): cpu = 00:07:20 ; elapsed = 00:05:30 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78938 ; free virtual = 189840
INFO: [Opt 31-662] Phase BUFG optimization created 6 cells of which 3 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cc75ede8

Time (s): cpu = 00:07:32 ; elapsed = 00:05:42 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78940 ; free virtual = 189842
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 232ede26c

Time (s): cpu = 00:07:47 ; elapsed = 00:05:58 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78939 ; free virtual = 189841
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1880 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3710  |            4847  |                                           9875  |
|  Constant propagation         |            1342  |           69322  |                                           1869  |
|  Sweep                        |               0  |           14869  |                                        1411666  |
|  BUFG optimization            |               6  |               0  |                                             11  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1880  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78935 ; free virtual = 189837
Ending Logic Optimization Task | Checksum: 20453e5fd

Time (s): cpu = 00:08:49 ; elapsed = 00:06:48 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78950 ; free virtual = 189852

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 400 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 20453e5fd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78942 ; free virtual = 189844

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20453e5fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78930 ; free virtual = 189832

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.27 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78936 ; free virtual = 189839
Ending Netlist Obfuscation Task | Checksum: 20453e5fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 78947 ; free virtual = 189849
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 200 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:10:57 ; elapsed = 00:08:29 . Memory (MB): peak = 19041.840 ; gain = 32.020 ; free physical = 78952 ; free virtual = 189854
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 216 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 75902 ; free virtual = 186805
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c7fc05e3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 75893 ; free virtual = 186796
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 75897 ; free virtual = 186799

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16293db8e

Time (s): cpu = 00:09:02 ; elapsed = 00:07:32 . Memory (MB): peak = 19041.840 ; gain = 0.000 ; free physical = 76242 ; free virtual = 187145

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_00_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: GTYE4_CHANNEL_TXOUTCLK[3]_7
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_01_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: hbm_aclk
Phase 1.3 Build Placer Netlist Model | Checksum: 1828737ca

Time (s): cpu = 00:20:44 ; elapsed = 00:13:15 . Memory (MB): peak = 21597.387 ; gain = 2555.547 ; free physical = 73907 ; free virtual = 184811

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1828737ca

Time (s): cpu = 00:20:51 ; elapsed = 00:13:22 . Memory (MB): peak = 21597.387 ; gain = 2555.547 ; free physical = 73912 ; free virtual = 184815
Phase 1 Placer Initialization | Checksum: 1828737ca

Time (s): cpu = 00:22:18 ; elapsed = 00:14:32 . Memory (MB): peak = 21621.395 ; gain = 2579.555 ; free physical = 73778 ; free virtual = 184682

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y2
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y1

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 21ed20ad3

Time (s): cpu = 00:36:44 ; elapsed = 00:21:13 . Memory (MB): peak = 21677.422 ; gain = 2635.582 ; free physical = 72955 ; free virtual = 183862

Phase 2.1.1.2 PBP: Clock Region Placement
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: f5fd252f

Time (s): cpu = 00:39:02 ; elapsed = 00:23:34 . Memory (MB): peak = 21677.422 ; gain = 2635.582 ; free physical = 72787 ; free virtual = 183694

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: f5fd252f

Time (s): cpu = 00:39:33 ; elapsed = 00:23:45 . Memory (MB): peak = 21721.789 ; gain = 2679.949 ; free physical = 72535 ; free virtual = 183442

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1251052b9

Time (s): cpu = 00:42:25 ; elapsed = 00:24:36 . Memory (MB): peak = 21753.801 ; gain = 2711.961 ; free physical = 72431 ; free virtual = 183338

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1251052b9

Time (s): cpu = 00:42:36 ; elapsed = 00:24:47 . Memory (MB): peak = 21753.801 ; gain = 2711.961 ; free physical = 72458 ; free virtual = 183365
Phase 2.1.1 Partition Driven Placement | Checksum: 1251052b9

Time (s): cpu = 00:42:39 ; elapsed = 00:24:50 . Memory (MB): peak = 21753.801 ; gain = 2711.961 ; free physical = 72920 ; free virtual = 183828
Phase 2.1 Floorplanning | Checksum: 1251052b9

Time (s): cpu = 00:42:41 ; elapsed = 00:24:52 . Memory (MB): peak = 21753.801 ; gain = 2711.961 ; free physical = 72912 ; free virtual = 183819

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0/interconnect_aresetn[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[4]. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 21753.801 ; gain = 0.000 ; free physical = 72951 ; free virtual = 183859
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 21753.801 ; gain = 0.000 ; free physical = 72951 ; free virtual = 183859

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            6  |              0  |                     6  |           0  |           1  |  00:00:37  |
|  Total                                |            6  |              0  |                     6  |           0  |           1  |  00:00:37  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: f2b9c3af

Time (s): cpu = 00:46:13 ; elapsed = 00:26:11 . Memory (MB): peak = 21753.801 ; gain = 2711.961 ; free physical = 72986 ; free virtual = 183894

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: aed4b5e2

Time (s): cpu = 00:46:25 ; elapsed = 00:26:18 . Memory (MB): peak = 21753.801 ; gain = 2711.961 ; free physical = 73004 ; free virtual = 183911

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 131ad823f

Time (s): cpu = 00:46:32 ; elapsed = 00:26:24 . Memory (MB): peak = 21753.801 ; gain = 2711.961 ; free physical = 73005 ; free virtual = 183913

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 118 LUTNM shape to break, 17997 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 96, two critical 22, total 118, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6340 nets or LUTs. Breaked 118 LUTs, combined 6222 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 22175.203 ; gain = 0.000 ; free physical = 72527 ; free virtual = 183444
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst.
INFO: [Physopt 32-942] Found 52 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 47 nets or cells. Created 65 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 32 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 29 nets or cells. Created 121 new cells, deleted 29 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 135 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 101 nets or cells. Created 155 new cells, deleted 19 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 35 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 82 new cells, deleted 28 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 6 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 2 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 2 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 255 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 117 nets.  Re-placed 641 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 117 nets or cells. Created 0 new cell, deleted 532 existing cells and moved 641 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 22175.203 ; gain = 0.000 ; free physical = 72504 ; free virtual = 183422
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_62/fadd_32ns_32ns_32_7_full_dsp_1_U3345/ce_r. Replicated 19 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_3_U/reg_valid0. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/K_writer_U0/grp_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1_fu_100/trunc_ln471_reg_454_pp0_iter1_reg[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/K_V_1_U/prev_tptr. Replicated 6 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/K_V_3_U/prev_tptr. Replicated 8 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_3_U/prev_tptr. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 56 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 56 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 22175.203 ; gain = 0.000 ; free physical = 72499 ; free virtual = 183417
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 19 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_1_U0/PE_int8_int16_r2_94_1_U0/mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/systolic_array_attn_235_1_U0/PE_int8_int16_r2_269_1_U0/mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_235_1_U0/mul_mul_24s_8s_32_4_1_U1831/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_264_1_U0/mul_mul_24s_8s_32_4_1_U2213/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_270_1_U0/mul_mul_24s_8s_32_4_1_U2231/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_272_1_U0/mul_mul_24s_8s_32_4_1_U2237/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_269_1_U0/mul_mul_24s_8s_32_4_1_U2228/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_273_1_U0/mul_mul_24s_8s_32_4_1_U2240/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_268_1_U0/mul_mul_24s_8s_32_4_1_U2225/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_267_1_U0/mul_mul_24s_8s_32_4_1_U2222/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_259_1_U0/mul_mul_24s_8s_32_4_1_U2198/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/grp_dataflow_parent_loop_proc_fu_134/dataflow_in_loop_block_gemm27_U0/systolic_array_ds2_1_U0/PE_int8_int16_r3_131_1_U0/mul_mul_24s_8s_32_4_1_U3022/Bert_layer_dataflow_region_3_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_271_1_U0/mul_mul_24s_8s_32_4_1_U2234/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_1_U0/mul_mul_24s_8s_32_4_1_U2288/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_258_1_U0/mul_mul_24s_8s_32_4_1_U2195/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_263_1_U0/mul_mul_24s_8s_32_4_1_U2210/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_265_1_U0/mul_mul_24s_8s_32_4_1_U2216/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_261_1_U0/mul_mul_24s_8s_32_4_1_U2204/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_237_1_U0/mul_mul_24s_8s_32_4_1_U1837/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-775] End 2 Pass. Optimized 19 nets or cells. Created 608 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.97 . Memory (MB): peak = 22175.203 ; gain = 0.000 ; free physical = 72500 ; free virtual = 183418
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 54 nets or cells. Created 496 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 22175.203 ; gain = 0.000 ; free physical = 72504 ; free virtual = 183422
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 22175.203 ; gain = 0.000 ; free physical = 72546 ; free virtual = 183464
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 22175.203 ; gain = 0.000 ; free physical = 72509 ; free virtual = 183427
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 22175.203 ; gain = 0.000 ; free physical = 72544 ; free virtual = 183462

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          118  |           6222  |                  6340  |           0  |           1  |  00:00:35  |
|  Retime                                           |          427  |             81  |                   205  |           0  |           1  |  00:03:21  |
|  Equivalent Driver Rewiring                       |            0  |            532  |                   117  |           2  |           1  |  00:00:21  |
|  Very High Fanout                                 |           56  |              0  |                     6  |           0  |           1  |  00:00:21  |
|  DSP Register                                     |          608  |              0  |                    19  |           8  |           1  |  00:00:06  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |          496  |              0  |                    54  |           0  |           1  |  00:00:05  |
|  BRAM Register                                    |            0  |              0  |                     0  |         198  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1705  |           6835  |                  6741  |         208  |          12  |  00:04:54  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 19ff3c2e8

Time (s): cpu = 01:45:02 ; elapsed = 00:59:19 . Memory (MB): peak = 22175.203 ; gain = 3133.363 ; free physical = 72542 ; free virtual = 183460
Phase 2.5 Global Placement Core | Checksum: 155394522

Time (s): cpu = 01:49:43 ; elapsed = 01:01:58 . Memory (MB): peak = 22175.203 ; gain = 3133.363 ; free physical = 72350 ; free virtual = 183268
Phase 2 Global Placement | Checksum: 155394522

Time (s): cpu = 01:49:45 ; elapsed = 01:02:01 . Memory (MB): peak = 22175.203 ; gain = 3133.363 ; free physical = 72854 ; free virtual = 183772

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e32fe22

Time (s): cpu = 01:52:08 ; elapsed = 01:03:03 . Memory (MB): peak = 22175.203 ; gain = 3133.363 ; free physical = 72788 ; free virtual = 183706

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c36ad3f7

Time (s): cpu = 01:55:32 ; elapsed = 01:04:37 . Memory (MB): peak = 22175.203 ; gain = 3133.363 ; free physical = 72584 ; free virtual = 183502

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1ff4bd801

Time (s): cpu = 02:05:16 ; elapsed = 01:08:57 . Memory (MB): peak = 22246.445 ; gain = 3204.605 ; free physical = 71850 ; free virtual = 182769

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 146b41d60

Time (s): cpu = 02:05:47 ; elapsed = 01:09:14 . Memory (MB): peak = 22246.445 ; gain = 3204.605 ; free physical = 71914 ; free virtual = 182832

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1b480da6b

Time (s): cpu = 02:09:40 ; elapsed = 01:10:39 . Memory (MB): peak = 22254.449 ; gain = 3212.609 ; free physical = 71526 ; free virtual = 182445
Phase 3.3.3 Slice Area Swap | Checksum: 218d638d4

Time (s): cpu = 02:10:54 ; elapsed = 01:11:50 . Memory (MB): peak = 22254.449 ; gain = 3212.609 ; free physical = 71494 ; free virtual = 182413
Phase 3.3 Small Shape DP | Checksum: 1f86be7b1

Time (s): cpu = 02:15:41 ; elapsed = 01:13:32 . Memory (MB): peak = 22254.449 ; gain = 3212.609 ; free physical = 71645 ; free virtual = 182564

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1f86be7b1

Time (s): cpu = 02:15:52 ; elapsed = 01:13:44 . Memory (MB): peak = 22254.449 ; gain = 3212.609 ; free physical = 71589 ; free virtual = 182508

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1e0b6a5e4

Time (s): cpu = 02:17:01 ; elapsed = 01:14:44 . Memory (MB): peak = 22286.461 ; gain = 3244.621 ; free physical = 71685 ; free virtual = 182604

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1e0b6a5e4

Time (s): cpu = 02:18:27 ; elapsed = 01:16:11 . Memory (MB): peak = 22286.461 ; gain = 3244.621 ; free physical = 71709 ; free virtual = 182628

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1913e3bb3

Time (s): cpu = 02:28:49 ; elapsed = 01:18:15 . Memory (MB): peak = 22318.477 ; gain = 3276.637 ; free physical = 71562 ; free virtual = 182481
Phase 3 Detail Placement | Checksum: 1913e3bb3

Time (s): cpu = 02:28:57 ; elapsed = 01:18:23 . Memory (MB): peak = 22318.477 ; gain = 3276.637 ; free physical = 71569 ; free virtual = 182488

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19d90969c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ba975890

Time (s): cpu = 00:01:45 ; elapsed = 00:00:23 . Memory (MB): peak = 22451.848 ; gain = 0.000 ; free physical = 71410 ; free virtual = 182330
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4479/ce_r, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/ce_r, inserted BUFG to drive 1585 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_attn_load_proc20_U0/flow_control_loop_delay_pipe_U/internal_full_n_reg, inserted BUFG to drive 2067 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_cont_load_proc21_U0/flow_control_loop_pipe_U/internal_full_n_reg, inserted BUFG to drive 2052 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_attn_load_proc20_U0/ap_enable_reg_pp0_iter2_reg_0[0], inserted BUFG to drive 2019 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_cont_load_proc21_U0/ap_enable_reg_pp0_iter1_reg_1[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 9 candidate nets. Inserted BUFG: 7, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 2, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20f3b11be

Time (s): cpu = 00:03:22 ; elapsed = 00:01:28 . Memory (MB): peak = 22451.848 ; gain = 0.000 ; free physical = 71390 ; free virtual = 182310
Phase 4.1.1.1 BUFG Insertion | Checksum: 1605d3835

Time (s): cpu = 02:48:30 ; elapsed = 01:26:00 . Memory (MB): peak = 22451.848 ; gain = 3410.008 ; free physical = 71467 ; free virtual = 182386

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1605d3835

Time (s): cpu = 02:48:40 ; elapsed = 01:26:10 . Memory (MB): peak = 22451.848 ; gain = 3410.008 ; free physical = 71467 ; free virtual = 182387

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1c6e37fe0

Time (s): cpu = 02:55:15 ; elapsed = 01:32:43 . Memory (MB): peak = 22451.848 ; gain = 3410.008 ; free physical = 71418 ; free virtual = 182338

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 185f116e9

Time (s): cpu = 02:55:33 ; elapsed = 01:33:02 . Memory (MB): peak = 22588.887 ; gain = 3547.047 ; free physical = 71417 ; free virtual = 182337

Time (s): cpu = 02:55:33 ; elapsed = 01:33:02 . Memory (MB): peak = 22588.887 ; gain = 3547.047 ; free physical = 71431 ; free virtual = 182351
Phase 4.1 Post Commit Optimization | Checksum: 185f116e9

Time (s): cpu = 02:55:41 ; elapsed = 01:33:10 . Memory (MB): peak = 22588.887 ; gain = 3547.047 ; free physical = 71432 ; free virtual = 182352
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 23138.891 ; gain = 0.000 ; free physical = 71288 ; free virtual = 182208

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 250c2307f

Time (s): cpu = 03:00:07 ; elapsed = 01:35:32 . Memory (MB): peak = 23138.891 ; gain = 4097.051 ; free physical = 71419 ; free virtual = 182339

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              32x32|
|___________|___________________|___________________|___________________|
|      South|                8x8|              16x16|              32x32|
|___________|___________________|___________________|___________________|
|       East|              16x16|                2x2|              32x32|
|___________|___________________|___________________|___________________|
|       West|              16x16|                4x4|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 250c2307f

Time (s): cpu = 03:00:22 ; elapsed = 01:35:48 . Memory (MB): peak = 23138.891 ; gain = 4097.051 ; free physical = 71429 ; free virtual = 182349
Phase 4.3 Placer Reporting | Checksum: 250c2307f

Time (s): cpu = 03:00:35 ; elapsed = 01:36:02 . Memory (MB): peak = 23138.891 ; gain = 4097.051 ; free physical = 71437 ; free virtual = 182358

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.32 . Memory (MB): peak = 23138.891 ; gain = 0.000 ; free physical = 71447 ; free virtual = 182368

Time (s): cpu = 03:00:36 ; elapsed = 01:36:03 . Memory (MB): peak = 23138.891 ; gain = 4097.051 ; free physical = 71447 ; free virtual = 182368
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b79c8ba9

Time (s): cpu = 03:00:49 ; elapsed = 01:36:16 . Memory (MB): peak = 23138.891 ; gain = 4097.051 ; free physical = 71444 ; free virtual = 182364
Ending Placer Task | Checksum: 18a1b7a9a

Time (s): cpu = 03:01:03 ; elapsed = 01:36:30 . Memory (MB): peak = 23138.891 ; gain = 4097.051 ; free physical = 71549 ; free virtual = 182470
INFO: [Common 17-83] Releasing license: Implementation
399 Infos, 206 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 03:14:43 ; elapsed = 01:40:58 . Memory (MB): peak = 23138.891 ; gain = 4097.051 ; free physical = 74200 ; free virtual = 185120
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 23138.891 ; gain = 0.000 ; free physical = 74237 ; free virtual = 185157
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 23138.891 ; gain = 0.000 ; free physical = 74258 ; free virtual = 185179
report_utilization: Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 23138.891 ; gain = 0.000 ; free physical = 74247 ; free virtual = 185168
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
403 Infos, 207 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:12:14 ; elapsed = 00:03:18 . Memory (MB): peak = 23138.891 ; gain = 0.000 ; free physical = 73603 ; free virtual = 184524
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bcd58937 ConstDB: 0 ShapeSum: 274d7cd RouteDB: cad11996
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 73287 ; free virtual = 184209
Post Restoration Checksum: NetGraph: e57a65d2 NumContArr: 859285da Constraints: b02e54ec Timing: 0
Phase 1 Build RT Design | Checksum: 21b3b4098

Time (s): cpu = 00:15:12 ; elapsed = 00:06:41 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 73473 ; free virtual = 184333

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21b3b4098

Time (s): cpu = 00:16:03 ; elapsed = 00:07:32 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 72945 ; free virtual = 183806

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21b3b4098

Time (s): cpu = 00:16:52 ; elapsed = 00:08:22 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 72874 ; free virtual = 183735

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 21ecc57ce

Time (s): cpu = 00:19:20 ; elapsed = 00:10:17 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 72766 ; free virtual = 183627

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 282fcd8ac

Time (s): cpu = 00:28:42 ; elapsed = 00:14:11 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 71537 ; free virtual = 182398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=-0.175 | THS=-352.267|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 238b4894c

Time (s): cpu = 00:49:21 ; elapsed = 00:20:27 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 71469 ; free virtual = 182330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 24396103a

Time (s): cpu = 00:50:45 ; elapsed = 00:21:24 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 71444 ; free virtual = 182306

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000110725 %
  Global Horizontal Routing Utilization  = 0.000326073 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1030893
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 850267
  Number of Partially Routed Nets     = 180626
  Number of Node Overlaps             = 3

Phase 2 Router Initialization | Checksum: 22ecf2aed

Time (s): cpu = 00:52:22 ; elapsed = 00:22:26 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 71434 ; free virtual = 182296

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22ecf2aed

Time (s): cpu = 00:53:07 ; elapsed = 00:23:11 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 71436 ; free virtual = 182298
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 367d2d0fb

Time (s): cpu = 01:03:17 ; elapsed = 00:26:21 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 71089 ; free virtual = 181951

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.15|   16x16|      1.01|     4x4|      0.12|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.54|   32x32|      3.97|     8x8|      0.38|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.23|     8x8|      1.17|     8x8|      0.47|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.13|     8x8|      1.14|     4x4|      0.30|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X44Y34->INT_X51Y57 (CLEL_L_X44Y34->CLEL_R_X51Y57)
	INT_X40Y48->INT_X47Y55 (CLEM_X40Y48->CLEL_R_X47Y55)
	INT_X40Y47->INT_X47Y54 (CLEM_X40Y47->CLEL_R_X47Y54)
	INT_X40Y46->INT_X47Y53 (CLEM_X40Y46->CLEL_R_X47Y53)
	INT_X40Y45->INT_X47Y52 (CLEM_X40Y45->CLEL_R_X47Y52)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X76Y296->INT_X83Y347 (BRAM_X76Y295->CLEL_R_X83Y347)
	INT_X64Y420->INT_X67Y423 (CLEM_X64Y420->DSP_X67Y420)
	INT_X64Y416->INT_X67Y419 (CLEM_X64Y416->DSP_X67Y415)
	INT_X80Y380->INT_X83Y383 (CLEM_X80Y380->CLEL_R_X83Y383)
	INT_X80Y376->INT_X83Y379 (CLEM_X80Y376->CLEL_R_X83Y379)
SOUTH
	INT_X75Y56->INT_X82Y175 (CLEM_X75Y56->DSP_X82Y175)
	INT_X33Y48->INT_X48Y63 (CLEM_X33Y48->DSP_X48Y60)
	INT_X33Y47->INT_X48Y62 (CLEM_X33Y47->DSP_X48Y60)
	INT_X34Y48->INT_X49Y63 (CLEM_X34Y48->CLEL_R_X49Y63)
	INT_X34Y47->INT_X49Y62 (CLEM_X34Y47->CLEL_R_X49Y62)

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 118057
 Number of Nodes with overlaps = 7567
 Number of Nodes with overlaps = 792
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.269 | TNS=-13.368| WHS=-0.152 | THS=-142.490|

Phase 4.1 Global Iteration 0 | Checksum: 28d3a9e9d

Time (s): cpu = 02:15:26 ; elapsed = 00:54:06 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70612 ; free virtual = 181476

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.294 | TNS=-13.255| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fc04f355

Time (s): cpu = 02:27:51 ; elapsed = 01:02:04 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70658 ; free virtual = 181523

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.270 | TNS=-13.189| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 217950910

Time (s): cpu = 02:35:54 ; elapsed = 01:08:25 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70664 ; free virtual = 181537

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.270 | TNS=-13.142| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 26d0cb78a

Time (s): cpu = 02:43:29 ; elapsed = 01:14:22 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70662 ; free virtual = 181535

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.269 | TNS=-13.174| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 2887033c3

Time (s): cpu = 02:49:42 ; elapsed = 01:19:12 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70660 ; free virtual = 181534

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.269 | TNS=-13.174| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 249754f08

Time (s): cpu = 02:52:24 ; elapsed = 01:21:16 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70822 ; free virtual = 181696
Phase 4 Rip-up And Reroute | Checksum: 249754f08

Time (s): cpu = 02:53:10 ; elapsed = 01:22:03 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70826 ; free virtual = 181700

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2e0c6fce4

Time (s): cpu = 03:01:01 ; elapsed = 01:24:59 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70630 ; free virtual = 181504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.269 | TNS=-13.174| WHS=-0.007 | THS=-0.029 |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 14390f95f

Time (s): cpu = 03:08:50 ; elapsed = 01:27:38 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70469 ; free virtual = 181343
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.269 | TNS=-12.964| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1971b5dee

Time (s): cpu = 03:11:22 ; elapsed = 01:28:44 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70605 ; free virtual = 181479

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1971b5dee

Time (s): cpu = 03:12:08 ; elapsed = 01:29:31 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70606 ; free virtual = 181481
Phase 5 Delay and Skew Optimization | Checksum: 1971b5dee

Time (s): cpu = 03:12:54 ; elapsed = 01:30:17 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70609 ; free virtual = 181483

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1adb8e67f

Time (s): cpu = 03:19:30 ; elapsed = 01:33:10 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70618 ; free virtual = 181492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.269 | TNS=-12.964| WHS=-0.007 | THS=-0.029 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 244623350

Time (s): cpu = 03:22:24 ; elapsed = 01:34:41 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70476 ; free virtual = 181351
Phase 6.1 Hold Fix Iter | Checksum: 244623350

Time (s): cpu = 03:23:09 ; elapsed = 01:35:27 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70491 ; free virtual = 181366

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.269 | TNS=-12.964| WHS=0.005  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1f7457604

Time (s): cpu = 03:30:06 ; elapsed = 01:38:03 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70491 ; free virtual = 181366
Phase 6 Post Hold Fix | Checksum: 19c857390

Time (s): cpu = 03:37:01 ; elapsed = 01:40:37 . Memory (MB): peak = 23138.898 ; gain = 0.000 ; free physical = 70382 ; free virtual = 181257

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 23d0c42c8

Time (s): cpu = 04:05:07 ; elapsed = 01:50:38 . Memory (MB): peak = 27910.312 ; gain = 4771.414 ; free physical = 65712 ; free virtual = 176587
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.227 | TNS=-12.141| WHS=0.005  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 22f98e0bc

Time (s): cpu = 04:12:42 ; elapsed = 01:53:01 . Memory (MB): peak = 27910.312 ; gain = 4771.414 ; free physical = 65719 ; free virtual = 176595
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.227 | TNS=-12.141| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 15b9ecd17

Time (s): cpu = 04:15:15 ; elapsed = 01:54:07 . Memory (MB): peak = 27910.312 ; gain = 4771.414 ; free physical = 65874 ; free virtual = 176750

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 1cbee394d

Time (s): cpu = 04:21:33 ; elapsed = 01:56:38 . Memory (MB): peak = 27910.312 ; gain = 4771.414 ; free physical = 65768 ; free virtual = 176644
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.227 | TNS=-12.141| WHS=0.005  | THS=0.000  |

Phase 7.2 Hold Fix Iter | Checksum: 1b2fdaeca

Time (s): cpu = 04:22:52 ; elapsed = 01:57:32 . Memory (MB): peak = 27910.312 ; gain = 4771.414 ; free physical = 65781 ; free virtual = 176658

Phase 7.3 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.227 | TNS=-12.141| WHS=0.005  | THS=0.000  |

Phase 7.3 Additional Hold Fix | Checksum: 1b42c3d91

Time (s): cpu = 04:29:41 ; elapsed = 02:00:07 . Memory (MB): peak = 27910.312 ; gain = 4771.414 ; free physical = 65776 ; free virtual = 176652
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 170810a82

Time (s): cpu = 04:43:22 ; elapsed = 02:04:39 . Memory (MB): peak = 27910.312 ; gain = 4771.414 ; free physical = 69858 ; free virtual = 180735

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.9129 %
  Global Horizontal Routing Utilization  = 15.0028 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 90.1408%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X81Y334 -> INT_X81Y334
   INT_X81Y309 -> INT_X81Y309
South Dir 1x1 Area, Max Cong = 94.3128%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X19Y171 -> INT_X19Y171
   INT_X46Y54 -> INT_X46Y54
   INT_X44Y52 -> INT_X44Y52
   INT_X45Y52 -> INT_X45Y52
   INT_X47Y52 -> INT_X47Y52
East Dir 1x1 Area, Max Cong = 92.3077%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X16Y393 -> INT_X16Y393
   INT_X25Y388 -> INT_X25Y388
   INT_X16Y375 -> INT_X16Y375
   INT_X64Y346 -> INT_X64Y346
   INT_X74Y33 -> INT_X74Y33
West Dir 1x1 Area, Max Cong = 83.6538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.1875
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1918671d3

Time (s): cpu = 04:44:43 ; elapsed = 02:05:33 . Memory (MB): peak = 27910.312 ; gain = 4771.414 ; free physical = 69843 ; free virtual = 180720

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1918671d3

Time (s): cpu = 04:45:32 ; elapsed = 02:06:22 . Memory (MB): peak = 27910.312 ; gain = 4771.414 ; free physical = 69831 ; free virtual = 180708

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1918671d3

Time (s): cpu = 04:48:22 ; elapsed = 02:08:38 . Memory (MB): peak = 27926.320 ; gain = 4787.422 ; free physical = 69804 ; free virtual = 180681
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.03|     8x8|      1.00|     4x4|      0.08|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.82|   32x32|      7.66|     8x8|      0.39|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.32|     8x8|      1.62|     4x4|      0.53|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.03|     4x4|      0.24|     2x2|      0.06|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.44|   16x16|      2.42|     4x4|      0.19|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.60|   16x16|      3.55|     2x2|      0.14|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.35|     8x8|      1.73|     4x4|      0.60|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.31|     8x8|      2.78|     2x2|      0.39|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.07|     2x2|      0.18|     4x4|      0.15|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.23|     8x8|      0.72|     4x4|      0.62|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.03|     4x4|      0.16|     4x4|      0.32|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.06|     4x4|      0.41|     4x4|      0.47|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1918671d3

Time (s): cpu = 04:49:15 ; elapsed = 02:09:31 . Memory (MB): peak = 27926.320 ; gain = 4787.422 ; free physical = 69832 ; free virtual = 180709

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.227 | TNS=-12.141| WHS=0.005  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1918671d3

Time (s): cpu = 04:53:02 ; elapsed = 02:10:47 . Memory (MB): peak = 27926.320 ; gain = 4787.422 ; free physical = 70158 ; free virtual = 181036
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 5.61284e-12 .
Time taken to check if laguna hold fix is required (in secs): 0.01

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.228 | TNS=-12.113 | WHS=0.006 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 1918671d3

Time (s): cpu = 05:11:25 ; elapsed = 02:16:33 . Memory (MB): peak = 27926.320 ; gain = 4787.422 ; free physical = 69333 ; free virtual = 180210
INFO: [Physopt 32-801] Found 1 high priority path group.

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.228 | TNS=-12.113 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[183].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/Q[183].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.228 | TNS=-12.113 | WHS=0.006 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: 2f3f9b96a

Time (s): cpu = 05:15:35 ; elapsed = 02:18:05 . Memory (MB): peak = 27926.320 ; gain = 4787.422 ; free physical = 69322 ; free virtual = 180200
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 27926.320 ; gain = 0.000 ; free physical = 69333 ; free virtual = 180211
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.228 | TNS=-12.113 | WHS=0.006 | THS=0.000 |
Phase 13 Physical Synthesis in Router | Checksum: 299d97347

Time (s): cpu = 05:16:48 ; elapsed = 02:19:12 . Memory (MB): peak = 27926.320 ; gain = 4787.422 ; free physical = 69366 ; free virtual = 180244
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 05:21:55 ; elapsed = 02:22:34 . Memory (MB): peak = 27926.320 ; gain = 4787.422 ; free physical = 70654 ; free virtual = 181532
INFO: [Common 17-83] Releasing license: Implementation
436 Infos, 209 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 05:32:21 ; elapsed = 02:26:06 . Memory (MB): peak = 27926.320 ; gain = 4787.430 ; free physical = 70653 ; free virtual = 181531
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 27926.320 ; gain = 0.000 ; free physical = 70661 ; free virtual = 181540
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 27926.320 ; gain = 0.000 ; free physical = 70658 ; free virtual = 181537
report_utilization: Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 27926.320 ; gain = 0.000 ; free physical = 70671 ; free virtual = 181549
get_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 27926.320 ; gain = 0.000 ; free physical = 70670 ; free virtual = 181549
get_cells: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 27926.320 ; gain = 0.000 ; free physical = 70647 ; free virtual = 181525
get_cells: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 27926.320 ; gain = 0.000 ; free physical = 70621 ; free virtual = 181500
get_cells: Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 27926.320 ; gain = 0.000 ; free physical = 70615 ; free virtual = 181493
WARNING: Unable to find metadata file: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/debug_ip_layout.rtd
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date             : Sun Dec 10 18:41:34 2023
| Host             : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 46.400        |
|   FPGA Power (W)         | 40.526        |
|   HBM Power (W)          | 5.874         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 113.600 (MET) |
| Dynamic (W)              | 34.170        |
| Device Static (W)        | 12.231        |
| Effective TJA (C/W)      | 0.8           |
| Max Ambient (C)          | 65.2          |
| Junction Temperature (C) | 89.8          |
| Confidence Level         | Low           |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     5.774 |       71 |       --- |             --- |
| CLB Logic                |     4.824 |  1497830 |       --- |             --- |
|   LUT as Logic           |     2.754 |   513922 |   1303680 |           39.42 |
|   LUT as Distributed RAM |     1.151 |    12804 |    600960 |            2.13 |
|   Register               |     0.369 |   732914 |   2607360 |           28.11 |
|   LUT as Shift Register  |     0.361 |    36299 |    600960 |            6.04 |
|   CARRY8                 |     0.188 |    15102 |    162960 |            9.27 |
|   BUFG                   |    <0.001 |       10 |        96 |           10.42 |
|   Others                 |    <0.001 |    36187 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |    11792 |   1303680 |            0.90 |
| Signals                  |     5.673 |  1242815 |       --- |             --- |
| Block RAM                |     2.030 |      384 |      2016 |           19.05 |
| URAM                     |     0.439 |      129 |       960 |           13.44 |
| HBM                      |    10.073 |        2 |         2 |          100.00 |
| MMCM                     |     0.003 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     0.361 |      985 |      9024 |           10.92 |
| I/O                      |     0.007 |       16 |       624 |            2.56 |
| GTY                      |     4.360 |       16 |        24 |           66.67 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |    12.231 |          |           |                 |
|   HBM Static             |     0.561 |          |           |                 |
|   Device Static          |    11.670 |          |           |                 |
| Total                    |    46.367 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)    |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Vccint     |       0.850 |    34.519 |      23.869 |     10.649 |       NA    |     150.000 | 115.481 (MET) |
| Vccint_io  |       0.850 |     4.822 |       3.825 |      0.997 |       NA    |       5.000 | 0.178 (MET)   |
| Vccbram    |       0.850 |     0.625 |       0.332 |      0.294 |       NA    |       3.000 | 2.375 (MET)   |
| Vccaux     |       1.800 |     0.851 |       0.135 |      0.716 |       NA    |       4.000 | 3.149 (MET)   |
| Vccaux_io  |       1.800 |     0.039 |       0.004 |      0.035 |       NA    |       3.000 | 2.961 (MET)   |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       2.000 | 2.000 (MET)   |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    |       0.025 | 0.001 (MET)   |
| VCC_IO_HBM |       1.200 |     2.689 |       2.496 |      0.193 |       NA    |       6.000 | 3.311 (MET)   |
| VCC_HBM    |       1.200 |     2.889 |       2.671 |      0.218 |       NA    |      12.000 | 9.111 (MET)   |
| VCCAUX_HBM |       2.500 |     0.079 |       0.052 |      0.027 |       NA    |       4.000 | 3.921 (MET)   |
| MGTYAVcc   |       0.900 |     0.713 |       0.616 |      0.096 |       NA    |       4.000 | 3.287 (MET)   |
| MGTYAVtt   |       1.200 |     2.565 |       2.536 |      0.029 |       NA    |       8.000 | 5.435 (MET)   |
| MGTYVccaux |       1.800 |     0.096 |       0.093 |      0.002 |       NA    |       0.500 | 0.404 (MET)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             4.0 |
| clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            20.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                        |             2.2 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                                                                                                                                                                                                                                                                                                    |            10.0 |
| io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                     | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                 |            50.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |           100.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                       |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |          1000.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                            |           160.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                           |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |             8.0 |
| pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |             4.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| level0_wrapper                                       |    34.136 |
|   level0_i                                           |    34.134 |
|     blp                                              |     8.763 |
|       blp_i                                          |     8.763 |
|     ii_level0_pipe                                   |     0.073 |
|       inst                                           |     0.073 |
|     ulp                                              |    25.298 |
|       Bert_layer_dataflow_region_1_1                 |     2.190 |
|       Bert_layer_dataflow_region_2_1                 |     4.507 |
|       Bert_layer_dataflow_region_3_1                 |     3.442 |
|       SLR0                                           |     0.018 |
|       SLR1                                           |     0.015 |
|       SLR2                                           |     0.016 |
|       axi_ic_ctrl_mgmt_slr1                          |     0.001 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_inp |     0.003 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_k   |     0.001 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_q   |     0.001 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_v   |     0.001 |
|       buffer_Bert_layer_dataflow_region_2_1_outp_ln0 |     0.003 |
|       hmss_0                                         |    15.011 |
|       ulp_cmp                                        |     0.002 |
|       ulp_ucs                                        |     0.085 |
+------------------------------------------------------+-----------+


436 Infos, 211 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:11:32 ; elapsed = 00:03:20 . Memory (MB): peak = 27950.414 ; gain = 24.094 ; free physical = 70852 ; free virtual = 181732
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:04:41 ; elapsed = 00:01:28 . Memory (MB): peak = 27966.426 ; gain = 16.012 ; free physical = 67625 ; free virtual = 181198
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:07:08 ; elapsed = 00:04:03 . Memory (MB): peak = 27966.426 ; gain = 16.012 ; free physical = 70623 ; free virtual = 181735
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:40 ; elapsed = 00:01:00 . Memory (MB): peak = 27966.426 ; gain = 0.000 ; free physical = 70135 ; free virtual = 181276
Starting optional post-route physical design optimization.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.56s |  WALL: 6.58s
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.3 . Memory (MB): peak = 27966.426 ; gain = 0.000 ; free physical = 70132 ; free virtual = 181260

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.228 | TNS=-12.113 | WHS=0.006 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2318ca310

Time (s): cpu = 00:12:35 ; elapsed = 00:08:49 . Memory (MB): peak = 27982.430 ; gain = 16.004 ; free physical = 68404 ; free virtual = 179533
INFO: [Physopt 32-801] Found 1 high priority path group.

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.228 | TNS=-12.113 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[183].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/Q[183].
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[183].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg[183]
INFO: [Physopt 32-952] Improved path group WNS = -0.228. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[183].
INFO: [Physopt 32-952] Improved path group WNS = -0.222. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[114].
INFO: [Physopt 32-952] Improved path group WNS = -0.217. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[168].
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[152].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg[152]
INFO: [Physopt 32-952] Improved path group WNS = -0.209. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[152].
INFO: [Physopt 32-952] Improved path group WNS = -0.203. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/ar15.ar_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[14].
INFO: [Physopt 32-952] Improved path group WNS = -0.201. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/ar15.ar_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[27].
INFO: [Physopt 32-952] Improved path group WNS = -0.188. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[203].
INFO: [Physopt 32-952] Improved path group WNS = -0.180. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/ar15.ar_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[25].
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[168].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg[168]
INFO: [Physopt 32-952] Improved path group WNS = -0.174. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[168].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[114].
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.27 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 68236 ; free virtual = 179366
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 68301 ; free virtual = 179431
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[114].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.174 | TNS=-9.931 | WHS=0.006 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 2318ca310

Time (s): cpu = 00:50:34 ; elapsed = 00:31:01 . Memory (MB): peak = 27982.430 ; gain = 16.004 ; free physical = 68231 ; free virtual = 179361
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 68195 ; free virtual = 179326
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.174 | TNS=-9.931 | WHS=0.006 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.054  |          2.182  |            0  |              0  |                     9  |           0  |           1  |  00:22:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 68196 ; free virtual = 179326
Ending Physical Synthesis Task | Checksum: 156481c20

Time (s): cpu = 00:56:02 ; elapsed = 00:34:38 . Memory (MB): peak = 27982.430 ; gain = 16.004 ; free physical = 68129 ; free virtual = 179259
INFO: [Common 17-83] Releasing license: Implementation
468 Infos, 212 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:56:15 ; elapsed = 00:34:52 . Memory (MB): peak = 27982.430 ; gain = 16.004 ; free physical = 70899 ; free virtual = 182029
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_post_route_phys_opt_post.tcl
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:04:37 ; elapsed = 00:01:26 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 67975 ; free virtual = 181739
report_design_analysis: Time (s): cpu = 00:03:25 ; elapsed = 00:01:37 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 68170 ; free virtual = 182017
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:10:29 ; elapsed = 00:05:37 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 70549 ; free virtual = 182099
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_postroute_physopted.rpt -pb hw_bb_locked_timing_summary_postroute_physopted.pb -rpx hw_bb_locked_timing_summary_postroute_physopted.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:06:04 ; elapsed = 00:01:42 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 70875 ; free virtual = 182454
Finished optional post-route physical design optimization.
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'ulp_ucs/aclk_kernel_00':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_00
   original frequency : 250.0 MHz
kernel clock 'ulp_ucs/aclk_kernel_01':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_01
   original frequency : 500.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
INFO: Pin level0_i/ulp/ulp_ucs/aclk_kernel_01 has no clock
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:00:52 ; elapsed = 00:00:07 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 70908 ; free virtual = 182473
INFO: [OCL_UTIL] clock is 'clk_kernel_00_unbuffered_net' for pin 'level0_i/ulp/ulp_ucs/aclk_kernel_00'
get_timing_paths: Time (s): cpu = 00:00:52 ; elapsed = 00:00:07 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 70908 ; free virtual = 182473
get_timing_paths: Time (s): cpu = 00:00:53 ; elapsed = 00:00:07 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 70910 ; free virtual = 182475
Auto-frequency scaling completed
kernel clock 'ulp_ucs/aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
kernel clock 'ulp_ucs/aclk_kernel_00':
   original frequency : 250.0 MHz
   scaled frequency   : 253.7 MHz
WARNING: The auto scaled frequency '253.7 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '250.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:36 ; elapsed = 00:00:55 . Memory (MB): peak = 27982.430 ; gain = 0.000 ; free physical = 70899 ; free virtual = 182464
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 417.3 MHz
WARNING: One or more timing paths failed timing targeting 450 MHz for system clock 'hbm_aclk'. The frequency is being automatically changed to 417.3 MHz to enable proper functionality
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/Context_layer_1_Loop_l_bias_scale_proc41_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3524/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/Context_layer_1_Loop_l_bias_scale_proc41_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3524/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/Context_layer_1_Loop_l_bias_scale_proc41_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3524/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/Context_layer_1_Loop_l_bias_scale_proc41_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3524/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/Context_layer_97_1_Loop_l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U967/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/Context_layer_97_1_Loop_l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U967/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/Context_layer_97_1_Loop_l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U967/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/Context_layer_97_1_Loop_l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U967/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3125/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3125/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3125/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3125/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3125/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3125/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_1_U0/mul_mul_24s_8s_32_4_1_U2288/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_1_U0/mul_mul_24s_8s_32_4_1_U2288/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_258_1_U0/mul_mul_24s_8s_32_4_1_U2195/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_258_1_U0/mul_mul_24s_8s_32_4_1_U2195/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_259_1_U0/mul_mul_24s_8s_32_4_1_U2198/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_259_1_U0/mul_mul_24s_8s_32_4_1_U2198/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_261_1_U0/mul_mul_24s_8s_32_4_1_U2204/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_261_1_U0/mul_mul_24s_8s_32_4_1_U2204/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_263_1_U0/mul_mul_24s_8s_32_4_1_U2210/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_263_1_U0/mul_mul_24s_8s_32_4_1_U2210/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_264_1_U0/mul_mul_24s_8s_32_4_1_U2213/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_264_1_U0/mul_mul_24s_8s_32_4_1_U2213/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_265_1_U0/mul_mul_24s_8s_32_4_1_U2216/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_265_1_U0/mul_mul_24s_8s_32_4_1_U2216/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_267_1_U0/mul_mul_24s_8s_32_4_1_U2222/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_267_1_U0/mul_mul_24s_8s_32_4_1_U2222/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_268_1_U0/mul_mul_24s_8s_32_4_1_U2225/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_268_1_U0/mul_mul_24s_8s_32_4_1_U2225/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_269_1_U0/mul_mul_24s_8s_32_4_1_U2228/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_269_1_U0/mul_mul_24s_8s_32_4_1_U2228/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_270_1_U0/mul_mul_24s_8s_32_4_1_U2231/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_270_1_U0/mul_mul_24s_8s_32_4_1_U2231/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_271_1_U0/mul_mul_24s_8s_32_4_1_U2234/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_271_1_U0/mul_mul_24s_8s_32_4_1_U2234/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_272_1_U0/mul_mul_24s_8s_32_4_1_U2237/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_272_1_U0/mul_mul_24s_8s_32_4_1_U2237/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_273_1_U0/mul_mul_24s_8s_32_4_1_U2240/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_273_1_U0/mul_mul_24s_8s_32_4_1_U2240/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_235_1_U0/mul_mul_24s_8s_32_4_1_U1831/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_235_1_U0/mul_mul_24s_8s_32_4_1_U1831/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_237_1_U0/mul_mul_24s_8s_32_4_1_U1837/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_237_1_U0/mul_mul_24s_8s_32_4_1_U1837/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_1_U0/PE_int8_int16_r2_94_1_U0/mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_1_U0/PE_int8_int16_r2_94_1_U0/mul_mul_24s_8s_32_4_1_U4200/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/Context_layer_1_Loop_l_bias_scale_proc41_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3524/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/Context_layer_1_Loop_l_bias_scale_proc41_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3524/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/Context_layer_97_1_Loop_l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U967/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/Context_layer_97_1_Loop_l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U967/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3125/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3125/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3116/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3116/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U566/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U566/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1421/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1421/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1399/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1399/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U1412/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U1412/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1702/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1702/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3358/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3358/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3359/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3359/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3357/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3357/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_62/fadd_32ns_32ns_32_7_full_dsp_1_U3345/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_62/fadd_32ns_32ns_32_7_full_dsp_1_U3345/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/grp_dataflow_parent_loop_proc28_fu_138/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1655/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/grp_dataflow_parent_loop_proc28_fu_138/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1655/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/grp_dataflow_parent_loop_proc_fu_134/dataflow_in_loop_block_gemm27_U0/l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3288/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/grp_dataflow_parent_loop_proc_fu_134/dataflow_in_loop_block_gemm27_U0/l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3288/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3333/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3333/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/input_loader_ds1_res1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/input_loader_ds1_res1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2273/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3125/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U566/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1421/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3357/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_62/fadd_32ns_32ns_32_7_full_dsp_1_U3345/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3333/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp overlaps with pblock_dynamic_region: 3.60%, pblock_dynamic_SLR0: 0.43%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr0 overlaps with pblock_dynamic_region: 1.29%, pblock_dynamic_SLR0: 1.29%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr2 overlaps with pblock_dynamic_region:10.97%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_blp: 0.27%, pblock_blp_slr0: 0.27%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with pblock_blp: 0.73%, pblock_blp_slr0: 0.09%, pblock_blp_slr2: 0.64%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 1014 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr0's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 870 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr2's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_1, level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_2, and level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state_reg[s_ready_i]
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A4)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A2)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A5)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A3)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 545 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Div_d1, level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst/ar15.ar_multi/dual_slr.fwd.slr_master/Q[39], level0_i/ulp/hmss_0/inst/path_11/slice12_11/inst/w15.w_multi/triple_slr.fwd.slr_master/Q[271], level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst/w15.w_multi/dual_slr.fwd.slr_master/Q[272], level0_i/ulp/hmss_0/inst/path_11/slice12_11/inst/w15.w_multi/triple_slr.fwd.slr_master/Q[273], level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i... and (the first 15 of 452 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4490/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4475/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4455/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_93/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_93/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_93/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_61/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4494/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4491/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4492/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_83/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4430/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2225/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc58_fu_80/dataflow_in_loop_block_gemm47_U0/l_bias_scale_j_proc46_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2226/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3077/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_80/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3078/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc57_fu_80/dataflow_in_loop_block_gemm50_U0/l_bias_scale_j_proc49_U0/dmul_64ns_64ns_64_8_max_dsp_1_U510/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1373/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc56_fu_80/dataflow_in_loop_block_gemm53_U0/l_bias_scale_j_proc52_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1374/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/Context_layer_100_1_Loop_l_bias_scale_proc31_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1820/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/Context_layer_103_1_Loop_l_bias_scale_proc36_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2672/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/Context_layer_1_Loop_l_bias_scale_proc41_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3524/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/Context_layer_97_1_Loop_l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U967/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2251/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2264/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3116/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U539/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U554/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1399/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1399/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1399/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1399/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1399/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1399/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U1412/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U1712/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U1712/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U1712/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1702/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U3361/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U3361/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U3361/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3358/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3359/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/grp_dataflow_parent_loop_proc28_fu_138/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1655/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/grp_dataflow_parent_loop_proc_fu_134/dataflow_in_loop_block_gemm27_U0/l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3288/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/input_loader_ds1_res1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 572 Warnings, 275 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 604668800 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
664 Infos, 570 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:52:17 ; elapsed = 00:20:37 . Memory (MB): peak = 28718.418 ; gain = 735.988 ; free physical = 70859 ; free virtual = 182502
source /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 19:51:00 2023...
