#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 28 03:43:31 2020
# Process ID: 1676
# Current directory: D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1
# Command line: vivado.exe -log myip_v1_0_bfm_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source myip_v1_0_bfm_1_wrapper.tcl
# Log file: D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1/myip_v1_0_bfm_1_wrapper.vds
# Journal file: D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source myip_v1_0_bfm_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/University/TERM_7/FPGA/project/IP/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/University/TERM_7/FPGA/project/IP/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/University/TERM_7/FPGA/project/IP/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/University/soft/vivado/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'myip_v1_0_bfm_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
myip_v1_0_bfm_1_myip_0_0

Command: synth_design -top myip_v1_0_bfm_1_wrapper -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 867.379 ; gain = 177.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_bfm_1_wrapper' [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/imports/hdl/myip_v1_0_bfm_1_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'myip_v1_0_bfm_1' declared at 'D:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/bd/myip_v1_0_bfm_1/synth/myip_v1_0_bfm_1.vhd:14' bound to instance 'myip_v1_0_bfm_1_i' of component 'myip_v1_0_bfm_1' [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/imports/hdl/myip_v1_0_bfm_1_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_bfm_1' [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/bd/myip_v1_0_bfm_1/synth/myip_v1_0_bfm_1.vhd:25]
INFO: [Synth 8-3491] module 'myip_v1_0_bfm_1_master_0_0' declared at 'D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1/.Xil/Vivado-1676-DESKTOP-K4MGF7S/realtime/myip_v1_0_bfm_1_master_0_0_stub.vhdl:5' bound to instance 'master_0' of component 'myip_v1_0_bfm_1_master_0_0' [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/bd/myip_v1_0_bfm_1/synth/myip_v1_0_bfm_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_bfm_1_master_0_0' [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1/.Xil/Vivado-1676-DESKTOP-K4MGF7S/realtime/myip_v1_0_bfm_1_master_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'myip_v1_0_bfm_1_myip_0_0' declared at 'D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1/.Xil/Vivado-1676-DESKTOP-K4MGF7S/realtime/myip_v1_0_bfm_1_myip_0_0_stub.vhdl:5' bound to instance 'myip_0' of component 'myip_v1_0_bfm_1_myip_0_0' [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/bd/myip_v1_0_bfm_1/synth/myip_v1_0_bfm_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_bfm_1_myip_0_0' [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1/.Xil/Vivado-1676-DESKTOP-K4MGF7S/realtime/myip_v1_0_bfm_1_myip_0_0_stub.vhdl:32]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_bfm_1' (1#1) [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/bd/myip_v1_0_bfm_1/synth/myip_v1_0_bfm_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_bfm_1_wrapper' (2#1) [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/imports/hdl/myip_v1_0_bfm_1_wrapper.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 932.133 ; gain = 241.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 932.133 ; gain = 241.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 932.133 ; gain = 241.797
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_myip_0_0/myip_v1_0_bfm_1_myip_0_0/myip_v1_0_bfm_1_myip_0_0_in_context.xdc] for cell 'myip_v1_0_bfm_1_i/myip_0'
Finished Parsing XDC File [d:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_myip_0_0/myip_v1_0_bfm_1_myip_0_0/myip_v1_0_bfm_1_myip_0_0_in_context.xdc] for cell 'myip_v1_0_bfm_1_i/myip_0'
Parsing XDC File [d:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_master_0_0/myip_v1_0_bfm_1_master_0_0/myip_v1_0_bfm_1_master_0_0_in_context.xdc] for cell 'myip_v1_0_bfm_1_i/master_0'
Finished Parsing XDC File [d:/University/TERM_7/FPGA/project/IP/IP2/IP2.srcs/sources_1/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_master_0_0/myip_v1_0_bfm_1_master_0_0/myip_v1_0_bfm_1_master_0_0_in_context.xdc] for cell 'myip_v1_0_bfm_1_i/master_0'
Parsing XDC File [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 970.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 970.125 ; gain = 279.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 970.125 ; gain = 279.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for myip_v1_0_bfm_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for myip_v1_0_bfm_1_i/myip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for myip_v1_0_bfm_1_i/master_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 970.125 ; gain = 279.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 970.125 ; gain = 279.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 970.125 ; gain = 279.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.688 ; gain = 314.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.688 ; gain = 314.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1014.215 ; gain = 323.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.023 ; gain = 339.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.023 ; gain = 339.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.023 ; gain = 339.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.023 ; gain = 339.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.023 ; gain = 339.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.023 ; gain = 339.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |myip_v1_0_bfm_1_master_0_0 |         1|
|2     |myip_v1_0_bfm_1_myip_0_0   |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |myip_v1_0_bfm_1_master_0_0_bbox_0 |     1|
|2     |myip_v1_0_bfm_1_myip_0_0_bbox_1   |     1|
|3     |IBUF                              |     2|
+------+----------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   154|
|2     |  myip_v1_0_bfm_1_i |myip_v1_0_bfm_1 |   152|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.023 ; gain = 339.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.023 ; gain = 301.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1030.023 ; gain = 339.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1053.730 ; gain = 661.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/University/TERM_7/FPGA/project/IP/IP2/IP2.runs/synth_1/myip_v1_0_bfm_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file myip_v1_0_bfm_1_wrapper_utilization_synth.rpt -pb myip_v1_0_bfm_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 28 03:44:05 2020...
