;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -0
	MOV 30, 9
	SUB #12, @0
	SUB #0, -0
	SUB 900, 90
	SUB @127, 106
	SPL <0, #0
	SPL 0, <-54
	SUB @127, 100
	SUB 0, -0
	MOV 30, 9
	SUB #0, -0
	MOV 30, 9
	SPL 0, <6
	SUB #12, @0
	SUB #72, @202
	SPL 0, <6
	SPL 0, <6
	SUB 900, 90
	SPL <0, #0
	SUB @120, 6
	SPL <0, #0
	CMP -7, <-420
	JMZ <130, 9
	CMP -7, <-420
	SPL 300, 90
	SPL 0
	JMP 0
	SUB #0, -0
	SUB 403, <-20
	SPL 0
	SUB -0, 20
	SUB #10, 290
	SPL 0, <-54
	SUB #12, @0
	CMP -7, <-420
	SUB #10, 290
	SPL 0, <-54
	SPL <1, 500
	JMP @72, #200
	ADD 270, 1
	SPL 0, <-54
	SUB #10, 290
	SUB <0, @2
	CMP -7, <-420
	SUB <0, @2
	SUB <0, @2
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ <121, 103
	JMP @172, #201
	JMN 0, <12
	SLT 300, 90
	SLT 300, 90
	SUB -7, <-420
	SUB -7, <-420
	SUB -7, <-420
	SUB -7, <-420
	JMZ <181, 103
	JMZ <121, 103
	CMP @127, 100
	CMP -7, <-420
	SPL <158, -100
	DAT #500, <-2
	JMP <121, 103
	DAT #500, <-2
	MOV -17, <-20
	SUB #12, @1
	CMP @127, @106
	ADD -1, <-25
	SLT 121, 10
	SUB @127, @106
	SUB 1, <-1
	SLT 121, 10
	ADD 3, @20
	ADD -1, <-25
	SUB #12, @1
	MOV 2, @50
	SLT 2, @50
	CMP @127, 100
	CMP -1, <-0
	SUB @127, 100
	CMP @127, 100
	SUB #12, @1
	MOV -1, <-20
	SLT 12, @10
	SPL 0, <-54
	SUB #12, @1
	MOV -1, <-20
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -7, <-420
	SUB #12, @1
