<stg><name>Loop_loop_height_pro.1</name>


<trans_list>

<trans id="657" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="3" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="31" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="32" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0  %src_kernel_win_0_va = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1  %src_kernel_win_0_va_1 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2  %src_kernel_win_0_va_2 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3  %src_kernel_win_0_va_3 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4  %src_kernel_win_0_va_4 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5  %src_kernel_win_0_va_5 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6  %src_kernel_win_0_va_6 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7  %src_kernel_win_0_va_7 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8  %src_kernel_win_0_va_8 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_8"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9  %src_kernel_win_0_va_9 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_9"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10  %src_kernel_win_0_va_10 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_10"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11  %src_kernel_win_0_va_11 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12  %src_kernel_win_0_va_12 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_12"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13  %src_kernel_win_0_va_13 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_13"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14  %src_kernel_win_0_va_14 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_14"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15  %src_kernel_win_0_va_15 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_15"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16  %src_kernel_win_0_va_16 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_16"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:17  %src_kernel_win_0_va_17 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_17"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:18  %src_kernel_win_0_va_18 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_18"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:19  %src_kernel_win_0_va_19 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_19"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:20  %src_kernel_win_0_va_20 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_20"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:21  %src_kernel_win_0_va_21 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_21"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:22  %src_kernel_win_0_va_22 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_22"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:23  %src_kernel_win_0_va_23 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_23"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:24  %src_kernel_win_0_va_24 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_24"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:25  %src_kernel_win_0_va_25 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_25"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:26  %src_kernel_win_0_va_26 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_26"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:27  %src_kernel_win_0_va_27 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_27"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:28  %src_kernel_win_0_va_28 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_28"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:29  %src_kernel_win_0_va_29 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_29"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:30  %src_kernel_win_0_va_30 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_30"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:31  %src_kernel_win_0_va_31 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_31"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:32  %src_kernel_win_0_va_32 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_32"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:33  %src_kernel_win_0_va_33 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_33"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:34  %src_kernel_win_0_va_34 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_34"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:35  %src_kernel_win_0_va_35 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_35"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:36  %src_kernel_win_0_va_36 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_36"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:37  %src_kernel_win_0_va_37 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_37"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:38  %src_kernel_win_0_va_38 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_38"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:39  %src_kernel_win_0_va_39 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_39"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:40  %src_kernel_win_0_va_40 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_40"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:41  %src_kernel_win_0_va_41 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_41"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:42  %src_kernel_win_0_va_42 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_42"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:43  %src_kernel_win_0_va_43 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_43"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:44  %src_kernel_win_0_va_44 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_44"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:45  %src_kernel_win_0_va_45 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_45"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:46  %src_kernel_win_0_va_46 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_46"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:47  %src_kernel_win_0_va_47 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_47"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:48  %src_kernel_win_0_va_48 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_48"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:49  %src_kernel_win_0_va_49 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_49"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:50  %src_kernel_win_0_va_50 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_50"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:51  %src_kernel_win_0_va_51 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_51"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:52  %src_kernel_win_0_va_52 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_52"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:53  %src_kernel_win_0_va_53 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_53"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:54  %src_kernel_win_0_va_54 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_54"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:55  %src_kernel_win_0_va_55 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_55"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:56  %src_kernel_win_0_va_56 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_56"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:57  %src_kernel_win_0_va_57 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_57"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:58  %src_kernel_win_0_va_58 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_58"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:59  %src_kernel_win_0_va_59 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_59"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:60  %src_kernel_win_0_va_60 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_60"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:61  %src_kernel_win_0_va_61 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_61"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:62  %src_kernel_win_0_va_62 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_62"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:63  %src_kernel_win_0_va_63 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_63"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:64  %src_kernel_win_0_va_64 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_64"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:65  %src_kernel_win_0_va_65 = alloca i16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_65"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:66  %right_border_buf_0_s = alloca i16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:67  %right_border_buf_0_1 = alloca i16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:68  %right_border_buf_0_2 = alloca i16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:69  %right_border_buf_0_3 = alloca i16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:70  %right_border_buf_0_4 = alloca i16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_4"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:71  %right_border_buf_0_5 = alloca i16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_5"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:72  %right_border_buf_0_6 = alloca i16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_6"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:73  %right_border_buf_0_7 = alloca i16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_7"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:74  %right_border_buf_0_8 = alloca i16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_8"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:75  call void (...)* @_ssdm_op_SpecInterface(i16* %img_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:76  call void (...)* @_ssdm_op_SpecInterface(i16* %Background_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:77  %k_buf_0_val_16 = alloca [480 x i16], align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_16"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:78  %k_buf_0_val_15 = alloca [480 x i16], align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_15"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:79  %k_buf_0_val_14 = alloca [480 x i16], align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_14"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:80  %k_buf_0_val_13 = alloca [480 x i16], align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_13"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:81  %k_buf_0_val_12 = alloca [480 x i16], align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_12"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:82  %k_buf_0_val_11 = alloca [480 x i16], align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_11"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:83  %k_buf_0_val_10 = alloca [480 x i16], align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_10"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:84  %k_buf_0_val_9 = alloca [480 x i16], align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:85  %k_buf_0_val_17 = alloca [480 x i16], align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_17"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:86  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %t_V_3 = phi i9 [ 0, %newFuncRoot ], [ %i_V, %loop_height_end ]

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln443 = icmp eq i9 %t_V_3, -237

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 275, i64 275, i64 275)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_V = add i9 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln443, label %"Dilate<0, 1, 2, 2, unsigned short, 270, 480, 9, 9>.exit.exitStub", label %loop_height_begin

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_height_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1066) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln443"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_height_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1066)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:2  %icmp_ln887 = icmp ult i9 %t_V_3, -242

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:3  %xor_ln457 = xor i1 %icmp_ln887, true

]]></Node>
<StgValue><ssdm name="xor_ln457"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:4  %icmp_ln899_1 = icmp ugt i9 %t_V_3, 4

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:5  %icmp_ln879_2 = icmp eq i9 %t_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:6  %icmp_ln879_4 = icmp eq i9 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:7  %icmp_ln879_6 = icmp eq i9 %t_V_3, 2

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:8  %icmp_ln879_7 = icmp eq i9 %t_V_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:9  %icmp_ln879 = icmp eq i9 %t_V_3, 4

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:10  %icmp_ln899 = icmp ugt i9 %t_V_3, -242

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="9">
<![CDATA[
loop_height_begin:11  %trunc_ln506 = trunc i9 %t_V_3 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln506"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:12  %add_ln506_1 = add i9 -2, %t_V_3

]]></Node>
<StgValue><ssdm name="add_ln506_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:13  %icmp_ln118 = icmp ugt i9 %add_ln506_1, -243

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:14  %xor_ln493 = xor i4 %trunc_ln506, -1

]]></Node>
<StgValue><ssdm name="xor_ln493"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop_height_begin:15  %select_ln493 = select i1 %icmp_ln118, i4 0, i4 %xor_ln493

]]></Node>
<StgValue><ssdm name="select_ln493"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:16  %add_ln506 = add i9 -3, %t_V_3

]]></Node>
<StgValue><ssdm name="add_ln506"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:17  %icmp_ln118_1 = icmp ugt i9 %add_ln506, -243

]]></Node>
<StgValue><ssdm name="icmp_ln118_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:18  %sub_ln493 = sub i4 0, %trunc_ln506

]]></Node>
<StgValue><ssdm name="sub_ln493"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop_height_begin:19  %select_ln493_1 = select i1 %icmp_ln118_1, i4 0, i4 %sub_ln493

]]></Node>
<StgValue><ssdm name="select_ln493_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:20  %add_ln506_2 = add i9 -4, %t_V_3

]]></Node>
<StgValue><ssdm name="add_ln506_2"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_height_begin:21  %icmp_ln118_2 = icmp ugt i9 %add_ln506_2, -243

]]></Node>
<StgValue><ssdm name="icmp_ln118_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:22  %sub_ln493_1 = sub i4 1, %trunc_ln506

]]></Node>
<StgValue><ssdm name="sub_ln493_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop_height_begin:23  %select_ln493_2 = select i1 %icmp_ln118_2, i4 0, i4 %sub_ln493_1

]]></Node>
<StgValue><ssdm name="select_ln493_2"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:24  %sub_ln493_2 = sub i4 3, %trunc_ln506

]]></Node>
<StgValue><ssdm name="sub_ln493_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:25  %sub_ln493_3 = sub i4 4, %trunc_ln506

]]></Node>
<StgValue><ssdm name="sub_ln493_3"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:26  %sub_ln493_4 = sub i4 5, %trunc_ln506

]]></Node>
<StgValue><ssdm name="sub_ln493_4"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:27  %sub_ln493_5 = sub i4 6, %trunc_ln506

]]></Node>
<StgValue><ssdm name="sub_ln493_5"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:28  %icmp_ln507 = icmp eq i4 %trunc_ln506, 1

]]></Node>
<StgValue><ssdm name="icmp_ln507"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:29  %and_ln507 = and i1 %icmp_ln899, %icmp_ln507

]]></Node>
<StgValue><ssdm name="and_ln507"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:30  %icmp_ln507_1 = icmp eq i4 %trunc_ln506, 0

]]></Node>
<StgValue><ssdm name="icmp_ln507_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:31  %and_ln507_1 = and i1 %icmp_ln899, %icmp_ln507_1

]]></Node>
<StgValue><ssdm name="and_ln507_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:32  %icmp_ln507_2 = icmp eq i4 %trunc_ln506, 2

]]></Node>
<StgValue><ssdm name="icmp_ln507_2"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:33  %and_ln507_2 = and i1 %icmp_ln899, %icmp_ln507_2

]]></Node>
<StgValue><ssdm name="and_ln507_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:34  %icmp_ln507_3 = icmp eq i4 %sub_ln493_2, 2

]]></Node>
<StgValue><ssdm name="icmp_ln507_3"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:35  %and_ln507_3 = and i1 %icmp_ln899, %icmp_ln507_3

]]></Node>
<StgValue><ssdm name="and_ln507_3"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:36  %icmp_ln507_4 = icmp eq i4 %sub_ln493_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln507_4"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:37  %and_ln507_4 = and i1 %icmp_ln899, %icmp_ln507_4

]]></Node>
<StgValue><ssdm name="and_ln507_4"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:38  %icmp_ln507_5 = icmp eq i4 %sub_ln493_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln507_5"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:39  %and_ln507_5 = and i1 %icmp_ln899, %icmp_ln507_5

]]></Node>
<StgValue><ssdm name="and_ln507_5"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:40  %icmp_ln507_6 = icmp eq i4 %sub_ln493_3, 2

]]></Node>
<StgValue><ssdm name="icmp_ln507_6"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:41  %and_ln507_6 = and i1 %icmp_ln899, %icmp_ln507_6

]]></Node>
<StgValue><ssdm name="and_ln507_6"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:42  %icmp_ln507_7 = icmp eq i4 %sub_ln493_4, 4

]]></Node>
<StgValue><ssdm name="icmp_ln507_7"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:43  %and_ln507_7 = and i1 %icmp_ln899, %icmp_ln507_7

]]></Node>
<StgValue><ssdm name="and_ln507_7"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:44  %icmp_ln507_8 = icmp eq i4 %sub_ln493_4, 3

]]></Node>
<StgValue><ssdm name="icmp_ln507_8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:45  %and_ln507_8 = and i1 %icmp_ln899, %icmp_ln507_8

]]></Node>
<StgValue><ssdm name="and_ln507_8"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:46  %icmp_ln507_9 = icmp eq i4 %sub_ln493_5, 5

]]></Node>
<StgValue><ssdm name="icmp_ln507_9"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:47  %and_ln507_9 = and i1 %icmp_ln899, %icmp_ln507_9

]]></Node>
<StgValue><ssdm name="and_ln507_9"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_height_begin:48  %icmp_ln507_10 = icmp eq i4 %sub_ln493_5, 4

]]></Node>
<StgValue><ssdm name="icmp_ln507_10"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:49  %and_ln507_10 = and i1 %icmp_ln899, %icmp_ln507_10

]]></Node>
<StgValue><ssdm name="and_ln507_10"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
loop_height_begin:50  br label %1

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0">
<![CDATA[
Dilate<0, 1, 2, 2, unsigned short, 270, 480, 9, 9>.exit.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %t_V_5 = phi i9 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]

]]></Node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="9">
<![CDATA[
:1  %zext_ln444 = zext i9 %t_V_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln444"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln444 = icmp eq i9 %t_V_5, -24

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 488, i64 488, i64 488)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %j_V = add i9 %t_V_5, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_width_begin:12  %tmp = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %t_V_5, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_width_begin:13  %icmp_ln891 = icmp ne i6 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_width_begin:15  %ImagLoc_x = add i10 -4, %zext_ln444

]]></Node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_width_begin:16  %add_ln451_1 = add i9 -4, %t_V_5

]]></Node>
<StgValue><ssdm name="add_ln451_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
loop_width_begin:17  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %ImagLoc_x, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:18  %xor_ln118 = xor i1 %tmp_67, true

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_width_begin:19  %icmp_ln118_3 = icmp slt i10 %ImagLoc_x, 480

]]></Node>
<StgValue><ssdm name="icmp_ln118_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:20  %and_ln118 = and i1 %icmp_ln118_3, %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
loop_width_begin:21  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %ImagLoc_x, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
loop_width_begin:22  %select_ln121 = select i1 %tmp_68, i9 0, i9 -33

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
loop_width_begin:23  %x = select i1 %and_ln118, i9 %add_ln451_1, i9 %select_ln121

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="9">
<![CDATA[
loop_width_begin:24  %empty_585 = zext i9 %x to i64

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="9">
<![CDATA[
loop_width_begin:25  %trunc_ln458 = trunc i9 %x to i4

]]></Node>
<StgValue><ssdm name="trunc_ln458"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:26  %or_ln457 = or i1 %icmp_ln118_3, %xor_ln457

]]></Node>
<StgValue><ssdm name="or_ln457"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:27  %k_buf_0_val_9_addr = getelementptr [480 x i16]* %k_buf_0_val_9, i64 0, i64 %empty_585

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_addr"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:28  %k_buf_0_val_9_load = load i16* %k_buf_0_val_9_addr, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:32  %k_buf_0_val_10_add = getelementptr [480 x i16]* %k_buf_0_val_10, i64 0, i64 %empty_585

]]></Node>
<StgValue><ssdm name="k_buf_0_val_10_add"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:33  %k_buf_0_val_10_loa = load i16* %k_buf_0_val_10_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_10_loa"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:36  %k_buf_0_val_11_add = getelementptr [480 x i16]* %k_buf_0_val_11, i64 0, i64 %empty_585

]]></Node>
<StgValue><ssdm name="k_buf_0_val_11_add"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:37  %k_buf_0_val_11_loa = load i16* %k_buf_0_val_11_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_11_loa"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:40  %k_buf_0_val_12_add = getelementptr [480 x i16]* %k_buf_0_val_12, i64 0, i64 %empty_585

]]></Node>
<StgValue><ssdm name="k_buf_0_val_12_add"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:41  %k_buf_0_val_12_loa = load i16* %k_buf_0_val_12_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_12_loa"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:44  %k_buf_0_val_13_add = getelementptr [480 x i16]* %k_buf_0_val_13, i64 0, i64 %empty_585

]]></Node>
<StgValue><ssdm name="k_buf_0_val_13_add"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:45  %k_buf_0_val_13_loa = load i16* %k_buf_0_val_13_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_13_loa"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:48  %k_buf_0_val_14_add = getelementptr [480 x i16]* %k_buf_0_val_14, i64 0, i64 %empty_585

]]></Node>
<StgValue><ssdm name="k_buf_0_val_14_add"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:49  %k_buf_0_val_14_loa = load i16* %k_buf_0_val_14_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_14_loa"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:52  %k_buf_0_val_15_add = getelementptr [480 x i16]* %k_buf_0_val_15, i64 0, i64 %empty_585

]]></Node>
<StgValue><ssdm name="k_buf_0_val_15_add"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:53  %k_buf_0_val_15_loa = load i16* %k_buf_0_val_15_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_15_loa"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:56  %k_buf_0_val_16_add = getelementptr [480 x i16]* %k_buf_0_val_16, i64 0, i64 %empty_585

]]></Node>
<StgValue><ssdm name="k_buf_0_val_16_add"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:57  %k_buf_0_val_16_loa = load i16* %k_buf_0_val_16_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_16_loa"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:60  %k_buf_0_val_17_add = getelementptr [480 x i16]* %k_buf_0_val_17, i64 0, i64 %empty_585

]]></Node>
<StgValue><ssdm name="k_buf_0_val_17_add"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:61  %k_buf_0_val_17_loa = load i16* %k_buf_0_val_17_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_17_loa"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_width_begin:64  br i1 %and_ln118, label %3, label %._crit_edge476.i.i.i188_ifconv

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln899_1, label %2, label %borderInterpolate.exit492.i.i.i145.0

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit492.i.i.i145.0:1  br i1 %icmp_ln879_2, label %"operator().exit534.i.i.i149.0", label %._crit_edge478.i.i.i150.4

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge478.i.i.i150.4:0  br i1 %icmp_ln879_4, label %"operator().exit534.i.i.i149.5", label %._crit_edge478.i.i.i150.5

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge478.i.i.i150.5:0  br i1 %icmp_ln879_6, label %"operator().exit534.i.i.i149.6", label %._crit_edge478.i.i.i150.6

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge478.i.i.i150.6:0  br i1 %icmp_ln879_7, label %"operator().exit534.i.i.i149.7", label %._crit_edge478.i.i.i150.7

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge478.i.i.i150.7:0  br i1 %icmp_ln879, label %"operator().exit534.i.i.i149.8", label %._crit_edge478.i.i.i150.8

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge478.i.i.i150.8:0  br label %._crit_edge476.i.i.i188_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln887, label %.preheader460.i.i.i156.preheader.0, label %._crit_edge476.i.i.i188_ifconv

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:26  %and_ln512 = and i1 %icmp_ln899_1, %icmp_ln891

]]></Node>
<StgValue><ssdm name="and_ln512"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:27  br i1 %and_ln512, label %._crit_edge.i540.i.i.i218.0.0, label %loop_width_end

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
loop_width_begin:0  %right_border_buf_0_9 = load i16* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_9"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
loop_width_begin:1  %right_border_buf_0_10 = load i16* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="right_border_buf_0_10"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
loop_width_begin:2  %right_border_buf_0_11 = load i16* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name="right_border_buf_0_11"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
loop_width_begin:3  %right_border_buf_0_12 = load i16* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name="right_border_buf_0_12"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
loop_width_begin:4  %right_border_buf_0_13 = load i16* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="right_border_buf_0_13"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
loop_width_begin:5  %right_border_buf_0_14 = load i16* %right_border_buf_0_5

]]></Node>
<StgValue><ssdm name="right_border_buf_0_14"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
loop_width_begin:6  %right_border_buf_0_15 = load i16* %right_border_buf_0_6

]]></Node>
<StgValue><ssdm name="right_border_buf_0_15"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
loop_width_begin:7  %right_border_buf_0_16 = load i16* %right_border_buf_0_7

]]></Node>
<StgValue><ssdm name="right_border_buf_0_16"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16">
<![CDATA[
loop_width_begin:8  %right_border_buf_0_17 = load i16* %right_border_buf_0_8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_17"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_width_begin:9  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1167) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln444"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_width_begin:10  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1167)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_width_begin:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln448"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_width_begin:14  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3490) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln450"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:28  %k_buf_0_val_9_load = load i16* %k_buf_0_val_9_addr, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_width_begin:29  %xor_ln493_1 = xor i4 %trunc_ln458, -1

]]></Node>
<StgValue><ssdm name="xor_ln493_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
loop_width_begin:30  %tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %right_border_buf_0_17, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i4 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_begin:31  %src_kernel_win_0_va_131 = select i1 %or_ln457, i16 %k_buf_0_val_9_load, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_131"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:33  %k_buf_0_val_10_loa = load i16* %k_buf_0_val_10_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_10_loa"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
loop_width_begin:34  %tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %right_border_buf_0_16, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i4 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_begin:35  %col_buf_0_val_1_0 = select i1 %or_ln457, i16 %k_buf_0_val_10_loa, i16 %tmp_7

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:37  %k_buf_0_val_11_loa = load i16* %k_buf_0_val_11_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_11_loa"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
loop_width_begin:38  %tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %right_border_buf_0_15, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i4 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_begin:39  %col_buf_0_val_2_0 = select i1 %or_ln457, i16 %k_buf_0_val_11_loa, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:41  %k_buf_0_val_12_loa = load i16* %k_buf_0_val_12_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_12_loa"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
loop_width_begin:42  %tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %right_border_buf_0_14, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i4 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_begin:43  %col_buf_0_val_3_0 = select i1 %or_ln457, i16 %k_buf_0_val_12_loa, i16 %tmp_9

]]></Node>
<StgValue><ssdm name="col_buf_0_val_3_0"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:45  %k_buf_0_val_13_loa = load i16* %k_buf_0_val_13_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_13_loa"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
loop_width_begin:46  %tmp_10 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %right_border_buf_0_13, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i4 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_begin:47  %col_buf_0_val_4_0 = select i1 %or_ln457, i16 %k_buf_0_val_13_loa, i16 %tmp_10

]]></Node>
<StgValue><ssdm name="col_buf_0_val_4_0"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:49  %k_buf_0_val_14_loa = load i16* %k_buf_0_val_14_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_14_loa"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
loop_width_begin:50  %tmp_11 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %right_border_buf_0_12, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i4 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_begin:51  %col_buf_0_val_5_0 = select i1 %or_ln457, i16 %k_buf_0_val_14_loa, i16 %tmp_11

]]></Node>
<StgValue><ssdm name="col_buf_0_val_5_0"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:53  %k_buf_0_val_15_loa = load i16* %k_buf_0_val_15_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_15_loa"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
loop_width_begin:54  %tmp_12 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %right_border_buf_0_11, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i4 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_begin:55  %col_buf_0_val_6_0 = select i1 %or_ln457, i16 %k_buf_0_val_15_loa, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="col_buf_0_val_6_0"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:57  %k_buf_0_val_16_loa = load i16* %k_buf_0_val_16_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_16_loa"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
loop_width_begin:58  %tmp_13 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %right_border_buf_0_10, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i4 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_begin:59  %col_buf_0_val_7_0 = select i1 %or_ln457, i16 %k_buf_0_val_16_loa, i16 %tmp_13

]]></Node>
<StgValue><ssdm name="col_buf_0_val_7_0"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="9">
<![CDATA[
loop_width_begin:61  %k_buf_0_val_17_loa = load i16* %k_buf_0_val_17_add, align 2

]]></Node>
<StgValue><ssdm name="k_buf_0_val_17_loa"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
loop_width_begin:62  %tmp_14 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %right_border_buf_0_9, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i4 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_begin:63  %col_buf_0_val_8_0 = select i1 %or_ln457, i16 %k_buf_0_val_17_loa, i16 %tmp_14

]]></Node>
<StgValue><ssdm name="col_buf_0_val_8_0"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
borderInterpolate.exit492.i.i.i145.0:0  %tmp_72 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %img_1_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
operator().exit534.i.i.i149.0:0  store i16 %tmp_72, i16* %k_buf_0_val_17_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
operator().exit534.i.i.i149.0:1  store i16 %tmp_72, i16* %k_buf_0_val_16_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
operator().exit534.i.i.i149.0:2  store i16 %tmp_72, i16* %k_buf_0_val_15_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
operator().exit534.i.i.i149.0:3  store i16 %tmp_72, i16* %k_buf_0_val_14_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
operator().exit534.i.i.i149.0:4  store i16 %tmp_72, i16* %k_buf_0_val_13_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
operator().exit534.i.i.i149.0:5  br label %._crit_edge478.i.i.i150.4

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
operator().exit534.i.i.i149.5:0  store i16 %tmp_72, i16* %k_buf_0_val_12_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
operator().exit534.i.i.i149.5:1  br label %._crit_edge478.i.i.i150.5

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
operator().exit534.i.i.i149.6:0  store i16 %tmp_72, i16* %k_buf_0_val_11_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
operator().exit534.i.i.i149.6:1  br label %._crit_edge478.i.i.i150.6

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
operator().exit534.i.i.i149.7:0  store i16 %tmp_72, i16* %k_buf_0_val_10_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
operator().exit534.i.i.i149.7:1  br label %._crit_edge478.i.i.i150.7

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
operator().exit534.i.i.i149.8:0  store i16 %tmp_72, i16* %k_buf_0_val_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
operator().exit534.i.i.i149.8:1  br label %._crit_edge478.i.i.i150.8

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:0  store i16 %k_buf_0_val_16_loa, i16* %k_buf_0_val_17_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:1  store i16 %k_buf_0_val_15_loa, i16* %k_buf_0_val_16_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:2  store i16 %k_buf_0_val_14_loa, i16* %k_buf_0_val_15_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:3  store i16 %k_buf_0_val_13_loa, i16* %k_buf_0_val_14_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:4  store i16 %k_buf_0_val_12_loa, i16* %k_buf_0_val_13_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:5  store i16 %k_buf_0_val_11_loa, i16* %k_buf_0_val_12_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:6  store i16 %k_buf_0_val_10_loa, i16* %k_buf_0_val_11_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:7  store i16 %k_buf_0_val_9_load, i16* %k_buf_0_val_10_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:8  %tmp_70 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %img_1_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:9  store i16 %tmp_70, i16* %k_buf_0_val_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:10  store i16 %src_kernel_win_0_va_131, i16* %right_border_buf_0_8

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:11  store i16 %col_buf_0_val_1_0, i16* %right_border_buf_0_7

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:12  store i16 %col_buf_0_val_2_0, i16* %right_border_buf_0_6

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:13  store i16 %col_buf_0_val_3_0, i16* %right_border_buf_0_5

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:14  store i16 %col_buf_0_val_4_0, i16* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:15  store i16 %col_buf_0_val_5_0, i16* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:16  store i16 %col_buf_0_val_6_0, i16* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:17  store i16 %col_buf_0_val_7_0, i16* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader460.i.i.i156.preheader.0:18  store i16 %col_buf_0_val_8_0, i16* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899_1" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.preheader460.i.i.i156.preheader.0:19  br label %._crit_edge476.i.i.i188_ifconv

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:0  %tmp_15 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %src_kernel_win_0_va_131, i16 %col_buf_0_val_1_0, i16 %col_buf_0_val_2_0, i16 %col_buf_0_val_3_0, i16 %col_buf_0_val_4_0, i16 %col_buf_0_val_5_0, i16 %col_buf_0_val_6_0, i16 %col_buf_0_val_7_0, i16 %col_buf_0_val_8_0, i4 %select_ln493)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:1  %src_kernel_win_0_va_123 = select i1 %icmp_ln899, i16 %tmp_15, i16 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_123"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:2  %tmp_16 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %src_kernel_win_0_va_131, i16 %col_buf_0_val_1_0, i16 %col_buf_0_val_2_0, i16 %col_buf_0_val_3_0, i16 %col_buf_0_val_4_0, i16 %col_buf_0_val_5_0, i16 %col_buf_0_val_6_0, i16 %col_buf_0_val_7_0, i16 %col_buf_0_val_8_0, i4 %select_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:3  %src_kernel_win_0_va_124 = select i1 %icmp_ln899, i16 %tmp_16, i16 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_124"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="4">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:4  %tmp_17 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %src_kernel_win_0_va_131, i16 %col_buf_0_val_1_0, i16 %col_buf_0_val_2_0, i16 %col_buf_0_val_3_0, i16 %col_buf_0_val_4_0, i16 %col_buf_0_val_5_0, i16 %col_buf_0_val_6_0, i16 %col_buf_0_val_7_0, i16 %col_buf_0_val_8_0, i4 %select_ln493_2)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:5  %src_kernel_win_0_va_125 = select i1 %icmp_ln899, i16 %tmp_17, i16 %col_buf_0_val_3_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_125"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_1" val="0"/>
<literal name="and_ln507_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:6  %select_ln507 = select i1 %and_ln507, i16 %col_buf_0_val_1_0, i16 %col_buf_0_val_3_0

]]></Node>
<StgValue><ssdm name="select_ln507"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:7  %select_ln507_1 = select i1 %and_ln507_1, i16 %col_buf_0_val_2_0, i16 %select_ln507

]]></Node>
<StgValue><ssdm name="select_ln507_1"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln507_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:8  %select_ln899 = select i1 %icmp_ln899, i16 %select_ln507_1, i16 %col_buf_0_val_4_0

]]></Node>
<StgValue><ssdm name="select_ln899"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:9  %src_kernel_win_0_va_126 = select i1 %and_ln507_2, i16 %src_kernel_win_0_va_131, i16 %select_ln899

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_126"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_1" val="0"/>
<literal name="and_ln507_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:10  %select_ln507_3 = select i1 %and_ln507_3, i16 %col_buf_0_val_2_0, i16 %col_buf_0_val_4_0

]]></Node>
<StgValue><ssdm name="select_ln507_3"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:11  %select_ln507_4 = select i1 %and_ln507_1, i16 %col_buf_0_val_3_0, i16 %select_ln507_3

]]></Node>
<StgValue><ssdm name="select_ln507_4"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln507_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:12  %select_ln899_4 = select i1 %icmp_ln899, i16 %select_ln507_4, i16 %col_buf_0_val_5_0

]]></Node>
<StgValue><ssdm name="select_ln899_4"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:13  %src_kernel_win_0_va_127 = select i1 %and_ln507_4, i16 %col_buf_0_val_1_0, i16 %select_ln899_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_127"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_1" val="0"/>
<literal name="and_ln507_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:14  %select_ln507_6 = select i1 %and_ln507_5, i16 %col_buf_0_val_3_0, i16 %col_buf_0_val_5_0

]]></Node>
<StgValue><ssdm name="select_ln507_6"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:15  %select_ln507_7 = select i1 %and_ln507_1, i16 %col_buf_0_val_4_0, i16 %select_ln507_6

]]></Node>
<StgValue><ssdm name="select_ln507_7"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln507_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:16  %select_ln899_5 = select i1 %icmp_ln899, i16 %select_ln507_7, i16 %col_buf_0_val_6_0

]]></Node>
<StgValue><ssdm name="select_ln899_5"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:17  %src_kernel_win_0_va_128 = select i1 %and_ln507_6, i16 %col_buf_0_val_2_0, i16 %select_ln899_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_128"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_1" val="0"/>
<literal name="and_ln507_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:18  %select_ln507_9 = select i1 %and_ln507_7, i16 %col_buf_0_val_4_0, i16 %col_buf_0_val_6_0

]]></Node>
<StgValue><ssdm name="select_ln507_9"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:19  %select_ln507_10 = select i1 %and_ln507_1, i16 %col_buf_0_val_5_0, i16 %select_ln507_9

]]></Node>
<StgValue><ssdm name="select_ln507_10"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln507_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:20  %select_ln899_6 = select i1 %icmp_ln899, i16 %select_ln507_10, i16 %col_buf_0_val_7_0

]]></Node>
<StgValue><ssdm name="select_ln899_6"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:21  %src_kernel_win_0_va_129 = select i1 %and_ln507_8, i16 %col_buf_0_val_3_0, i16 %select_ln899_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_129"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_1" val="0"/>
<literal name="and_ln507_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:22  %select_ln507_12 = select i1 %and_ln507_9, i16 %col_buf_0_val_5_0, i16 %col_buf_0_val_7_0

]]></Node>
<StgValue><ssdm name="select_ln507_12"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="and_ln507_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:23  %select_ln507_13 = select i1 %and_ln507_1, i16 %col_buf_0_val_6_0, i16 %select_ln507_12

]]></Node>
<StgValue><ssdm name="select_ln507_13"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln507_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:24  %select_ln899_7 = select i1 %icmp_ln899, i16 %select_ln507_13, i16 %col_buf_0_val_8_0

]]></Node>
<StgValue><ssdm name="select_ln899_7"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge476.i.i.i188_ifconv:25  %src_kernel_win_0_va_130 = select i1 %and_ln507_10, i16 %col_buf_0_val_4_0, i16 %select_ln899_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_130"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:59  %src_kernel_win_0_va_191 = load i16* %src_kernel_win_0_va_61

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_191"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:60  %src_kernel_win_0_va_192 = load i16* %src_kernel_win_0_va_62

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_192"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:61  %src_kernel_win_0_va_193 = load i16* %src_kernel_win_0_va_63

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_193"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:62  %src_kernel_win_0_va_194 = load i16* %src_kernel_win_0_va_64

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_194"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:63  %src_kernel_win_0_va_195 = load i16* %src_kernel_win_0_va_65

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_195"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:64  %icmp_ln188 = icmp ugt i16 %src_kernel_win_0_va_194, %src_kernel_win_0_va_195

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:65  %select_ln188 = select i1 %icmp_ln188, i16 %src_kernel_win_0_va_194, i16 %src_kernel_win_0_va_195

]]></Node>
<StgValue><ssdm name="select_ln188"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:66  %icmp_ln188_1 = icmp ugt i16 %src_kernel_win_0_va_193, %select_ln188

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:67  %select_ln188_1 = select i1 %icmp_ln188_1, i16 %src_kernel_win_0_va_193, i16 %select_ln188

]]></Node>
<StgValue><ssdm name="select_ln188_1"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:68  %icmp_ln188_2 = icmp ugt i16 %src_kernel_win_0_va_192, %select_ln188_1

]]></Node>
<StgValue><ssdm name="icmp_ln188_2"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:52  %src_kernel_win_0_va_118 = load i16* %src_kernel_win_0_va_60

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_118"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:53  %src_kernel_win_0_va_119 = load i16* %src_kernel_win_0_va_61

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_119"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:54  %src_kernel_win_0_va_120 = load i16* %src_kernel_win_0_va_62

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_120"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:55  %src_kernel_win_0_va_121 = load i16* %src_kernel_win_0_va_63

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_121"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:56  %src_kernel_win_0_va_122 = load i16* %src_kernel_win_0_va_64

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_122"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:58  store i16 %src_kernel_win_0_va_122, i16* %src_kernel_win_0_va_65

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:59  store i16 %src_kernel_win_0_va_121, i16* %src_kernel_win_0_va_64

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:60  store i16 %src_kernel_win_0_va_120, i16* %src_kernel_win_0_va_63

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:61  store i16 %src_kernel_win_0_va_119, i16* %src_kernel_win_0_va_62

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:62  store i16 %src_kernel_win_0_va_118, i16* %src_kernel_win_0_va_61

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:63  store i16 %src_kernel_win_0_va_130, i16* %src_kernel_win_0_va_60

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:52  %src_kernel_win_0_va_184 = load i16* %src_kernel_win_0_va_53

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_184"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:53  %src_kernel_win_0_va_185 = load i16* %src_kernel_win_0_va_54

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_185"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:54  %src_kernel_win_0_va_186 = load i16* %src_kernel_win_0_va_55

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_186"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:55  %src_kernel_win_0_va_187 = load i16* %src_kernel_win_0_va_56

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_187"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:56  %src_kernel_win_0_va_188 = load i16* %src_kernel_win_0_va_57

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_188"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:57  %src_kernel_win_0_va_189 = load i16* %src_kernel_win_0_va_58

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_189"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:58  %src_kernel_win_0_va_190 = load i16* %src_kernel_win_0_va_59

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_190"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:69  %select_ln188_2 = select i1 %icmp_ln188_2, i16 %src_kernel_win_0_va_192, i16 %select_ln188_1

]]></Node>
<StgValue><ssdm name="select_ln188_2"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:70  %icmp_ln188_3 = icmp ugt i16 %src_kernel_win_0_va_191, %select_ln188_2

]]></Node>
<StgValue><ssdm name="icmp_ln188_3"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:71  %select_ln188_3 = select i1 %icmp_ln188_3, i16 %src_kernel_win_0_va_191, i16 %select_ln188_2

]]></Node>
<StgValue><ssdm name="select_ln188_3"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:72  %icmp_ln188_4 = icmp ugt i16 %src_kernel_win_0_va_190, %select_ln188_3

]]></Node>
<StgValue><ssdm name="icmp_ln188_4"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:73  %select_ln188_4 = select i1 %icmp_ln188_4, i16 %src_kernel_win_0_va_190, i16 %select_ln188_3

]]></Node>
<StgValue><ssdm name="select_ln188_4"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:46  %src_kernel_win_0_va_112 = load i16* %src_kernel_win_0_va_53

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_112"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:47  %src_kernel_win_0_va_113 = load i16* %src_kernel_win_0_va_54

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_113"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:48  %src_kernel_win_0_va_114 = load i16* %src_kernel_win_0_va_55

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_114"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:49  %src_kernel_win_0_va_115 = load i16* %src_kernel_win_0_va_56

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_115"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:50  %src_kernel_win_0_va_116 = load i16* %src_kernel_win_0_va_57

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_116"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:51  %src_kernel_win_0_va_117 = load i16* %src_kernel_win_0_va_58

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_117"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:64  store i16 %src_kernel_win_0_va_117, i16* %src_kernel_win_0_va_59

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:65  store i16 %src_kernel_win_0_va_116, i16* %src_kernel_win_0_va_58

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:66  store i16 %src_kernel_win_0_va_115, i16* %src_kernel_win_0_va_57

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:67  store i16 %src_kernel_win_0_va_114, i16* %src_kernel_win_0_va_56

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:68  store i16 %src_kernel_win_0_va_113, i16* %src_kernel_win_0_va_55

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:69  store i16 %src_kernel_win_0_va_112, i16* %src_kernel_win_0_va_54

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:70  store i16 %src_kernel_win_0_va_129, i16* %src_kernel_win_0_va_53

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="374" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:74  %icmp_ln188_5 = icmp ugt i16 %src_kernel_win_0_va_189, %select_ln188_4

]]></Node>
<StgValue><ssdm name="icmp_ln188_5"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:75  %select_ln188_5 = select i1 %icmp_ln188_5, i16 %src_kernel_win_0_va_189, i16 %select_ln188_4

]]></Node>
<StgValue><ssdm name="select_ln188_5"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:76  %icmp_ln188_6 = icmp ugt i16 %src_kernel_win_0_va_188, %select_ln188_5

]]></Node>
<StgValue><ssdm name="icmp_ln188_6"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:77  %select_ln188_6 = select i1 %icmp_ln188_6, i16 %src_kernel_win_0_va_188, i16 %select_ln188_5

]]></Node>
<StgValue><ssdm name="select_ln188_6"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:78  %icmp_ln188_7 = icmp ugt i16 %src_kernel_win_0_va_187, %select_ln188_6

]]></Node>
<StgValue><ssdm name="icmp_ln188_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="379" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:79  %select_ln188_7 = select i1 %icmp_ln188_7, i16 %src_kernel_win_0_va_187, i16 %select_ln188_6

]]></Node>
<StgValue><ssdm name="select_ln188_7"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:80  %icmp_ln188_8 = icmp ugt i16 %src_kernel_win_0_va_186, %select_ln188_7

]]></Node>
<StgValue><ssdm name="icmp_ln188_8"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:81  %select_ln188_8 = select i1 %icmp_ln188_8, i16 %src_kernel_win_0_va_186, i16 %select_ln188_7

]]></Node>
<StgValue><ssdm name="select_ln188_8"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:82  %icmp_ln188_9 = icmp ugt i16 %src_kernel_win_0_va_185, %select_ln188_8

]]></Node>
<StgValue><ssdm name="icmp_ln188_9"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:83  %select_ln188_9 = select i1 %icmp_ln188_9, i16 %src_kernel_win_0_va_185, i16 %select_ln188_8

]]></Node>
<StgValue><ssdm name="select_ln188_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:44  %src_kernel_win_0_va_176 = load i16* %src_kernel_win_0_va_45

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_176"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:45  %src_kernel_win_0_va_177 = load i16* %src_kernel_win_0_va_46

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_177"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:46  %src_kernel_win_0_va_178 = load i16* %src_kernel_win_0_va_47

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_178"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:47  %src_kernel_win_0_va_179 = load i16* %src_kernel_win_0_va_48

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_179"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:48  %src_kernel_win_0_va_180 = load i16* %src_kernel_win_0_va_49

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_180"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:49  %src_kernel_win_0_va_181 = load i16* %src_kernel_win_0_va_50

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_181"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:50  %src_kernel_win_0_va_182 = load i16* %src_kernel_win_0_va_51

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_182"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:51  %src_kernel_win_0_va_183 = load i16* %src_kernel_win_0_va_52

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_183"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:84  %icmp_ln188_10 = icmp ugt i16 %src_kernel_win_0_va_184, %select_ln188_9

]]></Node>
<StgValue><ssdm name="icmp_ln188_10"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:85  %select_ln188_10 = select i1 %icmp_ln188_10, i16 %src_kernel_win_0_va_184, i16 %select_ln188_9

]]></Node>
<StgValue><ssdm name="select_ln188_10"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:86  %icmp_ln188_11 = icmp ugt i16 %src_kernel_win_0_va_183, %select_ln188_10

]]></Node>
<StgValue><ssdm name="icmp_ln188_11"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:87  %select_ln188_11 = select i1 %icmp_ln188_11, i16 %src_kernel_win_0_va_183, i16 %select_ln188_10

]]></Node>
<StgValue><ssdm name="select_ln188_11"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:88  %icmp_ln188_12 = icmp ugt i16 %src_kernel_win_0_va_182, %select_ln188_11

]]></Node>
<StgValue><ssdm name="icmp_ln188_12"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:39  %src_kernel_win_0_va_105 = load i16* %src_kernel_win_0_va_45

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_105"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:40  %src_kernel_win_0_va_106 = load i16* %src_kernel_win_0_va_46

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_106"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:41  %src_kernel_win_0_va_107 = load i16* %src_kernel_win_0_va_47

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_107"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:42  %src_kernel_win_0_va_108 = load i16* %src_kernel_win_0_va_48

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_108"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:43  %src_kernel_win_0_va_109 = load i16* %src_kernel_win_0_va_49

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_109"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:44  %src_kernel_win_0_va_110 = load i16* %src_kernel_win_0_va_50

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_110"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:45  %src_kernel_win_0_va_111 = load i16* %src_kernel_win_0_va_51

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_111"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:71  store i16 %src_kernel_win_0_va_111, i16* %src_kernel_win_0_va_52

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:72  store i16 %src_kernel_win_0_va_110, i16* %src_kernel_win_0_va_51

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:73  store i16 %src_kernel_win_0_va_109, i16* %src_kernel_win_0_va_50

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:74  store i16 %src_kernel_win_0_va_108, i16* %src_kernel_win_0_va_49

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:75  store i16 %src_kernel_win_0_va_107, i16* %src_kernel_win_0_va_48

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:76  store i16 %src_kernel_win_0_va_106, i16* %src_kernel_win_0_va_47

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:77  store i16 %src_kernel_win_0_va_105, i16* %src_kernel_win_0_va_46

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:78  store i16 %src_kernel_win_0_va_128, i16* %src_kernel_win_0_va_45

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="412" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:89  %select_ln188_12 = select i1 %icmp_ln188_12, i16 %src_kernel_win_0_va_182, i16 %select_ln188_11

]]></Node>
<StgValue><ssdm name="select_ln188_12"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:90  %icmp_ln188_13 = icmp ugt i16 %src_kernel_win_0_va_181, %select_ln188_12

]]></Node>
<StgValue><ssdm name="icmp_ln188_13"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:91  %select_ln188_13 = select i1 %icmp_ln188_13, i16 %src_kernel_win_0_va_181, i16 %select_ln188_12

]]></Node>
<StgValue><ssdm name="select_ln188_13"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:92  %icmp_ln188_14 = icmp ugt i16 %src_kernel_win_0_va_180, %select_ln188_13

]]></Node>
<StgValue><ssdm name="icmp_ln188_14"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:93  %select_ln188_14 = select i1 %icmp_ln188_14, i16 %src_kernel_win_0_va_180, i16 %select_ln188_13

]]></Node>
<StgValue><ssdm name="select_ln188_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="417" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:94  %icmp_ln188_15 = icmp ugt i16 %src_kernel_win_0_va_179, %select_ln188_14

]]></Node>
<StgValue><ssdm name="icmp_ln188_15"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:95  %select_ln188_15 = select i1 %icmp_ln188_15, i16 %src_kernel_win_0_va_179, i16 %select_ln188_14

]]></Node>
<StgValue><ssdm name="select_ln188_15"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:96  %icmp_ln188_16 = icmp ugt i16 %src_kernel_win_0_va_178, %select_ln188_15

]]></Node>
<StgValue><ssdm name="icmp_ln188_16"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:97  %select_ln188_16 = select i1 %icmp_ln188_16, i16 %src_kernel_win_0_va_178, i16 %select_ln188_15

]]></Node>
<StgValue><ssdm name="select_ln188_16"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:98  %icmp_ln188_17 = icmp ugt i16 %src_kernel_win_0_va_177, %select_ln188_16

]]></Node>
<StgValue><ssdm name="icmp_ln188_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="422" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:99  %select_ln188_17 = select i1 %icmp_ln188_17, i16 %src_kernel_win_0_va_177, i16 %select_ln188_16

]]></Node>
<StgValue><ssdm name="select_ln188_17"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:100  %icmp_ln188_18 = icmp ugt i16 %src_kernel_win_0_va_176, %select_ln188_17

]]></Node>
<StgValue><ssdm name="icmp_ln188_18"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:101  %select_ln188_18 = select i1 %icmp_ln188_18, i16 %src_kernel_win_0_va_176, i16 %select_ln188_17

]]></Node>
<StgValue><ssdm name="select_ln188_18"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:102  %icmp_ln188_19 = icmp ugt i16 %src_kernel_win_0_va_128, %select_ln188_18

]]></Node>
<StgValue><ssdm name="icmp_ln188_19"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:103  %select_ln188_19 = select i1 %icmp_ln188_19, i16 %src_kernel_win_0_va_128, i16 %select_ln188_18

]]></Node>
<StgValue><ssdm name="select_ln188_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:36  %src_kernel_win_0_va_168 = load i16* %src_kernel_win_0_va_37

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_168"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:37  %src_kernel_win_0_va_169 = load i16* %src_kernel_win_0_va_38

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_169"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:38  %src_kernel_win_0_va_170 = load i16* %src_kernel_win_0_va_39

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_170"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:39  %src_kernel_win_0_va_171 = load i16* %src_kernel_win_0_va_40

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_171"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:40  %src_kernel_win_0_va_172 = load i16* %src_kernel_win_0_va_41

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_172"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:41  %src_kernel_win_0_va_173 = load i16* %src_kernel_win_0_va_42

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_173"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:42  %src_kernel_win_0_va_174 = load i16* %src_kernel_win_0_va_43

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_174"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:43  %src_kernel_win_0_va_175 = load i16* %src_kernel_win_0_va_44

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_175"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:104  %icmp_ln188_20 = icmp ugt i16 %src_kernel_win_0_va_175, %select_ln188_19

]]></Node>
<StgValue><ssdm name="icmp_ln188_20"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:105  %select_ln188_20 = select i1 %icmp_ln188_20, i16 %src_kernel_win_0_va_175, i16 %select_ln188_19

]]></Node>
<StgValue><ssdm name="select_ln188_20"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:106  %icmp_ln188_21 = icmp ugt i16 %src_kernel_win_0_va_174, %select_ln188_20

]]></Node>
<StgValue><ssdm name="icmp_ln188_21"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:107  %select_ln188_21 = select i1 %icmp_ln188_21, i16 %src_kernel_win_0_va_174, i16 %select_ln188_20

]]></Node>
<StgValue><ssdm name="select_ln188_21"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:108  %icmp_ln188_22 = icmp ugt i16 %src_kernel_win_0_va_173, %select_ln188_21

]]></Node>
<StgValue><ssdm name="icmp_ln188_22"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:32  %src_kernel_win_0_va_98 = load i16* %src_kernel_win_0_va_37

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_98"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:33  %src_kernel_win_0_va_99 = load i16* %src_kernel_win_0_va_38

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_99"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:34  %src_kernel_win_0_va_100 = load i16* %src_kernel_win_0_va_39

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_100"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:35  %src_kernel_win_0_va_101 = load i16* %src_kernel_win_0_va_40

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_101"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:36  %src_kernel_win_0_va_102 = load i16* %src_kernel_win_0_va_41

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_102"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:37  %src_kernel_win_0_va_103 = load i16* %src_kernel_win_0_va_42

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_103"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:38  %src_kernel_win_0_va_104 = load i16* %src_kernel_win_0_va_43

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_104"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:79  store i16 %src_kernel_win_0_va_104, i16* %src_kernel_win_0_va_44

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:80  store i16 %src_kernel_win_0_va_103, i16* %src_kernel_win_0_va_43

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:81  store i16 %src_kernel_win_0_va_102, i16* %src_kernel_win_0_va_42

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:82  store i16 %src_kernel_win_0_va_101, i16* %src_kernel_win_0_va_41

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:83  store i16 %src_kernel_win_0_va_100, i16* %src_kernel_win_0_va_40

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:84  store i16 %src_kernel_win_0_va_99, i16* %src_kernel_win_0_va_39

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:85  store i16 %src_kernel_win_0_va_98, i16* %src_kernel_win_0_va_38

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:86  store i16 %src_kernel_win_0_va_127, i16* %src_kernel_win_0_va_37

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="455" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:109  %select_ln188_22 = select i1 %icmp_ln188_22, i16 %src_kernel_win_0_va_173, i16 %select_ln188_21

]]></Node>
<StgValue><ssdm name="select_ln188_22"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:110  %icmp_ln188_23 = icmp ugt i16 %src_kernel_win_0_va_172, %select_ln188_22

]]></Node>
<StgValue><ssdm name="icmp_ln188_23"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:111  %select_ln188_23 = select i1 %icmp_ln188_23, i16 %src_kernel_win_0_va_172, i16 %select_ln188_22

]]></Node>
<StgValue><ssdm name="select_ln188_23"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:112  %icmp_ln188_24 = icmp ugt i16 %src_kernel_win_0_va_171, %select_ln188_23

]]></Node>
<StgValue><ssdm name="icmp_ln188_24"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:113  %select_ln188_24 = select i1 %icmp_ln188_24, i16 %src_kernel_win_0_va_171, i16 %select_ln188_23

]]></Node>
<StgValue><ssdm name="select_ln188_24"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="460" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:114  %icmp_ln188_25 = icmp ugt i16 %src_kernel_win_0_va_170, %select_ln188_24

]]></Node>
<StgValue><ssdm name="icmp_ln188_25"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:115  %select_ln188_25 = select i1 %icmp_ln188_25, i16 %src_kernel_win_0_va_170, i16 %select_ln188_24

]]></Node>
<StgValue><ssdm name="select_ln188_25"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:116  %icmp_ln188_26 = icmp ugt i16 %src_kernel_win_0_va_169, %select_ln188_25

]]></Node>
<StgValue><ssdm name="icmp_ln188_26"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:117  %select_ln188_26 = select i1 %icmp_ln188_26, i16 %src_kernel_win_0_va_169, i16 %select_ln188_25

]]></Node>
<StgValue><ssdm name="select_ln188_26"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:118  %icmp_ln188_27 = icmp ugt i16 %src_kernel_win_0_va_168, %select_ln188_26

]]></Node>
<StgValue><ssdm name="icmp_ln188_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="465" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:28  %src_kernel_win_0_va_160 = load i16* %src_kernel_win_0_va_29

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_160"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:29  %src_kernel_win_0_va_161 = load i16* %src_kernel_win_0_va_30

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_161"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:30  %src_kernel_win_0_va_162 = load i16* %src_kernel_win_0_va_31

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_162"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:31  %src_kernel_win_0_va_163 = load i16* %src_kernel_win_0_va_32

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_163"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:32  %src_kernel_win_0_va_164 = load i16* %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_164"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:33  %src_kernel_win_0_va_165 = load i16* %src_kernel_win_0_va_34

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_165"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:34  %src_kernel_win_0_va_166 = load i16* %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_166"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:35  %src_kernel_win_0_va_167 = load i16* %src_kernel_win_0_va_36

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_167"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:119  %select_ln188_27 = select i1 %icmp_ln188_27, i16 %src_kernel_win_0_va_168, i16 %select_ln188_26

]]></Node>
<StgValue><ssdm name="select_ln188_27"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:120  %icmp_ln188_28 = icmp ugt i16 %src_kernel_win_0_va_127, %select_ln188_27

]]></Node>
<StgValue><ssdm name="icmp_ln188_28"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:121  %select_ln188_28 = select i1 %icmp_ln188_28, i16 %src_kernel_win_0_va_127, i16 %select_ln188_27

]]></Node>
<StgValue><ssdm name="select_ln188_28"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:122  %icmp_ln188_29 = icmp ugt i16 %src_kernel_win_0_va_167, %select_ln188_28

]]></Node>
<StgValue><ssdm name="icmp_ln188_29"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:123  %select_ln188_29 = select i1 %icmp_ln188_29, i16 %src_kernel_win_0_va_167, i16 %select_ln188_28

]]></Node>
<StgValue><ssdm name="select_ln188_29"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:25  %src_kernel_win_0_va_91 = load i16* %src_kernel_win_0_va_29

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_91"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:26  %src_kernel_win_0_va_92 = load i16* %src_kernel_win_0_va_30

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_92"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:27  %src_kernel_win_0_va_93 = load i16* %src_kernel_win_0_va_31

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_93"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:28  %src_kernel_win_0_va_94 = load i16* %src_kernel_win_0_va_32

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_94"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:29  %src_kernel_win_0_va_95 = load i16* %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_95"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:30  %src_kernel_win_0_va_96 = load i16* %src_kernel_win_0_va_34

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_96"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:31  %src_kernel_win_0_va_97 = load i16* %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_97"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:87  store i16 %src_kernel_win_0_va_97, i16* %src_kernel_win_0_va_36

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:88  store i16 %src_kernel_win_0_va_96, i16* %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:89  store i16 %src_kernel_win_0_va_95, i16* %src_kernel_win_0_va_34

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:90  store i16 %src_kernel_win_0_va_94, i16* %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:91  store i16 %src_kernel_win_0_va_93, i16* %src_kernel_win_0_va_32

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:92  store i16 %src_kernel_win_0_va_92, i16* %src_kernel_win_0_va_31

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:93  store i16 %src_kernel_win_0_va_91, i16* %src_kernel_win_0_va_30

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:94  store i16 %src_kernel_win_0_va_126, i16* %src_kernel_win_0_va_29

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="493" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:124  %icmp_ln188_30 = icmp ugt i16 %src_kernel_win_0_va_166, %select_ln188_29

]]></Node>
<StgValue><ssdm name="icmp_ln188_30"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:125  %select_ln188_30 = select i1 %icmp_ln188_30, i16 %src_kernel_win_0_va_166, i16 %select_ln188_29

]]></Node>
<StgValue><ssdm name="select_ln188_30"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:126  %icmp_ln188_31 = icmp ugt i16 %src_kernel_win_0_va_165, %select_ln188_30

]]></Node>
<StgValue><ssdm name="icmp_ln188_31"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:127  %select_ln188_31 = select i1 %icmp_ln188_31, i16 %src_kernel_win_0_va_165, i16 %select_ln188_30

]]></Node>
<StgValue><ssdm name="select_ln188_31"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:128  %icmp_ln188_32 = icmp ugt i16 %src_kernel_win_0_va_164, %select_ln188_31

]]></Node>
<StgValue><ssdm name="icmp_ln188_32"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="498" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:129  %select_ln188_32 = select i1 %icmp_ln188_32, i16 %src_kernel_win_0_va_164, i16 %select_ln188_31

]]></Node>
<StgValue><ssdm name="select_ln188_32"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:130  %icmp_ln188_33 = icmp ugt i16 %src_kernel_win_0_va_163, %select_ln188_32

]]></Node>
<StgValue><ssdm name="icmp_ln188_33"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:131  %select_ln188_33 = select i1 %icmp_ln188_33, i16 %src_kernel_win_0_va_163, i16 %select_ln188_32

]]></Node>
<StgValue><ssdm name="select_ln188_33"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:132  %icmp_ln188_34 = icmp ugt i16 %src_kernel_win_0_va_162, %select_ln188_33

]]></Node>
<StgValue><ssdm name="icmp_ln188_34"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:133  %select_ln188_34 = select i1 %icmp_ln188_34, i16 %src_kernel_win_0_va_162, i16 %select_ln188_33

]]></Node>
<StgValue><ssdm name="select_ln188_34"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="503" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:134  %icmp_ln188_35 = icmp ugt i16 %src_kernel_win_0_va_161, %select_ln188_34

]]></Node>
<StgValue><ssdm name="icmp_ln188_35"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:135  %select_ln188_35 = select i1 %icmp_ln188_35, i16 %src_kernel_win_0_va_161, i16 %select_ln188_34

]]></Node>
<StgValue><ssdm name="select_ln188_35"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:136  %icmp_ln188_36 = icmp ugt i16 %src_kernel_win_0_va_160, %select_ln188_35

]]></Node>
<StgValue><ssdm name="icmp_ln188_36"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:137  %select_ln188_36 = select i1 %icmp_ln188_36, i16 %src_kernel_win_0_va_160, i16 %select_ln188_35

]]></Node>
<StgValue><ssdm name="select_ln188_36"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:138  %icmp_ln188_37 = icmp ugt i16 %src_kernel_win_0_va_126, %select_ln188_36

]]></Node>
<StgValue><ssdm name="icmp_ln188_37"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:20  %src_kernel_win_0_va_152 = load i16* %src_kernel_win_0_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_152"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:21  %src_kernel_win_0_va_153 = load i16* %src_kernel_win_0_va_22

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_153"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:22  %src_kernel_win_0_va_154 = load i16* %src_kernel_win_0_va_23

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_154"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:23  %src_kernel_win_0_va_155 = load i16* %src_kernel_win_0_va_24

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_155"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:24  %src_kernel_win_0_va_156 = load i16* %src_kernel_win_0_va_25

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_156"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:25  %src_kernel_win_0_va_157 = load i16* %src_kernel_win_0_va_26

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_157"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:26  %src_kernel_win_0_va_158 = load i16* %src_kernel_win_0_va_27

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_158"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:27  %src_kernel_win_0_va_159 = load i16* %src_kernel_win_0_va_28

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_159"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:139  %select_ln188_37 = select i1 %icmp_ln188_37, i16 %src_kernel_win_0_va_126, i16 %select_ln188_36

]]></Node>
<StgValue><ssdm name="select_ln188_37"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:140  %icmp_ln188_38 = icmp ugt i16 %src_kernel_win_0_va_159, %select_ln188_37

]]></Node>
<StgValue><ssdm name="icmp_ln188_38"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:141  %select_ln188_38 = select i1 %icmp_ln188_38, i16 %src_kernel_win_0_va_159, i16 %select_ln188_37

]]></Node>
<StgValue><ssdm name="select_ln188_38"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:142  %icmp_ln188_39 = icmp ugt i16 %src_kernel_win_0_va_158, %select_ln188_38

]]></Node>
<StgValue><ssdm name="icmp_ln188_39"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:143  %select_ln188_39 = select i1 %icmp_ln188_39, i16 %src_kernel_win_0_va_158, i16 %select_ln188_38

]]></Node>
<StgValue><ssdm name="select_ln188_39"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:18  %src_kernel_win_0_va_84 = load i16* %src_kernel_win_0_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_84"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:19  %src_kernel_win_0_va_85 = load i16* %src_kernel_win_0_va_22

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_85"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:20  %src_kernel_win_0_va_86 = load i16* %src_kernel_win_0_va_23

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_86"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:21  %src_kernel_win_0_va_87 = load i16* %src_kernel_win_0_va_24

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_87"/></StgValue>
</operation>

<operation id="525" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:22  %src_kernel_win_0_va_88 = load i16* %src_kernel_win_0_va_25

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_88"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:23  %src_kernel_win_0_va_89 = load i16* %src_kernel_win_0_va_26

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_89"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:24  %src_kernel_win_0_va_90 = load i16* %src_kernel_win_0_va_27

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_90"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:95  store i16 %src_kernel_win_0_va_90, i16* %src_kernel_win_0_va_28

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="529" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:96  store i16 %src_kernel_win_0_va_89, i16* %src_kernel_win_0_va_27

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:97  store i16 %src_kernel_win_0_va_88, i16* %src_kernel_win_0_va_26

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:98  store i16 %src_kernel_win_0_va_87, i16* %src_kernel_win_0_va_25

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:99  store i16 %src_kernel_win_0_va_86, i16* %src_kernel_win_0_va_24

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="533" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:100  store i16 %src_kernel_win_0_va_85, i16* %src_kernel_win_0_va_23

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:101  store i16 %src_kernel_win_0_va_84, i16* %src_kernel_win_0_va_22

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="535" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:102  store i16 %src_kernel_win_0_va_125, i16* %src_kernel_win_0_va_21

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="536" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:144  %icmp_ln188_40 = icmp ugt i16 %src_kernel_win_0_va_157, %select_ln188_39

]]></Node>
<StgValue><ssdm name="icmp_ln188_40"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:145  %select_ln188_40 = select i1 %icmp_ln188_40, i16 %src_kernel_win_0_va_157, i16 %select_ln188_39

]]></Node>
<StgValue><ssdm name="select_ln188_40"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:146  %icmp_ln188_41 = icmp ugt i16 %src_kernel_win_0_va_156, %select_ln188_40

]]></Node>
<StgValue><ssdm name="icmp_ln188_41"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:147  %select_ln188_41 = select i1 %icmp_ln188_41, i16 %src_kernel_win_0_va_156, i16 %select_ln188_40

]]></Node>
<StgValue><ssdm name="select_ln188_41"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:148  %icmp_ln188_42 = icmp ugt i16 %src_kernel_win_0_va_155, %select_ln188_41

]]></Node>
<StgValue><ssdm name="icmp_ln188_42"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="541" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:149  %select_ln188_42 = select i1 %icmp_ln188_42, i16 %src_kernel_win_0_va_155, i16 %select_ln188_41

]]></Node>
<StgValue><ssdm name="select_ln188_42"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:150  %icmp_ln188_43 = icmp ugt i16 %src_kernel_win_0_va_154, %select_ln188_42

]]></Node>
<StgValue><ssdm name="icmp_ln188_43"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:151  %select_ln188_43 = select i1 %icmp_ln188_43, i16 %src_kernel_win_0_va_154, i16 %select_ln188_42

]]></Node>
<StgValue><ssdm name="select_ln188_43"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:152  %icmp_ln188_44 = icmp ugt i16 %src_kernel_win_0_va_153, %select_ln188_43

]]></Node>
<StgValue><ssdm name="icmp_ln188_44"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:153  %select_ln188_44 = select i1 %icmp_ln188_44, i16 %src_kernel_win_0_va_153, i16 %select_ln188_43

]]></Node>
<StgValue><ssdm name="select_ln188_44"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="546" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:154  %icmp_ln188_45 = icmp ugt i16 %src_kernel_win_0_va_152, %select_ln188_44

]]></Node>
<StgValue><ssdm name="icmp_ln188_45"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:155  %select_ln188_45 = select i1 %icmp_ln188_45, i16 %src_kernel_win_0_va_152, i16 %select_ln188_44

]]></Node>
<StgValue><ssdm name="select_ln188_45"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:156  %icmp_ln188_46 = icmp ugt i16 %src_kernel_win_0_va_125, %select_ln188_45

]]></Node>
<StgValue><ssdm name="icmp_ln188_46"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:157  %select_ln188_46 = select i1 %icmp_ln188_46, i16 %src_kernel_win_0_va_125, i16 %select_ln188_45

]]></Node>
<StgValue><ssdm name="select_ln188_46"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:12  %src_kernel_win_0_va_144 = load i16* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_144"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:13  %src_kernel_win_0_va_145 = load i16* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_145"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:14  %src_kernel_win_0_va_146 = load i16* %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_146"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:15  %src_kernel_win_0_va_147 = load i16* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_147"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:16  %src_kernel_win_0_va_148 = load i16* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_148"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:17  %src_kernel_win_0_va_149 = load i16* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_149"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:18  %src_kernel_win_0_va_150 = load i16* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_150"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:19  %src_kernel_win_0_va_151 = load i16* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_151"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:158  %icmp_ln188_47 = icmp ugt i16 %src_kernel_win_0_va_151, %select_ln188_46

]]></Node>
<StgValue><ssdm name="icmp_ln188_47"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:159  %select_ln188_47 = select i1 %icmp_ln188_47, i16 %src_kernel_win_0_va_151, i16 %select_ln188_46

]]></Node>
<StgValue><ssdm name="select_ln188_47"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:160  %icmp_ln188_48 = icmp ugt i16 %src_kernel_win_0_va_150, %select_ln188_47

]]></Node>
<StgValue><ssdm name="icmp_ln188_48"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:161  %select_ln188_48 = select i1 %icmp_ln188_48, i16 %src_kernel_win_0_va_150, i16 %select_ln188_47

]]></Node>
<StgValue><ssdm name="select_ln188_48"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:162  %icmp_ln188_49 = icmp ugt i16 %src_kernel_win_0_va_149, %select_ln188_48

]]></Node>
<StgValue><ssdm name="icmp_ln188_49"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:11  %src_kernel_win_0_va_77 = load i16* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_77"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:12  %src_kernel_win_0_va_78 = load i16* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_78"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:13  %src_kernel_win_0_va_79 = load i16* %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_79"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:14  %src_kernel_win_0_va_80 = load i16* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_80"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:15  %src_kernel_win_0_va_81 = load i16* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_81"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:16  %src_kernel_win_0_va_82 = load i16* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_82"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:17  %src_kernel_win_0_va_83 = load i16* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_83"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:103  store i16 %src_kernel_win_0_va_83, i16* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:104  store i16 %src_kernel_win_0_va_82, i16* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:105  store i16 %src_kernel_win_0_va_81, i16* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:106  store i16 %src_kernel_win_0_va_80, i16* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:107  store i16 %src_kernel_win_0_va_79, i16* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:108  store i16 %src_kernel_win_0_va_78, i16* %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:109  store i16 %src_kernel_win_0_va_77, i16* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:110  store i16 %src_kernel_win_0_va_124, i16* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="578" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:163  %select_ln188_49 = select i1 %icmp_ln188_49, i16 %src_kernel_win_0_va_149, i16 %select_ln188_48

]]></Node>
<StgValue><ssdm name="select_ln188_49"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:164  %icmp_ln188_50 = icmp ugt i16 %src_kernel_win_0_va_148, %select_ln188_49

]]></Node>
<StgValue><ssdm name="icmp_ln188_50"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:165  %select_ln188_50 = select i1 %icmp_ln188_50, i16 %src_kernel_win_0_va_148, i16 %select_ln188_49

]]></Node>
<StgValue><ssdm name="select_ln188_50"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:166  %icmp_ln188_51 = icmp ugt i16 %src_kernel_win_0_va_147, %select_ln188_50

]]></Node>
<StgValue><ssdm name="icmp_ln188_51"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:167  %select_ln188_51 = select i1 %icmp_ln188_51, i16 %src_kernel_win_0_va_147, i16 %select_ln188_50

]]></Node>
<StgValue><ssdm name="select_ln188_51"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="583" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:168  %icmp_ln188_52 = icmp ugt i16 %src_kernel_win_0_va_146, %select_ln188_51

]]></Node>
<StgValue><ssdm name="icmp_ln188_52"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:169  %select_ln188_52 = select i1 %icmp_ln188_52, i16 %src_kernel_win_0_va_146, i16 %select_ln188_51

]]></Node>
<StgValue><ssdm name="select_ln188_52"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:170  %icmp_ln188_53 = icmp ugt i16 %src_kernel_win_0_va_145, %select_ln188_52

]]></Node>
<StgValue><ssdm name="icmp_ln188_53"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:171  %select_ln188_53 = select i1 %icmp_ln188_53, i16 %src_kernel_win_0_va_145, i16 %select_ln188_52

]]></Node>
<StgValue><ssdm name="select_ln188_53"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:172  %icmp_ln188_54 = icmp ugt i16 %src_kernel_win_0_va_144, %select_ln188_53

]]></Node>
<StgValue><ssdm name="icmp_ln188_54"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="588" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:5  %src_kernel_win_0_va_137 = load i16* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_137"/></StgValue>
</operation>

<operation id="589" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:6  %src_kernel_win_0_va_138 = load i16* %src_kernel_win_0_va_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_138"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:7  %src_kernel_win_0_va_139 = load i16* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_139"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:8  %src_kernel_win_0_va_140 = load i16* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_140"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:9  %src_kernel_win_0_va_141 = load i16* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_141"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:10  %src_kernel_win_0_va_142 = load i16* %src_kernel_win_0_va_11

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_142"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:11  %src_kernel_win_0_va_143 = load i16* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_143"/></StgValue>
</operation>

<operation id="595" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:173  %select_ln188_54 = select i1 %icmp_ln188_54, i16 %src_kernel_win_0_va_144, i16 %select_ln188_53

]]></Node>
<StgValue><ssdm name="select_ln188_54"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:174  %icmp_ln188_55 = icmp ugt i16 %src_kernel_win_0_va_124, %select_ln188_54

]]></Node>
<StgValue><ssdm name="icmp_ln188_55"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:175  %select_ln188_55 = select i1 %icmp_ln188_55, i16 %src_kernel_win_0_va_124, i16 %select_ln188_54

]]></Node>
<StgValue><ssdm name="select_ln188_55"/></StgValue>
</operation>

<operation id="598" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:176  %icmp_ln188_56 = icmp ugt i16 %src_kernel_win_0_va_143, %select_ln188_55

]]></Node>
<StgValue><ssdm name="icmp_ln188_56"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:177  %select_ln188_56 = select i1 %icmp_ln188_56, i16 %src_kernel_win_0_va_143, i16 %select_ln188_55

]]></Node>
<StgValue><ssdm name="select_ln188_56"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:5  %src_kernel_win_0_va_71 = load i16* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_71"/></StgValue>
</operation>

<operation id="601" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:6  %src_kernel_win_0_va_72 = load i16* %src_kernel_win_0_va_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_72"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:7  %src_kernel_win_0_va_73 = load i16* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_73"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:8  %src_kernel_win_0_va_74 = load i16* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_74"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:9  %src_kernel_win_0_va_75 = load i16* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_75"/></StgValue>
</operation>

<operation id="605" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:10  %src_kernel_win_0_va_76 = load i16* %src_kernel_win_0_va_11

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_76"/></StgValue>
</operation>

<operation id="606" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:111  store i16 %src_kernel_win_0_va_76, i16* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="607" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:112  store i16 %src_kernel_win_0_va_75, i16* %src_kernel_win_0_va_11

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="608" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:113  store i16 %src_kernel_win_0_va_74, i16* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="609" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:114  store i16 %src_kernel_win_0_va_73, i16* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:115  store i16 %src_kernel_win_0_va_72, i16* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:116  store i16 %src_kernel_win_0_va_71, i16* %src_kernel_win_0_va_7

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="612" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:117  store i16 %src_kernel_win_0_va_123, i16* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="613" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:178  %icmp_ln188_57 = icmp ugt i16 %src_kernel_win_0_va_142, %select_ln188_56

]]></Node>
<StgValue><ssdm name="icmp_ln188_57"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:179  %select_ln188_57 = select i1 %icmp_ln188_57, i16 %src_kernel_win_0_va_142, i16 %select_ln188_56

]]></Node>
<StgValue><ssdm name="select_ln188_57"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:180  %icmp_ln188_58 = icmp ugt i16 %src_kernel_win_0_va_141, %select_ln188_57

]]></Node>
<StgValue><ssdm name="icmp_ln188_58"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:181  %select_ln188_58 = select i1 %icmp_ln188_58, i16 %src_kernel_win_0_va_141, i16 %select_ln188_57

]]></Node>
<StgValue><ssdm name="select_ln188_58"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:182  %icmp_ln188_59 = icmp ugt i16 %src_kernel_win_0_va_140, %select_ln188_58

]]></Node>
<StgValue><ssdm name="icmp_ln188_59"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="618" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:183  %select_ln188_59 = select i1 %icmp_ln188_59, i16 %src_kernel_win_0_va_140, i16 %select_ln188_58

]]></Node>
<StgValue><ssdm name="select_ln188_59"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:184  %icmp_ln188_60 = icmp ugt i16 %src_kernel_win_0_va_139, %select_ln188_59

]]></Node>
<StgValue><ssdm name="icmp_ln188_60"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:185  %select_ln188_60 = select i1 %icmp_ln188_60, i16 %src_kernel_win_0_va_139, i16 %select_ln188_59

]]></Node>
<StgValue><ssdm name="select_ln188_60"/></StgValue>
</operation>

<operation id="621" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:186  %icmp_ln188_61 = icmp ugt i16 %src_kernel_win_0_va_138, %select_ln188_60

]]></Node>
<StgValue><ssdm name="icmp_ln188_61"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:187  %select_ln188_61 = select i1 %icmp_ln188_61, i16 %src_kernel_win_0_va_138, i16 %select_ln188_60

]]></Node>
<StgValue><ssdm name="select_ln188_61"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="623" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:0  %src_kernel_win_0_va_132 = load i16* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_132"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:1  %src_kernel_win_0_va_133 = load i16* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_133"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:2  %src_kernel_win_0_va_134 = load i16* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_134"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:3  %src_kernel_win_0_va_135 = load i16* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_135"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:4  %src_kernel_win_0_va_136 = load i16* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_136"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:188  %icmp_ln188_62 = icmp ugt i16 %src_kernel_win_0_va_137, %select_ln188_61

]]></Node>
<StgValue><ssdm name="icmp_ln188_62"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:189  %select_ln188_62 = select i1 %icmp_ln188_62, i16 %src_kernel_win_0_va_137, i16 %select_ln188_61

]]></Node>
<StgValue><ssdm name="select_ln188_62"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:190  %icmp_ln188_63 = icmp ugt i16 %src_kernel_win_0_va_136, %select_ln188_62

]]></Node>
<StgValue><ssdm name="icmp_ln188_63"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:191  %select_ln188_63 = select i1 %icmp_ln188_63, i16 %src_kernel_win_0_va_136, i16 %select_ln188_62

]]></Node>
<StgValue><ssdm name="select_ln188_63"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:192  %icmp_ln188_64 = icmp ugt i16 %src_kernel_win_0_va_135, %select_ln188_63

]]></Node>
<StgValue><ssdm name="icmp_ln188_64"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:0  %src_kernel_win_0_va_66 = load i16* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_66"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:1  %src_kernel_win_0_va_67 = load i16* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_67"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:2  %src_kernel_win_0_va_68 = load i16* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_68"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:3  %src_kernel_win_0_va_69 = load i16* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_69"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16">
<![CDATA[
loop_width_end:4  %src_kernel_win_0_va_70 = load i16* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_70"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_width_end:57  %empty_584 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1167, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:118  store i16 %src_kernel_win_0_va_70, i16* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:119  store i16 %src_kernel_win_0_va_69, i16* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:120  store i16 %src_kernel_win_0_va_68, i16* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:121  store i16 %src_kernel_win_0_va_67, i16* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
loop_width_end:122  store i16 %src_kernel_win_0_va_66, i16* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
loop_width_end:123  store i16 %src_kernel_win_0_va_131, i16* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
loop_width_end:124  br label %1

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="646" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:193  %select_ln188_64 = select i1 %icmp_ln188_64, i16 %src_kernel_win_0_va_135, i16 %select_ln188_63

]]></Node>
<StgValue><ssdm name="select_ln188_64"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:194  %icmp_ln188_65 = icmp ugt i16 %src_kernel_win_0_va_134, %select_ln188_64

]]></Node>
<StgValue><ssdm name="icmp_ln188_65"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:195  %select_ln188_65 = select i1 %icmp_ln188_65, i16 %src_kernel_win_0_va_134, i16 %select_ln188_64

]]></Node>
<StgValue><ssdm name="select_ln188_65"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:196  %icmp_ln188_66 = icmp ugt i16 %src_kernel_win_0_va_133, %select_ln188_65

]]></Node>
<StgValue><ssdm name="icmp_ln188_66"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:197  %select_ln188_66 = select i1 %icmp_ln188_66, i16 %src_kernel_win_0_va_133, i16 %select_ln188_65

]]></Node>
<StgValue><ssdm name="select_ln188_66"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="651" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:198  %icmp_ln188_67 = icmp ugt i16 %src_kernel_win_0_va_132, %select_ln188_66

]]></Node>
<StgValue><ssdm name="icmp_ln188_67"/></StgValue>
</operation>

<operation id="652" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:199  %tmp_71 = select i1 %icmp_ln188_67, i16 %src_kernel_win_0_va_132, i16 %select_ln188_66

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="653" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:200  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %Background_data_stream_0_V, i16 %tmp_71)

]]></Node>
<StgValue><ssdm name="write_ln515"/></StgValue>
</operation>

<operation id="654" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i540.i.i.i218.0.0:201  br label %loop_width_end

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="655" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_height_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1066, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
loop_height_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
