// Seed: 321091079
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8
    , id_11,
    input supply1 id_9
);
  wire id_12;
  assign id_7 = id_0;
  wire id_13;
endmodule
module module_1 #(
    parameter id_8 = 32'd78,
    parameter id_9 = 32'd88
) (
    output wor   id_0,
    output tri1  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wor   id_4
);
  wire id_6;
  wor  id_7;
  defparam id_8.id_9 = id_7; module_0(
      id_3, id_3, id_4, id_0, id_0, id_3, id_3, id_1, id_3, id_2
  );
  tri0  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  wire id_25;
  assign id_18 = id_8;
  wire id_26;
  wire id_27;
endmodule
