{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 02:05:08 2019 " "Info: Processing started: Mon Nov 25 02:05:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off cache -c cache " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off cache -c cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/altera/quartus/LABS/lab_6_7/result.vwf " "Info: Using vector source file \"D:/altera/quartus/LABS/lab_6_7/result.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "result.vwf cache.sim_ori.vwf " "Info: A backup of result.vwf called cache.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "neDCa1 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"neDCa1\" in design." {  } { { "D:/altera/quartus/LABS/lab_6_7/result.vwf" "" { Waveform "D:/altera/quartus/LABS/lab_6_7/result.vwf" "neDCa1" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "read_start " "Warning: Can't find node \"read_start\" for functional simulation. Ignored vector source file node." {  } { { "D:/altera/quartus/LABS/lab_6_7/result.vwf" "" { Waveform "D:/altera/quartus/LABS/lab_6_7/result.vwf" "read_start" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "write1 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"write1\" in design." {  } { { "D:/altera/quartus/LABS/lab_6_7/result.vwf" "" { Waveform "D:/altera/quartus/LABS/lab_6_7/result.vwf" "write1" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "write2 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"write2\" in design." {  } { { "D:/altera/quartus/LABS/lab_6_7/result.vwf" "" { Waveform "D:/altera/quartus/LABS/lab_6_7/result.vwf" "write2" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "write3 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"write3\" in design." {  } { { "D:/altera/quartus/LABS/lab_6_7/result.vwf" "" { Waveform "D:/altera/quartus/LABS/lab_6_7/result.vwf" "write3" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "write4 " "Warning: Ignored node in vector source file. Can't find corresponding node name \"write4\" in design." {  } { { "D:/altera/quartus/LABS/lab_6_7/result.vwf" "" { Waveform "D:/altera/quartus/LABS/lab_6_7/result.vwf" "write4" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[7\] 500.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 500.0 ns on register \"\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[7\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[3\] 500.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 500.0 ns on register \"\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[3\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[1\] 500.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 500.0 ns on register \"\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[1\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[6\] 1.0 us " "Warning: Found clock-sensitive change during active clock edge at time 1.0 us on register \"\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[6\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[4\] 1.0 us " "Warning: Found clock-sensitive change during active clock edge at time 1.0 us on register \"\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[4\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[2\] 1.0 us " "Warning: Found clock-sensitive change during active clock edge at time 1.0 us on register \"\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[2\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[0\] 1.0 us " "Warning: Found clock-sensitive change during active clock edge at time 1.0 us on register \"\|result\|lpm_dff_addressSaver:inst127\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     45.44 % " "Info: Simulation coverage is      45.44 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "53002 " "Info: Number of transitions in simulation is 53002" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "result.vwf " "Info: Vector file result.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 13 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 02:05:09 2019 " "Info: Processing ended: Mon Nov 25 02:05:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
