   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"smi_drv_gpio_sim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../src/smi_drv_gpio_sim.c"
  18              		.section	.text.gpio_set_dir,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	gpio_set_dir:
  25              	.LVL0:
  26              	.LFB59:
   1:../src/smi_drv_gpio_sim.c **** /*******************************************************************************
   2:../src/smi_drv_gpio_sim.c ****  *                                                                              *
   3:../src/smi_drv_gpio_sim.c ****  *  Copyright (c), 2023, Motorcomm Electronic Technology Co.,Ltd.               *
   4:../src/smi_drv_gpio_sim.c ****  *  Motorcomm Confidential and Proprietary.                                     *
   5:../src/smi_drv_gpio_sim.c ****  *                                                                              *
   6:../src/smi_drv_gpio_sim.c ****  ********************************************************************************
   7:../src/smi_drv_gpio_sim.c ****  */
   8:../src/smi_drv_gpio_sim.c **** #include "gd32f10x.h"
   9:../src/smi_drv_gpio_sim.c **** 
  10:../src/smi_drv_gpio_sim.c **** #define INT_IF_ACCESS_FRAME_CTRL   (0xf0000)
  11:../src/smi_drv_gpio_sim.c **** #define INT_IF_ACCESS_ADDR_CTRL    (0xf0004)
  12:../src/smi_drv_gpio_sim.c **** #define INT_IF_ACCESS_DATA_0_ADDR  (0xf0008)
  13:../src/smi_drv_gpio_sim.c **** #define INT_IF_ACCESS_DATA_1_ADDR  (0xf000c)
  14:../src/smi_drv_gpio_sim.c **** 
  15:../src/smi_drv_gpio_sim.c **** #define EXT_IF_ACCESS_FRAME_CTRL   (0x6a000)
  16:../src/smi_drv_gpio_sim.c **** #define EXT_IF_ACCESS_ADDR_CTRL    (0x6a004)
  17:../src/smi_drv_gpio_sim.c **** #define EXT_IF_ACCESS_DATA_0_ADDR  (0x6a008)
  18:../src/smi_drv_gpio_sim.c **** #define EXT_IF_ACCESS_DATA_1_ADDR  (0x6a00c)
  19:../src/smi_drv_gpio_sim.c **** 
  20:../src/smi_drv_gpio_sim.c **** #define E_OP_CTRL_0   (0xE0000)
  21:../src/smi_drv_gpio_sim.c **** #define E_OP_CTRL_1   (0xE0004)
  22:../src/smi_drv_gpio_sim.c **** 
  23:../src/smi_drv_gpio_sim.c **** #define MAX_BUSYING_WAIT_TIME   (10)
  24:../src/smi_drv_gpio_sim.c **** 
  25:../src/smi_drv_gpio_sim.c **** #define SMI_ST_CODE   0x1
  26:../src/smi_drv_gpio_sim.c **** #define SMI_OP_READ   0x2
  27:../src/smi_drv_gpio_sim.c **** #define SMI_OP_WRITE  0x1
  28:../src/smi_drv_gpio_sim.c **** #define SMI_TA_CODE   0x2
  29:../src/smi_drv_gpio_sim.c **** 
  30:../src/smi_drv_gpio_sim.c **** /* porting the follow macro or function according to the platform */
  31:../src/smi_drv_gpio_sim.c **** #define GPIO_DIR_IN     0
  32:../src/smi_drv_gpio_sim.c **** #define GPIO_DIR_OUT    1
  33:../src/smi_drv_gpio_sim.c **** 
  34:../src/smi_drv_gpio_sim.c **** /* GPIO used for SMI data */
  35:../src/smi_drv_gpio_sim.c **** #define GPIO_MDIO       GPIO_PIN_2
  36:../src/smi_drv_gpio_sim.c **** /* GPIO used for SMI clock */
  37:../src/smi_drv_gpio_sim.c **** #define GPIO_MDC        GPIO_PIN_3
  38:../src/smi_drv_gpio_sim.c **** #define DELAY           10
  39:../src/smi_drv_gpio_sim.c **** 
  40:../src/smi_drv_gpio_sim.c **** static void smi_lock(void) {
  41:../src/smi_drv_gpio_sim.c **** 	return;
  42:../src/smi_drv_gpio_sim.c **** }
  43:../src/smi_drv_gpio_sim.c **** 
  44:../src/smi_drv_gpio_sim.c **** static void smi_unlock(void) {
  45:../src/smi_drv_gpio_sim.c **** 	return;
  46:../src/smi_drv_gpio_sim.c **** }
  47:../src/smi_drv_gpio_sim.c **** 
  48:../src/smi_drv_gpio_sim.c **** static inline void smi_delay(uint32_t delay) {
  49:../src/smi_drv_gpio_sim.c **** 	/*
  50:../src/smi_drv_gpio_sim.c **** 	 According to the protocol requirements, it is recommended that
  51:../src/smi_drv_gpio_sim.c **** 	 the minimum value of MDC High Pulse Width is 160ns
  52:../src/smi_drv_gpio_sim.c **** 	 the minimum value of MDC Low Pulse Width is 160ns
  53:../src/smi_drv_gpio_sim.c **** 	 the minimum value of MDC Period is 400ns
  54:../src/smi_drv_gpio_sim.c **** 	 */
  55:../src/smi_drv_gpio_sim.c **** 	for (uint16_t i = 0; i < delay; i++) {
  56:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
  57:../src/smi_drv_gpio_sim.c **** 	}
  58:../src/smi_drv_gpio_sim.c **** 	return;
  59:../src/smi_drv_gpio_sim.c **** }
  60:../src/smi_drv_gpio_sim.c **** 
  61:../src/smi_drv_gpio_sim.c **** static int32_t gpio_set_dir(uint32_t gpioId, uint8_t dir) {
  27              		.loc 1 61 59 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		.loc 1 61 59 is_stmt 0 view .LVU1
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  36 0002 0346     		mov	r3, r0
  62:../src/smi_drv_gpio_sim.c **** 	if (dir == GPIO_DIR_OUT) {
  37              		.loc 1 62 2 is_stmt 1 view .LVU2
  38              		.loc 1 62 5 is_stmt 0 view .LVU3
  39 0004 0129     		cmp	r1, #1
  40 0006 06D0     		beq	.L5
  63:../src/smi_drv_gpio_sim.c **** 		gpio_init(GPIOA, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, gpioId);
  64:../src/smi_drv_gpio_sim.c **** 	} else {
  65:../src/smi_drv_gpio_sim.c **** 		gpio_init(GPIOA, GPIO_MODE_IN_FLOATING, GPIO_OSPEED_50MHZ, gpioId);
  41              		.loc 1 65 3 is_stmt 1 view .LVU4
  42 0008 0322     		movs	r2, #3
  43 000a 0421     		movs	r1, #4
  44              	.LVL1:
  45              		.loc 1 65 3 is_stmt 0 view .LVU5
  46 000c 0548     		ldr	r0, .L6
  47              	.LVL2:
  48              		.loc 1 65 3 view .LVU6
  49 000e FFF7FEFF 		bl	gpio_init
  50              	.LVL3:
  51              	.L3:
  66:../src/smi_drv_gpio_sim.c **** 	}
  67:../src/smi_drv_gpio_sim.c **** 
  68:../src/smi_drv_gpio_sim.c **** 	return 0;
  52              		.loc 1 68 2 is_stmt 1 view .LVU7
  69:../src/smi_drv_gpio_sim.c **** }
  53              		.loc 1 69 1 is_stmt 0 view .LVU8
  54 0012 0020     		movs	r0, #0
  55 0014 08BD     		pop	{r3, pc}
  56              	.LVL4:
  57              	.L5:
  63:../src/smi_drv_gpio_sim.c **** 		gpio_init(GPIOA, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, gpioId);
  58              		.loc 1 63 3 is_stmt 1 view .LVU9
  59 0016 0322     		movs	r2, #3
  60 0018 1021     		movs	r1, #16
  61              	.LVL5:
  63:../src/smi_drv_gpio_sim.c **** 		gpio_init(GPIOA, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, gpioId);
  62              		.loc 1 63 3 is_stmt 0 view .LVU10
  63 001a 0248     		ldr	r0, .L6
  64              	.LVL6:
  63:../src/smi_drv_gpio_sim.c **** 		gpio_init(GPIOA, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, gpioId);
  65              		.loc 1 63 3 view .LVU11
  66 001c FFF7FEFF 		bl	gpio_init
  67              	.LVL7:
  63:../src/smi_drv_gpio_sim.c **** 		gpio_init(GPIOA, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, gpioId);
  68              		.loc 1 63 3 view .LVU12
  69 0020 F7E7     		b	.L3
  70              	.L7:
  71 0022 00BF     		.align	2
  72              	.L6:
  73 0024 00080140 		.word	1073809408
  74              		.cfi_endproc
  75              	.LFE59:
  77              		.section	.text.gpio_write_bit,"ax",%progbits
  78              		.align	1
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	gpio_write_bit:
  84              	.LVL8:
  85              	.LFB60:
  70:../src/smi_drv_gpio_sim.c **** 
  71:../src/smi_drv_gpio_sim.c **** static int32_t gpio_write_bit(uint32_t gpioId, uint16_t data) {
  86              		.loc 1 71 63 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		.loc 1 71 63 is_stmt 0 view .LVU14
  91 0000 08B5     		push	{r3, lr}
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 3, -8
  94              		.cfi_offset 14, -4
  72:../src/smi_drv_gpio_sim.c **** 	gpio_bit_write(GPIOA, gpioId, data);
  95              		.loc 1 72 2 is_stmt 1 view .LVU15
  96 0002 CAB2     		uxtb	r2, r1
  97 0004 0146     		mov	r1, r0
  98              	.LVL9:
  99              		.loc 1 72 2 is_stmt 0 view .LVU16
 100 0006 0248     		ldr	r0, .L10
 101              	.LVL10:
 102              		.loc 1 72 2 view .LVU17
 103 0008 FFF7FEFF 		bl	gpio_bit_write
 104              	.LVL11:
  73:../src/smi_drv_gpio_sim.c **** 	return 0;
 105              		.loc 1 73 2 is_stmt 1 view .LVU18
  74:../src/smi_drv_gpio_sim.c **** }
 106              		.loc 1 74 1 is_stmt 0 view .LVU19
 107 000c 0020     		movs	r0, #0
 108 000e 08BD     		pop	{r3, pc}
 109              	.L11:
 110              		.align	2
 111              	.L10:
 112 0010 00080140 		.word	1073809408
 113              		.cfi_endproc
 114              	.LFE60:
 116              		.section	.text.gpio_read_bit,"ax",%progbits
 117              		.align	1
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	gpio_read_bit:
 123              	.LVL12:
 124              	.LFB61:
  75:../src/smi_drv_gpio_sim.c **** 
  76:../src/smi_drv_gpio_sim.c **** static int32_t gpio_read_bit(uint32_t gpioId, uint16_t *data) {
 125              		.loc 1 76 63 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129              		.loc 1 76 63 is_stmt 0 view .LVU21
 130 0000 10B5     		push	{r4, lr}
 131              		.cfi_def_cfa_offset 8
 132              		.cfi_offset 4, -8
 133              		.cfi_offset 14, -4
 134 0002 0C46     		mov	r4, r1
  77:../src/smi_drv_gpio_sim.c **** 	*data = gpio_input_bit_get(GPIOA, gpioId);
 135              		.loc 1 77 2 is_stmt 1 view .LVU22
 136              		.loc 1 77 10 is_stmt 0 view .LVU23
 137 0004 0146     		mov	r1, r0
 138              	.LVL13:
 139              		.loc 1 77 10 view .LVU24
 140 0006 0348     		ldr	r0, .L14
 141              	.LVL14:
 142              		.loc 1 77 10 view .LVU25
 143 0008 FFF7FEFF 		bl	gpio_input_bit_get
 144              	.LVL15:
 145              		.loc 1 77 8 view .LVU26
 146 000c 2080     		strh	r0, [r4]	@ movhi
  78:../src/smi_drv_gpio_sim.c **** 	return 0;
 147              		.loc 1 78 2 is_stmt 1 view .LVU27
  79:../src/smi_drv_gpio_sim.c **** }
 148              		.loc 1 79 1 is_stmt 0 view .LVU28
 149 000e 0020     		movs	r0, #0
 150 0010 10BD     		pop	{r4, pc}
 151              	.LVL16:
 152              	.L15:
 153              		.loc 1 79 1 view .LVU29
 154 0012 00BF     		.align	2
 155              	.L14:
 156 0014 00080140 		.word	1073809408
 157              		.cfi_endproc
 158              	.LFE61:
 160              		.section	.text.smi_write_bits,"ax",%progbits
 161              		.align	1
 162              		.global	smi_write_bits
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	smi_write_bits:
 168              	.LVL17:
 169              	.LFB62:
  80:../src/smi_drv_gpio_sim.c **** /* porting the above macro or function according to the platform */
  81:../src/smi_drv_gpio_sim.c **** 
  82:../src/smi_drv_gpio_sim.c **** void smi_write_bits(uint16_t data, uint32_t len) {
 170              		.loc 1 82 50 is_stmt 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 0
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174              		.loc 1 82 50 is_stmt 0 view .LVU31
 175 0000 38B5     		push	{r3, r4, r5, lr}
 176              		.cfi_def_cfa_offset 16
 177              		.cfi_offset 3, -16
 178              		.cfi_offset 4, -12
 179              		.cfi_offset 5, -8
 180              		.cfi_offset 14, -4
 181 0002 0546     		mov	r5, r0
 182 0004 0C46     		mov	r4, r1
  83:../src/smi_drv_gpio_sim.c **** 	gpio_set_dir(GPIO_MDC, GPIO_DIR_OUT);
 183              		.loc 1 83 2 is_stmt 1 view .LVU32
 184 0006 0121     		movs	r1, #1
 185              	.LVL18:
 186              		.loc 1 83 2 is_stmt 0 view .LVU33
 187 0008 0820     		movs	r0, #8
 188              	.LVL19:
 189              		.loc 1 83 2 view .LVU34
 190 000a FFF7FEFF 		bl	gpio_set_dir
 191              	.LVL20:
  84:../src/smi_drv_gpio_sim.c **** 	gpio_set_dir(GPIO_MDIO, GPIO_DIR_OUT);
 192              		.loc 1 84 2 is_stmt 1 view .LVU35
 193 000e 0121     		movs	r1, #1
 194 0010 0420     		movs	r0, #4
 195 0012 FFF7FEFF 		bl	gpio_set_dir
 196              	.LVL21:
  85:../src/smi_drv_gpio_sim.c **** 	for (; len > 0; len--) {
 197              		.loc 1 85 2 view .LVU36
 198 0016 25E0     		b	.L17
 199              	.LVL22:
 200              	.L19:
 201              	.LBB20:
 202              	.LBB21:
  56:../src/smi_drv_gpio_sim.c **** 	}
 203              		.loc 1 56 3 view .LVU37
 204              		.syntax unified
 205              	@ 56 "../src/smi_drv_gpio_sim.c" 1
 206 0018 00BF     		nop
 207              	@ 0 "" 2
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 208              		.loc 1 55 35 view .LVU38
 209              		.thumb
 210              		.syntax unified
 211 001a 0133     		adds	r3, r3, #1
 212              	.LVL23:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 213              		.loc 1 55 35 is_stmt 0 view .LVU39
 214 001c 9BB2     		uxth	r3, r3
 215              	.LVL24:
 216              	.L18:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 217              		.loc 1 55 25 is_stmt 1 view .LVU40
 218 001e 092B     		cmp	r3, #9
 219 0020 FAD9     		bls	.L19
 220              	.LBE21:
  58:../src/smi_drv_gpio_sim.c **** }
 221              		.loc 1 58 2 view .LVU41
 222              	.LVL25:
  58:../src/smi_drv_gpio_sim.c **** }
 223              		.loc 1 58 2 is_stmt 0 view .LVU42
 224              	.LBE20:
  86:../src/smi_drv_gpio_sim.c **** 		gpio_write_bit(GPIO_MDC, 0);
  87:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
  88:../src/smi_drv_gpio_sim.c **** 		if (data & (1 << (len - 1)))
 225              		.loc 1 88 3 is_stmt 1 view .LVU43
 226              		.loc 1 88 25 is_stmt 0 view .LVU44
 227 0022 013C     		subs	r4, r4, #1
 228              	.LVL26:
 229              		.loc 1 88 7 view .LVU45
 230 0024 45FA04F3 		asr	r3, r5, r4
 231              		.loc 1 88 6 view .LVU46
 232 0028 13F0010F 		tst	r3, #1
 233 002c 05D0     		beq	.L20
  89:../src/smi_drv_gpio_sim.c **** 			gpio_write_bit(GPIO_MDIO, 1);
 234              		.loc 1 89 4 is_stmt 1 view .LVU47
 235 002e 0121     		movs	r1, #1
 236 0030 0420     		movs	r0, #4
 237 0032 FFF7FEFF 		bl	gpio_write_bit
 238              	.LVL27:
 239              	.L21:
 240              	.LBB24:
 241              	.LBB22:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 242              		.loc 1 55 16 is_stmt 0 view .LVU48
 243 0036 0023     		movs	r3, #0
 244 0038 07E0     		b	.L22
 245              	.L20:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 246              		.loc 1 55 16 view .LVU49
 247              	.LBE22:
 248              	.LBE24:
  90:../src/smi_drv_gpio_sim.c **** 		else
  91:../src/smi_drv_gpio_sim.c **** 			gpio_write_bit(GPIO_MDIO, 0);
 249              		.loc 1 91 4 is_stmt 1 view .LVU50
 250 003a 0021     		movs	r1, #0
 251 003c 0420     		movs	r0, #4
 252 003e FFF7FEFF 		bl	gpio_write_bit
 253              	.LVL28:
 254 0042 F8E7     		b	.L21
 255              	.LVL29:
 256              	.L23:
 257              	.LBB25:
 258              	.LBB26:
  56:../src/smi_drv_gpio_sim.c **** 	}
 259              		.loc 1 56 3 view .LVU51
 260              		.syntax unified
 261              	@ 56 "../src/smi_drv_gpio_sim.c" 1
 262 0044 00BF     		nop
 263              	@ 0 "" 2
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 264              		.loc 1 55 35 view .LVU52
 265              		.thumb
 266              		.syntax unified
 267 0046 0133     		adds	r3, r3, #1
 268              	.LVL30:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 269              		.loc 1 55 35 is_stmt 0 view .LVU53
 270 0048 9BB2     		uxth	r3, r3
 271              	.LVL31:
 272              	.L22:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 273              		.loc 1 55 25 is_stmt 1 view .LVU54
 274 004a 092B     		cmp	r3, #9
 275 004c FAD9     		bls	.L23
 276              	.LBE26:
  58:../src/smi_drv_gpio_sim.c **** }
 277              		.loc 1 58 2 view .LVU55
 278              	.LVL32:
  58:../src/smi_drv_gpio_sim.c **** }
 279              		.loc 1 58 2 is_stmt 0 view .LVU56
 280              	.LBE25:
  92:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
  93:../src/smi_drv_gpio_sim.c **** 
  94:../src/smi_drv_gpio_sim.c **** 		gpio_write_bit(GPIO_MDC, 1);
 281              		.loc 1 94 3 is_stmt 1 view .LVU57
 282 004e 0121     		movs	r1, #1
 283 0050 0820     		movs	r0, #8
 284 0052 FFF7FEFF 		bl	gpio_write_bit
 285              	.LVL33:
  95:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 286              		.loc 1 95 3 view .LVU58
 287              	.LBB27:
 288              	.LBI27:
  48:../src/smi_drv_gpio_sim.c **** 	/*
 289              		.loc 1 48 20 view .LVU59
 290              	.LBB28:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 291              		.loc 1 55 16 is_stmt 0 view .LVU60
 292 0056 0023     		movs	r3, #0
 293 0058 02E0     		b	.L24
 294              	.LVL34:
 295              	.L25:
  56:../src/smi_drv_gpio_sim.c **** 	}
 296              		.loc 1 56 3 is_stmt 1 view .LVU61
 297              		.syntax unified
 298              	@ 56 "../src/smi_drv_gpio_sim.c" 1
 299 005a 00BF     		nop
 300              	@ 0 "" 2
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 301              		.loc 1 55 35 view .LVU62
 302              		.thumb
 303              		.syntax unified
 304 005c 0133     		adds	r3, r3, #1
 305              	.LVL35:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 306              		.loc 1 55 35 is_stmt 0 view .LVU63
 307 005e 9BB2     		uxth	r3, r3
 308              	.LVL36:
 309              	.L24:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 310              		.loc 1 55 25 is_stmt 1 view .LVU64
 311 0060 092B     		cmp	r3, #9
 312 0062 FAD9     		bls	.L25
 313              	.LVL37:
 314              	.L17:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 315              		.loc 1 55 25 is_stmt 0 view .LVU65
 316              	.LBE28:
 317              	.LBE27:
  85:../src/smi_drv_gpio_sim.c **** 		gpio_write_bit(GPIO_MDC, 0);
 318              		.loc 1 85 13 is_stmt 1 discriminator 1 view .LVU66
 319 0064 2CB1     		cbz	r4, .L28
  86:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 320              		.loc 1 86 3 view .LVU67
 321 0066 0021     		movs	r1, #0
 322 0068 0820     		movs	r0, #8
 323 006a FFF7FEFF 		bl	gpio_write_bit
 324              	.LVL38:
  87:../src/smi_drv_gpio_sim.c **** 		if (data & (1 << (len - 1)))
 325              		.loc 1 87 3 view .LVU68
 326              	.LBB29:
 327              	.LBI20:
  48:../src/smi_drv_gpio_sim.c **** 	/*
 328              		.loc 1 48 20 view .LVU69
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 329              		.loc 1 55 2 view .LVU70
 330              	.LBB23:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 331              		.loc 1 55 7 view .LVU71
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 332              		.loc 1 55 16 is_stmt 0 view .LVU72
 333 006e 0023     		movs	r3, #0
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 334              		.loc 1 55 2 view .LVU73
 335 0070 D5E7     		b	.L18
 336              	.LVL39:
 337              	.L28:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 338              		.loc 1 55 2 view .LVU74
 339              	.LBE23:
 340              	.LBE29:
  96:../src/smi_drv_gpio_sim.c **** 	}
  97:../src/smi_drv_gpio_sim.c **** 	gpio_write_bit(GPIO_MDC, 0);
 341              		.loc 1 97 2 is_stmt 1 view .LVU75
 342 0072 0021     		movs	r1, #0
 343 0074 0820     		movs	r0, #8
 344 0076 FFF7FEFF 		bl	gpio_write_bit
 345              	.LVL40:
  98:../src/smi_drv_gpio_sim.c **** }
 346              		.loc 1 98 1 is_stmt 0 view .LVU76
 347 007a 38BD     		pop	{r3, r4, r5, pc}
 348              		.loc 1 98 1 view .LVU77
 349              		.cfi_endproc
 350              	.LFE62:
 352              		.section	.text.smi_read_bits,"ax",%progbits
 353              		.align	1
 354              		.global	smi_read_bits
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	smi_read_bits:
 360              	.LVL41:
 361              	.LFB63:
  99:../src/smi_drv_gpio_sim.c **** 
 100:../src/smi_drv_gpio_sim.c **** void smi_read_bits(uint32_t len, uint16_t *data) {
 362              		.loc 1 100 50 is_stmt 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 8
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366              		.loc 1 100 50 is_stmt 0 view .LVU79
 367 0000 70B5     		push	{r4, r5, r6, lr}
 368              		.cfi_def_cfa_offset 16
 369              		.cfi_offset 4, -16
 370              		.cfi_offset 5, -12
 371              		.cfi_offset 6, -8
 372              		.cfi_offset 14, -4
 373 0002 82B0     		sub	sp, sp, #8
 374              		.cfi_def_cfa_offset 24
 375 0004 0446     		mov	r4, r0
 376 0006 0D46     		mov	r5, r1
 101:../src/smi_drv_gpio_sim.c **** 	uint16_t tmp = 0;
 377              		.loc 1 101 2 is_stmt 1 view .LVU80
 378              		.loc 1 101 11 is_stmt 0 view .LVU81
 379 0008 0026     		movs	r6, #0
 380 000a ADF80660 		strh	r6, [sp, #6]	@ movhi
 102:../src/smi_drv_gpio_sim.c **** 
 103:../src/smi_drv_gpio_sim.c **** 	gpio_set_dir(GPIO_MDIO, GPIO_DIR_IN);
 381              		.loc 1 103 2 is_stmt 1 view .LVU82
 382 000e 3146     		mov	r1, r6
 383              	.LVL42:
 384              		.loc 1 103 2 is_stmt 0 view .LVU83
 385 0010 0420     		movs	r0, #4
 386              	.LVL43:
 387              		.loc 1 103 2 view .LVU84
 388 0012 FFF7FEFF 		bl	gpio_set_dir
 389              	.LVL44:
 104:../src/smi_drv_gpio_sim.c **** 	for (*data = 0; len > 0; len--) {
 390              		.loc 1 104 2 is_stmt 1 view .LVU85
 391              		.loc 1 104 13 is_stmt 0 view .LVU86
 392 0016 2E80     		strh	r6, [r5]	@ movhi
 393              		.loc 1 104 2 view .LVU87
 394 0018 1AE0     		b	.L30
 395              	.LVL45:
 396              	.L32:
 397              	.LBB30:
 398              	.LBB31:
  56:../src/smi_drv_gpio_sim.c **** 	}
 399              		.loc 1 56 3 is_stmt 1 view .LVU88
 400              		.syntax unified
 401              	@ 56 "../src/smi_drv_gpio_sim.c" 1
 402 001a 00BF     		nop
 403              	@ 0 "" 2
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 404              		.loc 1 55 35 view .LVU89
 405              		.thumb
 406              		.syntax unified
 407 001c 0133     		adds	r3, r3, #1
 408              	.LVL46:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 409              		.loc 1 55 35 is_stmt 0 view .LVU90
 410 001e 9BB2     		uxth	r3, r3
 411              	.LVL47:
 412              	.L31:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 413              		.loc 1 55 25 is_stmt 1 view .LVU91
 414 0020 092B     		cmp	r3, #9
 415 0022 FAD9     		bls	.L32
 416              	.LBE31:
  58:../src/smi_drv_gpio_sim.c **** }
 417              		.loc 1 58 2 discriminator 3 view .LVU92
 418              	.LVL48:
  58:../src/smi_drv_gpio_sim.c **** }
 419              		.loc 1 58 2 is_stmt 0 discriminator 3 view .LVU93
 420              	.LBE30:
 105:../src/smi_drv_gpio_sim.c **** 		gpio_read_bit(GPIO_MDIO, &tmp);
 106:../src/smi_drv_gpio_sim.c **** 		*data |= ((tmp & 0x1) << (len - 1));
 107:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 108:../src/smi_drv_gpio_sim.c **** 		gpio_write_bit(GPIO_MDC, 1);
 421              		.loc 1 108 3 is_stmt 1 discriminator 3 view .LVU94
 422 0024 0121     		movs	r1, #1
 423 0026 0820     		movs	r0, #8
 424 0028 FFF7FEFF 		bl	gpio_write_bit
 425              	.LVL49:
 109:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 426              		.loc 1 109 3 discriminator 3 view .LVU95
 427              	.LBB33:
 428              	.LBI33:
  48:../src/smi_drv_gpio_sim.c **** 	/*
 429              		.loc 1 48 20 discriminator 3 view .LVU96
 430              	.LBB34:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 431              		.loc 1 55 16 is_stmt 0 discriminator 3 view .LVU97
 432 002c 0023     		movs	r3, #0
 433 002e 02E0     		b	.L33
 434              	.LVL50:
 435              	.L34:
  56:../src/smi_drv_gpio_sim.c **** 	}
 436              		.loc 1 56 3 is_stmt 1 view .LVU98
 437              		.syntax unified
 438              	@ 56 "../src/smi_drv_gpio_sim.c" 1
 439 0030 00BF     		nop
 440              	@ 0 "" 2
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 441              		.loc 1 55 35 view .LVU99
 442              		.thumb
 443              		.syntax unified
 444 0032 0133     		adds	r3, r3, #1
 445              	.LVL51:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 446              		.loc 1 55 35 is_stmt 0 view .LVU100
 447 0034 9BB2     		uxth	r3, r3
 448              	.LVL52:
 449              	.L33:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 450              		.loc 1 55 25 is_stmt 1 view .LVU101
 451 0036 092B     		cmp	r3, #9
 452 0038 FAD9     		bls	.L34
 453              	.LBE34:
  58:../src/smi_drv_gpio_sim.c **** }
 454              		.loc 1 58 2 discriminator 3 view .LVU102
 455              	.LVL53:
  58:../src/smi_drv_gpio_sim.c **** }
 456              		.loc 1 58 2 is_stmt 0 discriminator 3 view .LVU103
 457              	.LBE33:
 110:../src/smi_drv_gpio_sim.c **** 		gpio_write_bit(GPIO_MDC, 0);
 458              		.loc 1 110 3 is_stmt 1 discriminator 3 view .LVU104
 459 003a 0021     		movs	r1, #0
 460 003c 0820     		movs	r0, #8
 461 003e FFF7FEFF 		bl	gpio_write_bit
 462              	.LVL54:
 111:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 463              		.loc 1 111 3 discriminator 3 view .LVU105
 464              	.LBB35:
 465              	.LBI35:
  48:../src/smi_drv_gpio_sim.c **** 	/*
 466              		.loc 1 48 20 discriminator 3 view .LVU106
 467              	.LBB36:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 468              		.loc 1 55 16 is_stmt 0 discriminator 3 view .LVU107
 469 0042 0023     		movs	r3, #0
 470 0044 02E0     		b	.L35
 471              	.LVL55:
 472              	.L36:
  56:../src/smi_drv_gpio_sim.c **** 	}
 473              		.loc 1 56 3 is_stmt 1 view .LVU108
 474              		.syntax unified
 475              	@ 56 "../src/smi_drv_gpio_sim.c" 1
 476 0046 00BF     		nop
 477              	@ 0 "" 2
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 478              		.loc 1 55 35 view .LVU109
 479              		.thumb
 480              		.syntax unified
 481 0048 0133     		adds	r3, r3, #1
 482              	.LVL56:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 483              		.loc 1 55 35 is_stmt 0 view .LVU110
 484 004a 9BB2     		uxth	r3, r3
 485              	.LVL57:
 486              	.L35:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 487              		.loc 1 55 25 is_stmt 1 view .LVU111
 488 004c 092B     		cmp	r3, #9
 489 004e FAD9     		bls	.L36
 490              	.LVL58:
 491              	.L30:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 492              		.loc 1 55 25 is_stmt 0 view .LVU112
 493              	.LBE36:
 494              	.LBE35:
 104:../src/smi_drv_gpio_sim.c **** 		gpio_read_bit(GPIO_MDIO, &tmp);
 495              		.loc 1 104 22 is_stmt 1 discriminator 1 view .LVU113
 496 0050 7CB1     		cbz	r4, .L39
 105:../src/smi_drv_gpio_sim.c **** 		*data |= ((tmp & 0x1) << (len - 1));
 497              		.loc 1 105 3 discriminator 3 view .LVU114
 498 0052 0DF10601 		add	r1, sp, #6
 499 0056 0420     		movs	r0, #4
 500 0058 FFF7FEFF 		bl	gpio_read_bit
 501              	.LVL59:
 106:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 502              		.loc 1 106 3 discriminator 3 view .LVU115
 503 005c 2A88     		ldrh	r2, [r5]
 106:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 504              		.loc 1 106 18 is_stmt 0 discriminator 3 view .LVU116
 505 005e BDF80630 		ldrh	r3, [sp, #6]
 506 0062 03F00103 		and	r3, r3, #1
 106:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 507              		.loc 1 106 33 discriminator 3 view .LVU117
 508 0066 013C     		subs	r4, r4, #1
 509              	.LVL60:
 106:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 510              		.loc 1 106 25 discriminator 3 view .LVU118
 511 0068 A340     		lsls	r3, r3, r4
 106:../src/smi_drv_gpio_sim.c **** 		smi_delay(DELAY);
 512              		.loc 1 106 9 discriminator 3 view .LVU119
 513 006a 1343     		orrs	r3, r3, r2
 514 006c 2B80     		strh	r3, [r5]	@ movhi
 107:../src/smi_drv_gpio_sim.c **** 		gpio_write_bit(GPIO_MDC, 1);
 515              		.loc 1 107 3 is_stmt 1 discriminator 3 view .LVU120
 516              	.LVL61:
 517              	.LBB37:
 518              	.LBI30:
  48:../src/smi_drv_gpio_sim.c **** 	/*
 519              		.loc 1 48 20 discriminator 3 view .LVU121
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 520              		.loc 1 55 2 discriminator 3 view .LVU122
 521              	.LBB32:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 522              		.loc 1 55 7 discriminator 3 view .LVU123
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 523              		.loc 1 55 16 is_stmt 0 discriminator 3 view .LVU124
 524 006e 0023     		movs	r3, #0
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 525              		.loc 1 55 2 discriminator 3 view .LVU125
 526 0070 D6E7     		b	.L31
 527              	.LVL62:
 528              	.L39:
  55:../src/smi_drv_gpio_sim.c **** 		__ASM volatile ("nop");
 529              		.loc 1 55 2 discriminator 3 view .LVU126
 530              	.LBE32:
 531              	.LBE37:
 112:../src/smi_drv_gpio_sim.c **** 	}
 113:../src/smi_drv_gpio_sim.c **** }
 532              		.loc 1 113 1 view .LVU127
 533 0072 02B0     		add	sp, sp, #8
 534              		.cfi_def_cfa_offset 16
 535              		@ sp needed
 536 0074 70BD     		pop	{r4, r5, r6, pc}
 537              		.loc 1 113 1 view .LVU128
 538              		.cfi_endproc
 539              	.LFE63:
 541              		.section	.text.smi_write_cl22,"ax",%progbits
 542              		.align	1
 543              		.global	smi_write_cl22
 544              		.syntax unified
 545              		.thumb
 546              		.thumb_func
 548              	smi_write_cl22:
 549              	.LVL63:
 550              	.LFB64:
 114:../src/smi_drv_gpio_sim.c **** 
 115:../src/smi_drv_gpio_sim.c **** uint32_t smi_write_cl22(uint8_t phyAddr, uint8_t regAddr, uint16_t regVal) {
 551              		.loc 1 115 76 is_stmt 1 view -0
 552              		.cfi_startproc
 553              		@ args = 0, pretend = 0, frame = 0
 554              		@ frame_needed = 0, uses_anonymous_args = 0
 555              		.loc 1 115 76 is_stmt 0 view .LVU130
 556 0000 70B5     		push	{r4, r5, r6, lr}
 557              		.cfi_def_cfa_offset 16
 558              		.cfi_offset 4, -16
 559              		.cfi_offset 5, -12
 560              		.cfi_offset 6, -8
 561              		.cfi_offset 14, -4
 562 0002 0646     		mov	r6, r0
 563 0004 0D46     		mov	r5, r1
 564 0006 1446     		mov	r4, r2
 116:../src/smi_drv_gpio_sim.c **** 	smi_lock();
 565              		.loc 1 116 2 is_stmt 1 view .LVU131
 117:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(0xffff, 16);
 566              		.loc 1 117 2 view .LVU132
 567 0008 1021     		movs	r1, #16
 568              	.LVL64:
 569              		.loc 1 117 2 is_stmt 0 view .LVU133
 570 000a 4FF6FF70 		movw	r0, #65535
 571              	.LVL65:
 572              		.loc 1 117 2 view .LVU134
 573 000e FFF7FEFF 		bl	smi_write_bits
 574              	.LVL66:
 118:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(0xffff, 16);
 575              		.loc 1 118 2 is_stmt 1 view .LVU135
 576 0012 1021     		movs	r1, #16
 577 0014 4FF6FF70 		movw	r0, #65535
 578 0018 FFF7FEFF 		bl	smi_write_bits
 579              	.LVL67:
 119:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(SMI_ST_CODE, 2);
 580              		.loc 1 119 2 view .LVU136
 581 001c 0221     		movs	r1, #2
 582 001e 0120     		movs	r0, #1
 583 0020 FFF7FEFF 		bl	smi_write_bits
 584              	.LVL68:
 120:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(SMI_OP_WRITE, 2);
 585              		.loc 1 120 2 view .LVU137
 586 0024 0221     		movs	r1, #2
 587 0026 0120     		movs	r0, #1
 588 0028 FFF7FEFF 		bl	smi_write_bits
 589              	.LVL69:
 121:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(phyAddr, 5);
 590              		.loc 1 121 2 view .LVU138
 591 002c 0521     		movs	r1, #5
 592 002e 3046     		mov	r0, r6
 593 0030 FFF7FEFF 		bl	smi_write_bits
 594              	.LVL70:
 122:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(regAddr, 5);
 595              		.loc 1 122 2 view .LVU139
 596 0034 0521     		movs	r1, #5
 597 0036 2846     		mov	r0, r5
 598 0038 FFF7FEFF 		bl	smi_write_bits
 599              	.LVL71:
 123:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(SMI_TA_CODE, 2);
 600              		.loc 1 123 2 view .LVU140
 601 003c 0221     		movs	r1, #2
 602 003e 0846     		mov	r0, r1
 603 0040 FFF7FEFF 		bl	smi_write_bits
 604              	.LVL72:
 124:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(regVal, 16);
 605              		.loc 1 124 2 view .LVU141
 606 0044 1021     		movs	r1, #16
 607 0046 2046     		mov	r0, r4
 608 0048 FFF7FEFF 		bl	smi_write_bits
 609              	.LVL73:
 125:../src/smi_drv_gpio_sim.c **** //	smi_unlock();
 126:../src/smi_drv_gpio_sim.c **** 
 127:../src/smi_drv_gpio_sim.c **** 	return 0;
 610              		.loc 1 127 2 view .LVU142
 128:../src/smi_drv_gpio_sim.c **** }
 611              		.loc 1 128 1 is_stmt 0 view .LVU143
 612 004c 0020     		movs	r0, #0
 613 004e 70BD     		pop	{r4, r5, r6, pc}
 614              		.cfi_endproc
 615              	.LFE64:
 617              		.section	.text.smi_read_cl22,"ax",%progbits
 618              		.align	1
 619              		.global	smi_read_cl22
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 624              	smi_read_cl22:
 625              	.LVL74:
 626              	.LFB65:
 129:../src/smi_drv_gpio_sim.c **** 
 130:../src/smi_drv_gpio_sim.c **** uint32_t smi_read_cl22(uint8_t phyAddr, uint8_t regAddr, uint16_t *pRegVal) {
 627              		.loc 1 130 77 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		.loc 1 130 77 is_stmt 0 view .LVU145
 632 0000 70B5     		push	{r4, r5, r6, lr}
 633              		.cfi_def_cfa_offset 16
 634              		.cfi_offset 4, -16
 635              		.cfi_offset 5, -12
 636              		.cfi_offset 6, -8
 637              		.cfi_offset 14, -4
 638 0002 0646     		mov	r6, r0
 639 0004 0D46     		mov	r5, r1
 640 0006 1446     		mov	r4, r2
 131:../src/smi_drv_gpio_sim.c **** 	smi_lock();
 641              		.loc 1 131 2 is_stmt 1 view .LVU146
 132:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(0xffff, 16);
 642              		.loc 1 132 2 view .LVU147
 643 0008 1021     		movs	r1, #16
 644              	.LVL75:
 645              		.loc 1 132 2 is_stmt 0 view .LVU148
 646 000a 4FF6FF70 		movw	r0, #65535
 647              	.LVL76:
 648              		.loc 1 132 2 view .LVU149
 649 000e FFF7FEFF 		bl	smi_write_bits
 650              	.LVL77:
 133:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(0xffff, 16);
 651              		.loc 1 133 2 is_stmt 1 view .LVU150
 652 0012 1021     		movs	r1, #16
 653 0014 4FF6FF70 		movw	r0, #65535
 654 0018 FFF7FEFF 		bl	smi_write_bits
 655              	.LVL78:
 134:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(SMI_ST_CODE, 2);
 656              		.loc 1 134 2 view .LVU151
 657 001c 0221     		movs	r1, #2
 658 001e 0120     		movs	r0, #1
 659 0020 FFF7FEFF 		bl	smi_write_bits
 660              	.LVL79:
 135:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(SMI_OP_READ, 2);
 661              		.loc 1 135 2 view .LVU152
 662 0024 0221     		movs	r1, #2
 663 0026 0846     		mov	r0, r1
 664 0028 FFF7FEFF 		bl	smi_write_bits
 665              	.LVL80:
 136:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(phyAddr, 5);
 666              		.loc 1 136 2 view .LVU153
 667 002c 0521     		movs	r1, #5
 668 002e 3046     		mov	r0, r6
 669 0030 FFF7FEFF 		bl	smi_write_bits
 670              	.LVL81:
 137:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(regAddr, 5);
 671              		.loc 1 137 2 view .LVU154
 672 0034 0521     		movs	r1, #5
 673 0036 2846     		mov	r0, r5
 674 0038 FFF7FEFF 		bl	smi_write_bits
 675              	.LVL82:
 138:../src/smi_drv_gpio_sim.c **** 	smi_read_bits(1, pRegVal);
 676              		.loc 1 138 2 view .LVU155
 677 003c 2146     		mov	r1, r4
 678 003e 0120     		movs	r0, #1
 679 0040 FFF7FEFF 		bl	smi_read_bits
 680              	.LVL83:
 139:../src/smi_drv_gpio_sim.c **** 	smi_write_bits(1, 1);
 681              		.loc 1 139 2 view .LVU156
 682 0044 0121     		movs	r1, #1
 683 0046 0846     		mov	r0, r1
 684 0048 FFF7FEFF 		bl	smi_write_bits
 685              	.LVL84:
 140:../src/smi_drv_gpio_sim.c **** //	smi_read_bits(2, pRegVal);
 141:../src/smi_drv_gpio_sim.c **** 	smi_read_bits(16, pRegVal);
 686              		.loc 1 141 2 view .LVU157
 687 004c 2146     		mov	r1, r4
 688 004e 1020     		movs	r0, #16
 689 0050 FFF7FEFF 		bl	smi_read_bits
 690              	.LVL85:
 142:../src/smi_drv_gpio_sim.c **** //	smi_unlock();
 143:../src/smi_drv_gpio_sim.c **** 
 144:../src/smi_drv_gpio_sim.c **** 	return 0;
 691              		.loc 1 144 2 view .LVU158
 145:../src/smi_drv_gpio_sim.c **** }
 692              		.loc 1 145 1 is_stmt 0 view .LVU159
 693 0054 0020     		movs	r0, #0
 694 0056 70BD     		pop	{r4, r5, r6, pc}
 695              		.loc 1 145 1 view .LVU160
 696              		.cfi_endproc
 697              	.LFE65:
 699              		.section	.text.HAL_MEM_DIRECT_WRITE,"ax",%progbits
 700              		.align	1
 701              		.global	HAL_MEM_DIRECT_WRITE
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 706              	HAL_MEM_DIRECT_WRITE:
 707              	.LVL86:
 708              	.LFB66:
 146:../src/smi_drv_gpio_sim.c **** 
 147:../src/smi_drv_gpio_sim.c **** uint32_t HAL_MEM_DIRECT_WRITE(uint8_t unit, uint32_t reg_addr,
 148:../src/smi_drv_gpio_sim.c **** 		uint32_t reg_value) {
 709              		.loc 1 148 23 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713              		.loc 1 148 23 is_stmt 0 view .LVU162
 714 0000 70B5     		push	{r4, r5, r6, lr}
 715              		.cfi_def_cfa_offset 16
 716              		.cfi_offset 4, -16
 717              		.cfi_offset 5, -12
 718              		.cfi_offset 6, -8
 719              		.cfi_offset 14, -4
 720 0002 0446     		mov	r4, r0
 721 0004 0E46     		mov	r6, r1
 722 0006 1546     		mov	r5, r2
 149:../src/smi_drv_gpio_sim.c **** 	uint16_t regVal;
 723              		.loc 1 149 2 is_stmt 1 view .LVU163
 150:../src/smi_drv_gpio_sim.c **** 	regVal = (reg_addr >> 16) & 0xffff;
 724              		.loc 1 150 2 view .LVU164
 725              	.LVL87:
 151:../src/smi_drv_gpio_sim.c **** 	smi_write_cl22(unit, 0, regVal);
 726              		.loc 1 151 2 view .LVU165
 727 0008 0A0C     		lsrs	r2, r1, #16
 728              	.LVL88:
 729              		.loc 1 151 2 is_stmt 0 view .LVU166
 730 000a 0021     		movs	r1, #0
 731              	.LVL89:
 732              		.loc 1 151 2 view .LVU167
 733 000c FFF7FEFF 		bl	smi_write_cl22
 734              	.LVL90:
 152:../src/smi_drv_gpio_sim.c **** 	regVal = reg_addr & 0xffff;
 735              		.loc 1 152 2 is_stmt 1 view .LVU168
 153:../src/smi_drv_gpio_sim.c **** 	smi_write_cl22(unit, 0, regVal);
 736              		.loc 1 153 2 view .LVU169
 737 0010 B2B2     		uxth	r2, r6
 738 0012 0021     		movs	r1, #0
 739 0014 2046     		mov	r0, r4
 740 0016 FFF7FEFF 		bl	smi_write_cl22
 741              	.LVL91:
 154:../src/smi_drv_gpio_sim.c **** 	regVal = (reg_value >> 16) & 0xffff;
 742              		.loc 1 154 2 view .LVU170
 155:../src/smi_drv_gpio_sim.c **** 	smi_write_cl22(unit, 2, regVal);
 743              		.loc 1 155 2 view .LVU171
 744 001a 2A0C     		lsrs	r2, r5, #16
 745 001c 0221     		movs	r1, #2
 746 001e 2046     		mov	r0, r4
 747 0020 FFF7FEFF 		bl	smi_write_cl22
 748              	.LVL92:
 156:../src/smi_drv_gpio_sim.c **** 	regVal = reg_value & 0xffff;
 749              		.loc 1 156 2 view .LVU172
 157:../src/smi_drv_gpio_sim.c **** 	smi_write_cl22(unit, 2, regVal);
 750              		.loc 1 157 2 view .LVU173
 751 0024 AAB2     		uxth	r2, r5
 752 0026 0221     		movs	r1, #2
 753 0028 2046     		mov	r0, r4
 754 002a FFF7FEFF 		bl	smi_write_cl22
 755              	.LVL93:
 158:../src/smi_drv_gpio_sim.c **** 	return 0;
 756              		.loc 1 158 2 view .LVU174
 159:../src/smi_drv_gpio_sim.c **** }
 757              		.loc 1 159 1 is_stmt 0 view .LVU175
 758 002e 0020     		movs	r0, #0
 759 0030 70BD     		pop	{r4, r5, r6, pc}
 760              		.loc 1 159 1 view .LVU176
 761              		.cfi_endproc
 762              	.LFE66:
 764              		.section	.text.HAL_MEM_DIRECT_READ,"ax",%progbits
 765              		.align	1
 766              		.global	HAL_MEM_DIRECT_READ
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 771              	HAL_MEM_DIRECT_READ:
 772              	.LVL94:
 773              	.LFB67:
 160:../src/smi_drv_gpio_sim.c **** 
 161:../src/smi_drv_gpio_sim.c **** uint32_t HAL_MEM_DIRECT_READ(uint8_t unit, uint32_t reg_addr,
 162:../src/smi_drv_gpio_sim.c **** 		uint32_t *reg_value) {
 774              		.loc 1 162 24 is_stmt 1 view -0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 8
 777              		@ frame_needed = 0, uses_anonymous_args = 0
 778              		.loc 1 162 24 is_stmt 0 view .LVU178
 779 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 780              		.cfi_def_cfa_offset 20
 781              		.cfi_offset 4, -20
 782              		.cfi_offset 5, -16
 783              		.cfi_offset 6, -12
 784              		.cfi_offset 7, -8
 785              		.cfi_offset 14, -4
 786 0002 83B0     		sub	sp, sp, #12
 787              		.cfi_def_cfa_offset 32
 788 0004 0546     		mov	r5, r0
 789 0006 0C46     		mov	r4, r1
 790 0008 1646     		mov	r6, r2
 163:../src/smi_drv_gpio_sim.c **** 	uint16_t regVal;
 791              		.loc 1 163 2 is_stmt 1 view .LVU179
 164:../src/smi_drv_gpio_sim.c **** 	uint32_t rData;
 792              		.loc 1 164 2 view .LVU180
 165:../src/smi_drv_gpio_sim.c **** 
 166:../src/smi_drv_gpio_sim.c **** 	regVal = (reg_addr >> 16) & 0xffff;
 793              		.loc 1 166 2 view .LVU181
 794              		.loc 1 166 9 is_stmt 0 view .LVU182
 795 000a 0A0C     		lsrs	r2, r1, #16
 796              	.LVL95:
 797              		.loc 1 166 9 view .LVU183
 798 000c ADF80620 		strh	r2, [sp, #6]	@ movhi
 167:../src/smi_drv_gpio_sim.c **** 	smi_write_cl22(unit, 0x1, regVal);
 799              		.loc 1 167 2 is_stmt 1 view .LVU184
 800 0010 0121     		movs	r1, #1
 801              	.LVL96:
 802              		.loc 1 167 2 is_stmt 0 view .LVU185
 803 0012 FFF7FEFF 		bl	smi_write_cl22
 804              	.LVL97:
 168:../src/smi_drv_gpio_sim.c **** 	regVal = reg_addr & 0xffff;
 805              		.loc 1 168 2 is_stmt 1 view .LVU186
 806              		.loc 1 168 9 is_stmt 0 view .LVU187
 807 0016 A2B2     		uxth	r2, r4
 808 0018 ADF80620 		strh	r2, [sp, #6]	@ movhi
 169:../src/smi_drv_gpio_sim.c **** 	smi_write_cl22(unit, 0x1, regVal);
 809              		.loc 1 169 2 is_stmt 1 view .LVU188
 810 001c 0121     		movs	r1, #1
 811 001e 2846     		mov	r0, r5
 812 0020 FFF7FEFF 		bl	smi_write_cl22
 813              	.LVL98:
 170:../src/smi_drv_gpio_sim.c **** 	regVal = 0x0;
 814              		.loc 1 170 2 view .LVU189
 815              		.loc 1 170 9 is_stmt 0 view .LVU190
 816 0024 0024     		movs	r4, #0
 817              	.LVL99:
 818              		.loc 1 170 9 view .LVU191
 819 0026 ADF80640 		strh	r4, [sp, #6]	@ movhi
 171:../src/smi_drv_gpio_sim.c **** 	smi_read_cl22(unit, 0x3, &regVal);
 820              		.loc 1 171 2 is_stmt 1 view .LVU192
 821 002a 0DF10602 		add	r2, sp, #6
 822 002e 0321     		movs	r1, #3
 823 0030 2846     		mov	r0, r5
 824 0032 FFF7FEFF 		bl	smi_read_cl22
 825              	.LVL100:
 172:../src/smi_drv_gpio_sim.c **** 	rData = (uint32_t) (regVal << 16);
 826              		.loc 1 172 2 view .LVU193
 827              		.loc 1 172 29 is_stmt 0 view .LVU194
 828 0036 BDF80670 		ldrh	r7, [sp, #6]
 829              		.loc 1 172 8 view .LVU195
 830 003a 3F04     		lsls	r7, r7, #16
 831              	.LVL101:
 173:../src/smi_drv_gpio_sim.c **** 	regVal = 0x0;
 832              		.loc 1 173 2 is_stmt 1 view .LVU196
 833              		.loc 1 173 9 is_stmt 0 view .LVU197
 834 003c ADF80640 		strh	r4, [sp, #6]	@ movhi
 174:../src/smi_drv_gpio_sim.c **** 	smi_read_cl22(unit, 0x3, &regVal);
 835              		.loc 1 174 2 is_stmt 1 view .LVU198
 836 0040 0DF10602 		add	r2, sp, #6
 837 0044 0321     		movs	r1, #3
 838 0046 2846     		mov	r0, r5
 839 0048 FFF7FEFF 		bl	smi_read_cl22
 840              	.LVL102:
 175:../src/smi_drv_gpio_sim.c **** 	rData |= regVal;
 841              		.loc 1 175 2 view .LVU199
 842              		.loc 1 175 8 is_stmt 0 view .LVU200
 843 004c BDF80630 		ldrh	r3, [sp, #6]
 844 0050 3B43     		orrs	r3, r3, r7
 845              	.LVL103:
 176:../src/smi_drv_gpio_sim.c **** 	*reg_value = rData;
 846              		.loc 1 176 2 is_stmt 1 view .LVU201
 847              		.loc 1 176 13 is_stmt 0 view .LVU202
 848 0052 3360     		str	r3, [r6]
 177:../src/smi_drv_gpio_sim.c **** 	return 0;
 849              		.loc 1 177 2 is_stmt 1 view .LVU203
 178:../src/smi_drv_gpio_sim.c **** }
 850              		.loc 1 178 1 is_stmt 0 view .LVU204
 851 0054 2046     		mov	r0, r4
 852 0056 03B0     		add	sp, sp, #12
 853              		.cfi_def_cfa_offset 20
 854              		@ sp needed
 855 0058 F0BD     		pop	{r4, r5, r6, r7, pc}
 856              		.loc 1 178 1 view .LVU205
 857              		.cfi_endproc
 858              	.LFE67:
 860              		.section	.text.yt9215_intif_write,"ax",%progbits
 861              		.align	1
 862              		.global	yt9215_intif_write
 863              		.syntax unified
 864              		.thumb
 865              		.thumb_func
 867              	yt9215_intif_write:
 868              	.LVL104:
 869              	.LFB68:
 179:../src/smi_drv_gpio_sim.c **** 
 180:../src/smi_drv_gpio_sim.c **** uint32_t yt9215_intif_write(uint8_t unit, uint8_t intif_addr, uint32_t regAddr,
 181:../src/smi_drv_gpio_sim.c **** 		uint16_t data) {
 870              		.loc 1 181 18 is_stmt 1 view -0
 871              		.cfi_startproc
 872              		@ args = 0, pretend = 0, frame = 8
 873              		@ frame_needed = 0, uses_anonymous_args = 0
 874              		.loc 1 181 18 is_stmt 0 view .LVU207
 875 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 876              		.cfi_def_cfa_offset 28
 877              		.cfi_offset 4, -28
 878              		.cfi_offset 5, -24
 879              		.cfi_offset 6, -20
 880              		.cfi_offset 7, -16
 881              		.cfi_offset 8, -12
 882              		.cfi_offset 9, -8
 883              		.cfi_offset 14, -4
 884 0004 83B0     		sub	sp, sp, #12
 885              		.cfi_def_cfa_offset 40
 886 0006 0546     		mov	r5, r0
 887 0008 0E46     		mov	r6, r1
 888 000a 9146     		mov	r9, r2
 889 000c 1F46     		mov	r7, r3
 182:../src/smi_drv_gpio_sim.c **** 	uint32_t base_data;
 890              		.loc 1 182 2 is_stmt 1 view .LVU208
 183:../src/smi_drv_gpio_sim.c **** 	uint32_t op_data = 0;
 891              		.loc 1 183 2 view .LVU209
 892              		.loc 1 183 11 is_stmt 0 view .LVU210
 893 000e 0024     		movs	r4, #0
 894 0010 0094     		str	r4, [sp]
 184:../src/smi_drv_gpio_sim.c **** 	uint32_t wait_count = 0;
 895              		.loc 1 184 2 is_stmt 1 view .LVU211
 896              	.LVL105:
 185:../src/smi_drv_gpio_sim.c **** 
 186:../src/smi_drv_gpio_sim.c **** 	HAL_MEM_DIRECT_READ(unit, INT_IF_ACCESS_ADDR_CTRL, &base_data);
 897              		.loc 1 186 2 view .LVU212
 898 0012 DFF86C80 		ldr	r8, .L53
 899 0016 01AA     		add	r2, sp, #4
 900              	.LVL106:
 901              		.loc 1 186 2 is_stmt 0 view .LVU213
 902 0018 4146     		mov	r1, r8
 903              	.LVL107:
 904              		.loc 1 186 2 view .LVU214
 905 001a FFF7FEFF 		bl	HAL_MEM_DIRECT_READ
 906              	.LVL108:
 187:../src/smi_drv_gpio_sim.c **** 	base_data &= 0xFC00FFF1;
 907              		.loc 1 187 2 is_stmt 1 view .LVU215
 908              		.loc 1 187 12 is_stmt 0 view .LVU216
 909 001e 1948     		ldr	r0, .L53+4
 910 0020 019B     		ldr	r3, [sp, #4]
 911 0022 1840     		ands	r0, r0, r3
 912 0024 0190     		str	r0, [sp, #4]
 188:../src/smi_drv_gpio_sim.c **** 	base_data |= ((intif_addr & 0x1f) << 21 | (regAddr & 0x1f) << 16 | 1 << 2);
 913              		.loc 1 188 2 is_stmt 1 view .LVU217
 914              		.loc 1 188 36 is_stmt 0 view .LVU218
 915 0026 7605     		lsls	r6, r6, #21
 916 0028 06F07876 		and	r6, r6, #65011712
 917              		.loc 1 188 61 view .LVU219
 918 002c 4FEA0949 		lsl	r9, r9, #16
 919              	.LVL109:
 920              		.loc 1 188 61 view .LVU220
 921 0030 09F4F819 		and	r9, r9, #2031616
 922              		.loc 1 188 42 view .LVU221
 923 0034 46EA0906 		orr	r6, r6, r9
 924              		.loc 1 188 12 view .LVU222
 925 0038 3043     		orrs	r0, r0, r6
 926 003a 40F00402 		orr	r2, r0, #4
 927 003e 0192     		str	r2, [sp, #4]
 189:../src/smi_drv_gpio_sim.c **** 	HAL_MEM_DIRECT_WRITE(unit, INT_IF_ACCESS_ADDR_CTRL, base_data);
 928              		.loc 1 189 2 is_stmt 1 view .LVU223
 929 0040 4146     		mov	r1, r8
 930 0042 2846     		mov	r0, r5
 931 0044 FFF7FEFF 		bl	HAL_MEM_DIRECT_WRITE
 932              	.LVL110:
 190:../src/smi_drv_gpio_sim.c **** 	HAL_MEM_DIRECT_WRITE(unit, INT_IF_ACCESS_DATA_0_ADDR, data);
 933              		.loc 1 190 2 view .LVU224
 934 0048 3A46     		mov	r2, r7
 935 004a 0F49     		ldr	r1, .L53+8
 936 004c 2846     		mov	r0, r5
 937 004e FFF7FEFF 		bl	HAL_MEM_DIRECT_WRITE
 938              	.LVL111:
 191:../src/smi_drv_gpio_sim.c **** 	op_data = 1;
 939              		.loc 1 191 2 view .LVU225
 940              		.loc 1 191 10 is_stmt 0 view .LVU226
 941 0052 0122     		movs	r2, #1
 942 0054 0092     		str	r2, [sp]
 192:../src/smi_drv_gpio_sim.c **** 	HAL_MEM_DIRECT_WRITE(unit, INT_IF_ACCESS_FRAME_CTRL, op_data);
 943              		.loc 1 192 2 is_stmt 1 view .LVU227
 944 0056 4FF47021 		mov	r1, #983040
 945 005a 2846     		mov	r0, r5
 946 005c FFF7FEFF 		bl	HAL_MEM_DIRECT_WRITE
 947              	.LVL112:
 193:../src/smi_drv_gpio_sim.c **** 
 194:../src/smi_drv_gpio_sim.c **** 	while (MAX_BUSYING_WAIT_TIME > wait_count) {
 948              		.loc 1 194 2 view .LVU228
 949              	.L49:
 950              		.loc 1 194 31 view .LVU229
 951 0060 092C     		cmp	r4, #9
 952 0062 09D8     		bhi	.L50
 195:../src/smi_drv_gpio_sim.c **** 		HAL_MEM_DIRECT_READ(unit, INT_IF_ACCESS_FRAME_CTRL, &op_data);
 953              		.loc 1 195 3 view .LVU230
 954 0064 6A46     		mov	r2, sp
 955 0066 4FF47021 		mov	r1, #983040
 956 006a 2846     		mov	r0, r5
 957 006c FFF7FEFF 		bl	HAL_MEM_DIRECT_READ
 958              	.LVL113:
 196:../src/smi_drv_gpio_sim.c **** 
 197:../src/smi_drv_gpio_sim.c **** 		if (!op_data) {
 959              		.loc 1 197 3 view .LVU231
 960              		.loc 1 197 7 is_stmt 0 view .LVU232
 961 0070 009B     		ldr	r3, [sp]
 962              		.loc 1 197 6 view .LVU233
 963 0072 0BB1     		cbz	r3, .L50
 198:../src/smi_drv_gpio_sim.c **** 			return 0;
 199:../src/smi_drv_gpio_sim.c **** 		}
 200:../src/smi_drv_gpio_sim.c **** 		wait_count++;
 964              		.loc 1 200 3 is_stmt 1 view .LVU234
 965              		.loc 1 200 13 is_stmt 0 view .LVU235
 966 0074 0134     		adds	r4, r4, #1
 967              	.LVL114:
 968              		.loc 1 200 13 view .LVU236
 969 0076 F3E7     		b	.L49
 970              	.L50:
 201:../src/smi_drv_gpio_sim.c **** 	}
 202:../src/smi_drv_gpio_sim.c **** 
 203:../src/smi_drv_gpio_sim.c **** 	return 0;
 204:../src/smi_drv_gpio_sim.c **** }
 971              		.loc 1 204 1 view .LVU237
 972 0078 0020     		movs	r0, #0
 973 007a 03B0     		add	sp, sp, #12
 974              		.cfi_def_cfa_offset 28
 975              		@ sp needed
 976 007c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 977              	.LVL115:
 978              	.L54:
 979              		.loc 1 204 1 view .LVU238
 980              		.align	2
 981              	.L53:
 982 0080 04000F00 		.word	983044
 983 0084 F1FF00FC 		.word	-67043343
 984 0088 08000F00 		.word	983048
 985              		.cfi_endproc
 986              	.LFE68:
 988              		.section	.text.yt9215_intif_read,"ax",%progbits
 989              		.align	1
 990              		.global	yt9215_intif_read
 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 995              	yt9215_intif_read:
 996              	.LVL116:
 997              	.LFB69:
 205:../src/smi_drv_gpio_sim.c **** 
 206:../src/smi_drv_gpio_sim.c **** uint32_t yt9215_intif_read(uint8_t unit, uint8_t intif_addr, uint32_t regAddr,
 207:../src/smi_drv_gpio_sim.c **** 		uint16_t *pData) {
 998              		.loc 1 207 20 is_stmt 1 view -0
 999              		.cfi_startproc
 1000              		@ args = 0, pretend = 0, frame = 8
 1001              		@ frame_needed = 0, uses_anonymous_args = 0
 1002              		.loc 1 207 20 is_stmt 0 view .LVU240
 1003 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1004              		.cfi_def_cfa_offset 28
 1005              		.cfi_offset 4, -28
 1006              		.cfi_offset 5, -24
 1007              		.cfi_offset 6, -20
 1008              		.cfi_offset 7, -16
 1009              		.cfi_offset 8, -12
 1010              		.cfi_offset 9, -8
 1011              		.cfi_offset 14, -4
 1012 0004 83B0     		sub	sp, sp, #12
 1013              		.cfi_def_cfa_offset 40
 1014 0006 0546     		mov	r5, r0
 1015 0008 0F46     		mov	r7, r1
 1016 000a 9146     		mov	r9, r2
 1017 000c 1E46     		mov	r6, r3
 208:../src/smi_drv_gpio_sim.c **** 	uint32_t base_data;
 1018              		.loc 1 208 2 is_stmt 1 view .LVU241
 209:../src/smi_drv_gpio_sim.c **** 	uint32_t op_data = 0;
 1019              		.loc 1 209 2 view .LVU242
 1020              		.loc 1 209 11 is_stmt 0 view .LVU243
 1021 000e 0024     		movs	r4, #0
 1022 0010 0094     		str	r4, [sp]
 210:../src/smi_drv_gpio_sim.c **** 	uint32_t wait_count = 0;
 1023              		.loc 1 210 2 is_stmt 1 view .LVU244
 1024              	.LVL117:
 211:../src/smi_drv_gpio_sim.c **** 
 212:../src/smi_drv_gpio_sim.c **** 	HAL_MEM_DIRECT_READ(unit, INT_IF_ACCESS_ADDR_CTRL, &base_data);
 1025              		.loc 1 212 2 view .LVU245
 1026 0012 DFF87080 		ldr	r8, .L62
 1027 0016 01AA     		add	r2, sp, #4
 1028              	.LVL118:
 1029              		.loc 1 212 2 is_stmt 0 view .LVU246
 1030 0018 4146     		mov	r1, r8
 1031              	.LVL119:
 1032              		.loc 1 212 2 view .LVU247
 1033 001a FFF7FEFF 		bl	HAL_MEM_DIRECT_READ
 1034              	.LVL120:
 213:../src/smi_drv_gpio_sim.c **** 	base_data &= 0xFC00FFF1;
 1035              		.loc 1 213 2 is_stmt 1 view .LVU248
 1036              		.loc 1 213 12 is_stmt 0 view .LVU249
 1037 001e 1A4A     		ldr	r2, .L62+4
 1038 0020 019B     		ldr	r3, [sp, #4]
 1039 0022 1A40     		ands	r2, r2, r3
 1040 0024 0192     		str	r2, [sp, #4]
 214:../src/smi_drv_gpio_sim.c **** 	base_data |= ((intif_addr & 0x1f) << 21 | (regAddr & 0x1f) << 16 | 2 << 2);
 1041              		.loc 1 214 2 is_stmt 1 view .LVU250
 1042              		.loc 1 214 36 is_stmt 0 view .LVU251
 1043 0026 7F05     		lsls	r7, r7, #21
 1044 0028 07F07877 		and	r7, r7, #65011712
 1045              		.loc 1 214 61 view .LVU252
 1046 002c 4FEA0949 		lsl	r9, r9, #16
 1047              	.LVL121:
 1048              		.loc 1 214 61 view .LVU253
 1049 0030 09F4F819 		and	r9, r9, #2031616
 1050              		.loc 1 214 42 view .LVU254
 1051 0034 47EA0907 		orr	r7, r7, r9
 1052              		.loc 1 214 12 view .LVU255
 1053 0038 3A43     		orrs	r2, r2, r7
 1054 003a 42F00802 		orr	r2, r2, #8
 1055 003e 0192     		str	r2, [sp, #4]
 215:../src/smi_drv_gpio_sim.c **** 	HAL_MEM_DIRECT_WRITE(unit, INT_IF_ACCESS_ADDR_CTRL, base_data);
 1056              		.loc 1 215 2 is_stmt 1 view .LVU256
 1057 0040 4146     		mov	r1, r8
 1058 0042 2846     		mov	r0, r5
 1059 0044 FFF7FEFF 		bl	HAL_MEM_DIRECT_WRITE
 1060              	.LVL122:
 216:../src/smi_drv_gpio_sim.c **** 	op_data = 1;
 1061              		.loc 1 216 2 view .LVU257
 1062              		.loc 1 216 10 is_stmt 0 view .LVU258
 1063 0048 0122     		movs	r2, #1
 1064 004a 0092     		str	r2, [sp]
 217:../src/smi_drv_gpio_sim.c **** 	HAL_MEM_DIRECT_WRITE(unit, INT_IF_ACCESS_FRAME_CTRL, op_data);
 1065              		.loc 1 217 2 is_stmt 1 view .LVU259
 1066 004c 4FF47021 		mov	r1, #983040
 1067 0050 2846     		mov	r0, r5
 1068 0052 FFF7FEFF 		bl	HAL_MEM_DIRECT_WRITE
 1069              	.LVL123:
 218:../src/smi_drv_gpio_sim.c **** 
 219:../src/smi_drv_gpio_sim.c **** 	while (MAX_BUSYING_WAIT_TIME > wait_count) {
 1070              		.loc 1 219 2 view .LVU260
 1071              	.L56:
 1072              		.loc 1 219 31 view .LVU261
 1073 0056 092C     		cmp	r4, #9
 1074 0058 10D8     		bhi	.L58
 220:../src/smi_drv_gpio_sim.c **** 		HAL_MEM_DIRECT_READ(unit, INT_IF_ACCESS_FRAME_CTRL, &op_data);
 1075              		.loc 1 220 3 view .LVU262
 1076 005a 6A46     		mov	r2, sp
 1077 005c 4FF47021 		mov	r1, #983040
 1078 0060 2846     		mov	r0, r5
 1079 0062 FFF7FEFF 		bl	HAL_MEM_DIRECT_READ
 1080              	.LVL124:
 221:../src/smi_drv_gpio_sim.c **** 
 222:../src/smi_drv_gpio_sim.c **** 		if (!op_data) {
 1081              		.loc 1 222 3 view .LVU263
 1082              		.loc 1 222 7 is_stmt 0 view .LVU264
 1083 0066 009A     		ldr	r2, [sp]
 1084              		.loc 1 222 6 view .LVU265
 1085 0068 0AB1     		cbz	r2, .L61
 223:../src/smi_drv_gpio_sim.c **** 			HAL_MEM_DIRECT_READ(unit, INT_IF_ACCESS_DATA_1_ADDR, &base_data);
 224:../src/smi_drv_gpio_sim.c **** 			*pData = base_data;
 225:../src/smi_drv_gpio_sim.c **** 			return 0;
 226:../src/smi_drv_gpio_sim.c **** 		}
 227:../src/smi_drv_gpio_sim.c **** 		wait_count++;
 1086              		.loc 1 227 3 is_stmt 1 view .LVU266
 1087              		.loc 1 227 13 is_stmt 0 view .LVU267
 1088 006a 0134     		adds	r4, r4, #1
 1089              	.LVL125:
 1090              		.loc 1 227 13 view .LVU268
 1091 006c F3E7     		b	.L56
 1092              	.L61:
 223:../src/smi_drv_gpio_sim.c **** 			HAL_MEM_DIRECT_READ(unit, INT_IF_ACCESS_DATA_1_ADDR, &base_data);
 1093              		.loc 1 223 4 is_stmt 1 view .LVU269
 1094 006e 01AA     		add	r2, sp, #4
 1095 0070 0649     		ldr	r1, .L62+8
 1096 0072 2846     		mov	r0, r5
 1097 0074 FFF7FEFF 		bl	HAL_MEM_DIRECT_READ
 1098              	.LVL126:
 224:../src/smi_drv_gpio_sim.c **** 			return 0;
 1099              		.loc 1 224 4 view .LVU270
 224:../src/smi_drv_gpio_sim.c **** 			return 0;
 1100              		.loc 1 224 11 is_stmt 0 view .LVU271
 1101 0078 019B     		ldr	r3, [sp, #4]
 1102 007a 3380     		strh	r3, [r6]	@ movhi
 225:../src/smi_drv_gpio_sim.c **** 		}
 1103              		.loc 1 225 4 is_stmt 1 view .LVU272
 1104              	.L58:
 228:../src/smi_drv_gpio_sim.c **** 	}
 229:../src/smi_drv_gpio_sim.c **** 
 230:../src/smi_drv_gpio_sim.c **** 	return 0;
 231:../src/smi_drv_gpio_sim.c **** }
 1105              		.loc 1 231 1 is_stmt 0 view .LVU273
 1106 007c 0020     		movs	r0, #0
 1107 007e 03B0     		add	sp, sp, #12
 1108              		.cfi_def_cfa_offset 28
 1109              		@ sp needed
 1110 0080 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1111              	.LVL127:
 1112              	.L63:
 1113              		.loc 1 231 1 view .LVU274
 1114              		.align	2
 1115              	.L62:
 1116 0084 04000F00 		.word	983044
 1117 0088 F1FF00FC 		.word	-67043343
 1118 008c 0C000F00 		.word	983052
 1119              		.cfi_endproc
 1120              	.LFE69:
 1122              		.text
 1123              	.Letext0:
 1124              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 1125              		.file 3 "../system/inc/cmsis/gd32f10x.h"
 1126              		.file 4 "../system/inc/gd32f10x/gd32f10x_gpio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 smi_drv_gpio_sim.c
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:19     .text.gpio_set_dir:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:24     .text.gpio_set_dir:00000000 gpio_set_dir
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:73     .text.gpio_set_dir:00000024 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:78     .text.gpio_write_bit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:83     .text.gpio_write_bit:00000000 gpio_write_bit
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:112    .text.gpio_write_bit:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:117    .text.gpio_read_bit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:122    .text.gpio_read_bit:00000000 gpio_read_bit
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:156    .text.gpio_read_bit:00000014 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:161    .text.smi_write_bits:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:167    .text.smi_write_bits:00000000 smi_write_bits
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:353    .text.smi_read_bits:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:359    .text.smi_read_bits:00000000 smi_read_bits
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:542    .text.smi_write_cl22:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:548    .text.smi_write_cl22:00000000 smi_write_cl22
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:618    .text.smi_read_cl22:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:624    .text.smi_read_cl22:00000000 smi_read_cl22
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:700    .text.HAL_MEM_DIRECT_WRITE:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:706    .text.HAL_MEM_DIRECT_WRITE:00000000 HAL_MEM_DIRECT_WRITE
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:765    .text.HAL_MEM_DIRECT_READ:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:771    .text.HAL_MEM_DIRECT_READ:00000000 HAL_MEM_DIRECT_READ
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:861    .text.yt9215_intif_write:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:867    .text.yt9215_intif_write:00000000 yt9215_intif_write
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:982    .text.yt9215_intif_write:00000080 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:989    .text.yt9215_intif_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:995    .text.yt9215_intif_read:00000000 yt9215_intif_read
C:\Users\Dmitriy\AppData\Local\Temp\ccqSXRfz.s:1116   .text.yt9215_intif_read:00000084 $d
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a

UNDEFINED SYMBOLS
gpio_init
gpio_bit_write
gpio_input_bit_get
