##########################################################################################################
#File: vadd_vvCase-2.txt
#Brief: Test Configuration VLEN=SEW,LMUL=1,VL=1 : spills of V[vd=0]
#Details:
##########################################################################################################

#Input:

VS2:0
VS1:0
XLEN:64
SEW:32
LMUL:8
VD:0
VSTART:0
VLEN:32
VL:8
VM:1

V0	[01|01|01|01]
V1	[01|01|01|01]
V2	[01|01|01|01]
V3	[01|01|01|01]
V4	[01|01|01|01]
V5	[01|01|01|01]
V6	[01|01|01|01]
V7	[01|01|01|01]

V8	[03|02|01|00]
V9	[07|06|05|04]
V10	[0b|0a|09|08]
V11	[0f|0e|0d|0c]
V12	[13|12|11|10]
V13	[17|16|15|14]
V14	[1b|1a|19|18]
V15	[1f|1e|1d|1c]

V16	[ff|ff|ff|ff]
V17	[ff|ff|ff|ff]
V18	[ff|ff|ff|ff]
V19	[ff|ff|ff|ff]
V20	[ff|ff|ff|ff]
V21 [ff|ff|ff|ff]
V22	[ff|ff|ff|ff]
V23	[ff|ff|ff|ff]

V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

#Output:

V0	[02|02|02|02]
V1	[02|02|02|02]
V2	[02|02|02|02]
V3	[02|02|02|02]
V4	[02|02|02|02]
V5	[02|02|02|02]
V6	[02|02|02|02]
V7	[02|02|02|02]

V8	[03|02|01|00]
V9	[07|06|05|04]
V10	[0b|0a|09|08]
V11	[0f|0e|0d|0c]
V12	[13|12|11|10]
V13	[17|16|15|14]
V14	[1b|1a|19|18]
V15	[1f|1e|1d|1c]

V16	[ff|ff|ff|ff]
V17	[ff|ff|ff|ff]
V18	[ff|ff|ff|ff]
V19	[ff|ff|ff|ff]
V20	[ff|ff|ff|ff]
V21 [ff|ff|ff|ff]
V22	[ff|ff|ff|ff]
V23	[ff|ff|ff|ff]

V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

EXCEPTION:0
