# =========================================================
# Design configuration for spm_min_counter
# =========================================================

# ---------------------------------------------------------
# Basic design setup
# ---------------------------------------------------------
set ::env(DESIGN_NAME) spm_min_counter
set ::env(DESIGN_DIR)  $::env(PWD)
set ::env(VERILOG_FILES) [glob $::env(DESIGN_DIR)/rtl/*.v]

# ---------------------------------------------------------
# Clock configuration
# ---------------------------------------------------------
set ::env(CLOCK_PORT)   "clk"
set ::env(CLOCK_PERIOD) 10.0   ;# ns (100 MHz)

# ---------------------------------------------------------
# Synthesis
# ---------------------------------------------------------
set ::env(SYNTH_STRATEGY) "AREA 0"
set ::env(SYNTH_MAX_FANOUT) 4

# ---------------------------------------------------------
# Floorplan
# ---------------------------------------------------------
set ::env(FP_CORE_UTIL)     30
set ::env(FP_ASPECT_RATIO)  1.0
set ::env(FP_IO_MODE)       1

# ---------------------------------------------------------
# Placement
# ---------------------------------------------------------
set ::env(PL_TARGET_DENSITY) 0.50

# ---------------------------------------------------------
# CTS
# ---------------------------------------------------------
set ::env(CTS_BUFFERING) 1

# ---------------------------------------------------------
# Routing / DRC (keep minimal)
# ---------------------------------------------------------
set ::env(DIODE_INSERTION_STRATEGY) 0
set ::env(RUN_KLAYOUT_DRC) 0
set ::env(RUN_KLAYOUT_XOR) 0

# ---------------------------------------------------------
# Misc (stability oriented)
# ---------------------------------------------------------
set ::env(GLB_RT_MAXLAYER) 5

