//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_3,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_4,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_5,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_6,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_7,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_8,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_9,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_10,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_11
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<94>;
	.reg .b64 	%rd<47>;


	ld.param.u64 	%rd2, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_0];
	ld.param.u64 	%rd3, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_1];
	ld.param.u64 	%rd4, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_2];
	ld.param.u64 	%rd5, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_3];
	ld.param.u64 	%rd6, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_4];
	ld.param.u64 	%rd7, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_5];
	ld.param.u64 	%rd8, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_6];
	ld.param.u64 	%rd9, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_7];
	ld.param.u64 	%rd10, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_8];
	ld.param.u64 	%rd11, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_9];
	ld.param.u64 	%rd12, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_10];
	ld.param.u64 	%rd13, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_C_more_parallel_6833373527285492144_kernel0_param_11];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 4;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_16;
	bra.uni 	BB0_1;

BB0_16:
	setp.gt.s32	%p11, %r2, 31;
	@%p11 bra 	BB0_18;

	shr.s32 	%r81, %r1, 31;
	shr.u32 	%r82, %r81, 30;
	add.s32 	%r83, %r1, %r82;
	and.b32  	%r84, %r83, 33554428;
	sub.s32 	%r85, %r1, %r84;
	shl.b32 	%r86, %r85, 7;
	shr.s32 	%r87, %r2, 31;
	shr.u32 	%r88, %r87, 27;
	add.s32 	%r89, %r2, %r88;
	and.b32  	%r90, %r89, 1073741792;
	sub.s32 	%r91, %r2, %r90;
	shl.b32 	%r92, %r91, 2;
	add.s32 	%r93, %r92, %r86;
	cvta.to.global.u64 	%rd44, %rd5;
	mul.wide.s32 	%rd45, %r93, 4;
	add.s64 	%rd46, %rd44, %rd45;
	mov.f32 	%f10, 0f00000000;
	st.global.v4.f32 	[%rd46], {%f10, %f10, %f10, %f10};
	bra.uni 	BB0_18;

BB0_1:
	setp.lt.s32	%p2, %r1, 8;
	@%p2 bra 	BB0_14;
	bra.uni 	BB0_2;

BB0_14:
	setp.gt.s32	%p10, %r2, 31;
	@%p10 bra 	BB0_18;

	add.s32 	%r67, %r1, -4;
	shr.s32 	%r68, %r67, 31;
	shr.u32 	%r69, %r68, 30;
	add.s32 	%r70, %r67, %r69;
	and.b32  	%r71, %r70, 33554428;
	sub.s32 	%r72, %r67, %r71;
	shl.b32 	%r73, %r72, 7;
	shr.s32 	%r74, %r2, 31;
	shr.u32 	%r75, %r74, 27;
	add.s32 	%r76, %r2, %r75;
	and.b32  	%r77, %r76, 1073741792;
	sub.s32 	%r78, %r2, %r77;
	shl.b32 	%r79, %r78, 2;
	add.s32 	%r80, %r79, %r73;
	cvta.to.global.u64 	%rd41, %rd6;
	mul.wide.s32 	%rd42, %r80, 4;
	add.s64 	%rd43, %rd41, %rd42;
	mov.f32 	%f9, 0f00000000;
	st.global.v4.f32 	[%rd43], {%f9, %f9, %f9, %f9};
	bra.uni 	BB0_18;

BB0_2:
	setp.lt.s32	%p3, %r1, 14;
	@%p3 bra 	BB0_13;
	bra.uni 	BB0_3;

BB0_13:
	shl.b32 	%r41, %r1, 10;
	shl.b32 	%r42, %r2, 2;
	add.s32 	%r43, %r41, %r42;
	add.s32 	%r44, %r43, -8192;
	cvta.to.global.u64 	%rd33, %rd2;
	mul.wide.s32 	%rd34, %r44, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.v4.u32 	{%r45, %r46, %r47, %r48}, [%rd35];
	add.s32 	%r53, %r1, -8;
	mul.hi.s32 	%r54, %r53, 715827883;
	shr.u32 	%r55, %r54, 31;
	add.s32 	%r56, %r54, %r55;
	mul.lo.s32 	%r57, %r56, 6;
	sub.s32 	%r58, %r53, %r57;
	shl.b32 	%r59, %r58, 10;
	shr.s32 	%r60, %r2, 31;
	shr.u32 	%r61, %r60, 24;
	add.s32 	%r62, %r2, %r61;
	and.b32  	%r63, %r62, 1073741568;
	sub.s32 	%r64, %r2, %r63;
	shl.b32 	%r65, %r64, 2;
	add.s32 	%r66, %r65, %r59;
	cvta.to.global.u64 	%rd36, %rd8;
	mul.wide.s32 	%rd37, %r66, 4;
	add.s64 	%rd38, %rd36, %rd37;
	cvt.rn.f32.s32	%f5, %r48;
	cvt.rn.f32.s32	%f6, %r47;
	cvt.rn.f32.s32	%f7, %r46;
	cvt.rn.f32.s32	%f8, %r45;
	st.global.v4.f32 	[%rd38], {%f8, %f7, %f6, %f5};
	cvta.to.global.u64 	%rd39, %rd7;
	add.s64 	%rd40, %rd39, %rd37;
	st.global.v4.f32 	[%rd40], {%f8, %f7, %f6, %f5};
	bra.uni 	BB0_18;

BB0_3:
	setp.lt.s32	%p4, %r1, 20;
	@%p4 bra 	BB0_12;
	bra.uni 	BB0_4;

BB0_12:
	shl.b32 	%r15, %r1, 10;
	shl.b32 	%r16, %r2, 2;
	add.s32 	%r17, %r15, %r16;
	add.s32 	%r18, %r17, -14336;
	cvta.to.global.u64 	%rd25, %rd3;
	mul.wide.s32 	%rd26, %r18, 4;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.nc.v4.u32 	{%r19, %r20, %r21, %r22}, [%rd27];
	add.s32 	%r27, %r1, -14;
	mul.hi.s32 	%r28, %r27, 715827883;
	shr.u32 	%r29, %r28, 31;
	add.s32 	%r30, %r28, %r29;
	mul.lo.s32 	%r31, %r30, 6;
	sub.s32 	%r32, %r27, %r31;
	shl.b32 	%r33, %r32, 10;
	shr.s32 	%r34, %r2, 31;
	shr.u32 	%r35, %r34, 24;
	add.s32 	%r36, %r2, %r35;
	and.b32  	%r37, %r36, 1073741568;
	sub.s32 	%r38, %r2, %r37;
	shl.b32 	%r39, %r38, 2;
	add.s32 	%r40, %r39, %r33;
	cvta.to.global.u64 	%rd28, %rd10;
	mul.wide.s32 	%rd29, %r40, 4;
	add.s64 	%rd30, %rd28, %rd29;
	cvt.rn.f32.s32	%f1, %r22;
	cvt.rn.f32.s32	%f2, %r21;
	cvt.rn.f32.s32	%f3, %r20;
	cvt.rn.f32.s32	%f4, %r19;
	st.global.v4.f32 	[%rd30], {%f4, %f3, %f2, %f1};
	cvta.to.global.u64 	%rd31, %rd9;
	add.s64 	%rd32, %rd31, %rd29;
	st.global.v4.f32 	[%rd32], {%f4, %f3, %f2, %f1};
	bra.uni 	BB0_18;

BB0_4:
	setp.lt.s32	%p5, %r1, 71;
	mul.lo.s32 	%r3, %r2, 3;
	mad.lo.s32 	%r4, %r1, 597, %r3;
	add.s32 	%r5, %r4, -72833;
	cvta.to.global.u64 	%rd14, %rd4;
	mul.wide.s32 	%rd15, %r5, 4;
	add.s64 	%rd1, %rd14, %rd15;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.s32	%p9, %r2, 198;
	@%p9 bra 	BB0_18;

	ld.global.nc.u32 	%r12, [%rd1+243572];
	mad.lo.s32 	%r13, %r1, 199, %r2;
	add.s32 	%r14, %r13, -3980;
	cvta.to.global.u64 	%rd22, %rd11;
	mul.wide.s32 	%rd23, %r14, 4;
	add.s64 	%rd24, %rd22, %rd23;
	st.global.u32 	[%rd24], %r12;
	bra.uni 	BB0_18;

BB0_5:
	setp.lt.s32	%p6, %r1, 122;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 198;
	@%p8 bra 	BB0_18;

	ld.global.nc.u32 	%r9, [%rd1+121792];
	mad.lo.s32 	%r10, %r1, 199, %r2;
	add.s32 	%r11, %r10, -14129;
	cvta.to.global.u64 	%rd19, %rd12;
	mul.wide.s32 	%rd20, %r11, 4;
	add.s64 	%rd21, %rd19, %rd20;
	st.global.u32 	[%rd21], %r9;
	bra.uni 	BB0_18;

BB0_6:
	setp.gt.s32	%p7, %r2, 198;
	@%p7 bra 	BB0_18;

	ld.global.nc.u32 	%r6, [%rd1];
	mad.lo.s32 	%r7, %r1, 199, %r2;
	add.s32 	%r8, %r7, -24278;
	cvta.to.global.u64 	%rd16, %rd13;
	mul.wide.s32 	%rd17, %r8, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.global.u32 	[%rd18], %r6;

BB0_18:
	ret;
}


