{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711578456872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 17:27:36 2024 " "Processing started: Wed Mar 27 17:27:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711578456873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578456873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578456873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711578457205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711578457206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463841 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder1b-structural " "Found design unit 1: Adder1b-structural" {  } { { "../../proj/src/TopLevel/BasicGates/Adder/adder1b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder1b " "Found entity 1: Adder1b" {  } { { "../../proj/src/TopLevel/BasicGates/Adder/adder1b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleCarryAdderN-structural " "Found design unit 1: rippleCarryAdderN-structural" {  } { { "../../proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463844 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleCarryAdderN " "Found entity 1: rippleCarryAdderN" {  } { { "../../proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andG32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andG32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andG32b-dataflow " "Found design unit 1: andG32b-dataflow" {  } { { "../../proj/src/TopLevel/BasicGates/andG32b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andG32b.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463845 ""} { "Info" "ISGN_ENTITY_NAME" "1 andG32b " "Found entity 1: andG32b" {  } { { "../../proj/src/TopLevel/BasicGates/andG32b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andG32b.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/BasicGates/andg2.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463846 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/BasicGates/andg2.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andgN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andgN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgN-structural " "Found design unit 1: andgN-structural" {  } { { "../../proj/src/TopLevel/BasicGates/andgN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andgN.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463847 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgN " "Found entity 1: andgN" {  } { { "../../proj/src/TopLevel/BasicGates/andgN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/andgN.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/BasicGates/invg.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463848 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/BasicGates/invg.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463849 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1N-structural " "Found design unit 1: mux2t1N-structural" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463850 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1N " "Found entity 1: mux2t1N" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463851 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/BasicGates/org2.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463852 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/BasicGates/org2.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSregister-structure " "Found design unit 1: MIPSregister-structure" {  } { { "../../proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463853 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSregister " "Found entity 1: MIPSregister" {  } { { "../../proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/decoder5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/decoder5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5_32-decoder " "Found design unit 1: decoder5_32-decoder" {  } { { "../../proj/src/TopLevel/BasicGates/register/decoder5_32.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/decoder5_32.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463854 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "../../proj/src/TopLevel/BasicGates/register/decoder5_32.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/decoder5_32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/BasicGates/register/dffg.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463854 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/BasicGates/register/dffg.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffgN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffgN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffgN-structural " "Found design unit 1: dffgN-structural" {  } { { "../../proj/src/TopLevel/BasicGates/register/dffgN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffgN.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463856 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffgN " "Found entity 1: dffgN" {  } { { "../../proj/src/TopLevel/BasicGates/register/dffgN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/dffgN.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-mux " "Found design unit 1: mux32_1-mux" {  } { { "../../proj/src/TopLevel/BasicGates/register/mux32_1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/mux32_1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463857 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "../../proj/src/TopLevel/BasicGates/register/mux32_1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/mux32_1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/BasicGates/xorg2.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463857 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/BasicGates/xorg2.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/ControlLogic/control_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/ControlLogic/control_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_Logic-flow " "Found design unit 1: control_Logic-flow" {  } { { "../../proj/src/TopLevel/ControlLogic/control_Logic.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/ControlLogic/control_Logic.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463858 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_Logic " "Found entity 1: control_Logic" {  } { { "../../proj/src/TopLevel/ControlLogic/control_Logic.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/ControlLogic/control_Logic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitregister-structural " "Found design unit 1: nbitregister-structural" {  } { { "../../proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463859 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitregister " "Found entity 1: nbitregister" {  } { { "../../proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCReg-structural " "Found design unit 1: PCReg-structural" {  } { { "../../proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463860 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCReg " "Found entity 1: PCReg" {  } { { "../../proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16_extender-flow " "Found design unit 1: bit16_extender-flow" {  } { { "../../proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463861 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16_extender " "Found entity 1: bit16_extender" {  } { { "../../proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft2N-Behavioral " "Found design unit 1: shiftleft2N-Behavioral" {  } { { "../../proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463862 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2N " "Found entity 1: shiftleft2N" {  } { { "../../proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_logic-mixed " "Found design unit 1: fetch_logic-mixed" {  } { { "../../proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463863 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_Logic " "Found entity 1: fetch_Logic" {  } { { "../../proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structure " "Found design unit 1: ALU-structure" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463864 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderSubS-structure " "Found design unit 1: adderSubS-structure" {  } { { "../../proj/src/TopLevel/aluUnit/adderSubS.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463865 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderSubS " "Found entity 1: adderSubS" {  } { { "../../proj/src/TopLevel/aluUnit/adderSubS.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/1bitShifter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/1bitShifter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifter-structural " "Found design unit 1: barrelShifter-structural" {  } { { "../../proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463867 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter " "Found entity 1: barrelShifter" {  } { { "../../proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andG_N-structural " "Found design unit 1: andG_N-structural" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463868 ""} { "Info" "ISGN_ENTITY_NAME" "1 andG_N " "Found entity 1: andG_N" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifterArithmetic-structural " "Found design unit 1: barrelShifterArithmetic-structural" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463869 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifterArithmetic " "Found entity 1: barrelShifterArithmetic" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifterSLL-structural " "Found design unit 1: barrelShifterSLL-structural" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463870 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifterSLL " "Found entity 1: barrelShifterSLL" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_extenders-flow " "Found design unit 1: bit_extenders-flow" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463871 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_extenders " "Found entity 1: bit_extenders" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_extenders24b-flow " "Found design unit 1: bit_extenders24b-flow" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463873 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_extenders24b " "Found entity 1: bit_extenders24b" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_1-mux " "Found design unit 1: mux16_1-mux" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463873 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16b2t1-mux " "Found design unit 1: mux16b2t1-mux" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463874 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16b2t1 " "Found entity 1: mux16b2t1" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1Flow-mux2t1F " "Found design unit 1: mux2t1Flow-mux2t1F" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463875 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1Flow " "Found entity 1: mux2t1Flow" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_5b-structural " "Found design unit 1: mux2t1_5b-structural" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463876 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_5b " "Found entity 1: mux2t1_5b" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32b3t1-mux " "Found design unit 1: mux32b3t1-mux" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463877 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32b3t1 " "Found entity 1: mux32b3t1" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8b4t1-mux " "Found design unit 1: mux8b4t1-mux" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463878 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8b4t1 " "Found entity 1: mux8b4t1" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norG_N-structure " "Found design unit 1: norG_N-structure" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463879 ""} { "Info" "ISGN_ENTITY_NAME" "1 norG_N " "Found entity 1: norG_N" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orG32b-dataflow " "Found design unit 1: orG32b-dataflow" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463880 ""} { "Info" "ISGN_ENTITY_NAME" "1 orG32b " "Found entity 1: orG32b" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orG_N-structural " "Found design unit 1: orG_N-structural" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463881 ""} { "Info" "ISGN_ENTITY_NAME" "1 orG_N " "Found entity 1: orG_N" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorG_N-structural " "Found design unit 1: xorG_N-structural" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463882 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorG_N " "Found entity 1: xorG_N" {  } { { "../../proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/firstALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/firstALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firstALU-structure " "Found design unit 1: firstALU-structure" {  } { { "../../proj/src/TopLevel/aluUnit/firstALU.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/firstALU.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463883 ""} { "Info" "ISGN_ENTITY_NAME" "1 firstALU " "Found entity 1: firstALU" {  } { { "../../proj/src/TopLevel/aluUnit/firstALU.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/firstALU.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStruct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStruct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdderStruct-structure " "Found design unit 1: fullAdderStruct-structure" {  } { { "../../proj/src/TopLevel/aluUnit/fullAdderStruct.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStruct.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463884 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdderStruct " "Found entity 1: fullAdderStruct" {  } { { "../../proj/src/TopLevel/aluUnit/fullAdderStruct.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStruct.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdderStructN-structural " "Found design unit 1: fullAdderStructN-structural" {  } { { "../../proj/src/TopLevel/aluUnit/fullAdderStructN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463884 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdderStructN " "Found entity 1: fullAdderStructN" {  } { { "../../proj/src/TopLevel/aluUnit/fullAdderStructN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/lui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/lui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lui-flow " "Found design unit 1: lui-flow" {  } { { "../../proj/src/TopLevel/aluUnit/lui.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/lui.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463885 ""} { "Info" "ISGN_ENTITY_NAME" "1 lui " "Found entity 1: lui" {  } { { "../../proj/src/TopLevel/aluUnit/lui.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/lui.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/onesCompN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/onesCompN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesCompN-structural " "Found design unit 1: onesCompN-structural" {  } { { "../../proj/src/TopLevel/aluUnit/onesCompN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/onesCompN.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463887 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesCompN " "Found entity 1: onesCompN" {  } { { "../../proj/src/TopLevel/aluUnit/onesCompN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/onesCompN.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt-behavorial " "Found design unit 1: slt-behavorial" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463888 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loadMemModule-structure " "Found design unit 1: loadMemModule-structure" {  } { { "../../proj/src/TopLevel/loadMemModule/loadMemModule.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463889 ""} { "Info" "ISGN_ENTITY_NAME" "1 loadMemModule " "Found entity 1: loadMemModule" {  } { { "../../proj/src/TopLevel/loadMemModule/loadMemModule.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/mem.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463890 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/mem.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711578463890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578463890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711578464089 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711578464090 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(57) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711578464090 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rs MIPS_Processor.vhd(93) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(93): object \"s_rs\" assigned a value but never read" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711578464090 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rt MIPS_Processor.vhd(94) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(94): object \"s_rt\" assigned a value but never read" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711578464090 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rd MIPS_Processor.vhd(95) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(95): object \"s_rd\" assigned a value but never read" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711578464090 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "IMem" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_Logic fetch_Logic:fetchUnit " "Elaborating entity \"fetch_Logic\" for hierarchy \"fetch_Logic:fetchUnit\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "fetchUnit" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCReg fetch_Logic:fetchUnit\|PCReg:r_PCReg " "Elaborating entity \"PCReg\" for hierarchy \"fetch_Logic:fetchUnit\|PCReg:r_PCReg\"" {  } { { "../../proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" "r_PCReg" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1N fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N " "Elaborating entity \"mux2t1N\" for hierarchy \"fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N\"" {  } { { "../../proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd" "g_Mux2t1N" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N\|mux2t1:\\G_NBit_MUX:0:MUXi " "Elaborating entity \"mux2t1\" for hierarchy \"fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N\|mux2t1:\\G_NBit_MUX:0:MUXi\"" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1N.vhd" "\\G_NBit_MUX:0:MUXi" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N\|mux2t1:\\G_NBit_MUX:0:MUXi\|invg:g_notGate " "Elaborating entity \"invg\" for hierarchy \"fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N\|mux2t1:\\G_NBit_MUX:0:MUXi\|invg:g_notGate\"" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1.vhd" "g_notGate" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N\|mux2t1:\\G_NBit_MUX:0:MUXi\|andg2:g_andGateB " "Elaborating entity \"andg2\" for hierarchy \"fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N\|mux2t1:\\G_NBit_MUX:0:MUXi\|andg2:g_andGateB\"" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1.vhd" "g_andGateB" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N\|mux2t1:\\G_NBit_MUX:0:MUXi\|org2:g_orGate " "Elaborating entity \"org2\" for hierarchy \"fetch_Logic:fetchUnit\|PCReg:r_PCReg\|mux2t1N:g_Mux2t1N\|mux2t1:\\G_NBit_MUX:0:MUXi\|org2:g_orGate\"" {  } { { "../../proj/src/TopLevel/BasicGates/mux2t1.vhd" "g_orGate" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/mux2t1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitregister fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC " "Elaborating entity \"nbitregister\" for hierarchy \"fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\"" {  } { { "../../proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd" "r_PC" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:0:g_dffg " "Elaborating entity \"dffg\" for hierarchy \"fetch_Logic:fetchUnit\|PCReg:r_PCReg\|nbitregister:r_PC\|dffg:\\gen_dffg:0:g_dffg\"" {  } { { "../../proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd" "\\gen_dffg:0:g_dffg" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleCarryAdderN fetch_Logic:fetchUnit\|rippleCarryAdderN:g_NextPC " "Elaborating entity \"rippleCarryAdderN\" for hierarchy \"fetch_Logic:fetchUnit\|rippleCarryAdderN:g_NextPC\"" {  } { { "../../proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" "g_NextPC" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464215 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s_adderCarryBit\[31\] rippleCarryAdderN.vhd(41) " "Using initial value X (don't care) for net \"s_adderCarryBit\[31\]\" at rippleCarryAdderN.vhd(41)" {  } { { "../../proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578464217 "|MIPS_Processor|fetch_Logic:fetchUnit|rippleCarryAdderN:g_NextPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1b fetch_Logic:fetchUnit\|rippleCarryAdderN:g_NextPC\|Adder1b:g_1stBitRipple_Adder " "Elaborating entity \"Adder1b\" for hierarchy \"fetch_Logic:fetchUnit\|rippleCarryAdderN:g_NextPC\|Adder1b:g_1stBitRipple_Adder\"" {  } { { "../../proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd" "g_1stBitRipple_Adder" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 fetch_Logic:fetchUnit\|rippleCarryAdderN:g_NextPC\|Adder1b:g_1stBitRipple_Adder\|xorg2:g_xorgAB " "Elaborating entity \"xorg2\" for hierarchy \"fetch_Logic:fetchUnit\|rippleCarryAdderN:g_NextPC\|Adder1b:g_1stBitRipple_Adder\|xorg2:g_xorgAB\"" {  } { { "../../proj/src/TopLevel/BasicGates/Adder/adder1b.vhd" "g_xorgAB" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2N fetch_Logic:fetchUnit\|shiftleft2N:g_jShiftLeft " "Elaborating entity \"shiftleft2N\" for hierarchy \"fetch_Logic:fetchUnit\|shiftleft2N:g_jShiftLeft\"" {  } { { "../../proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" "g_jShiftLeft" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16_extender fetch_Logic:fetchUnit\|bit16_extender:g_bitExtender " "Elaborating entity \"bit16_extender\" for hierarchy \"fetch_Logic:fetchUnit\|bit16_extender:g_bitExtender\"" {  } { { "../../proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" "g_bitExtender" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2N fetch_Logic:fetchUnit\|shiftleft2N:g_bShiftLeft " "Elaborating entity \"shiftleft2N\" for hierarchy \"fetch_Logic:fetchUnit\|shiftleft2N:g_bShiftLeft\"" {  } { { "../../proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" "g_bShiftLeft" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_5b mux2t1_5b:muxWrAddr " "Elaborating entity \"mux2t1_5b\" for hierarchy \"mux2t1_5b:muxWrAddr\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "muxWrAddr" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:muxjal " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:muxjal\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "muxjal" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSregister MIPSregister:RegisterMod " "Elaborating entity \"MIPSregister\" for hierarchy \"MIPSregister:RegisterMod\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "RegisterMod" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 MIPSregister:RegisterMod\|decoder5_32:g_decoder " "Elaborating entity \"decoder5_32\" for hierarchy \"MIPSregister:RegisterMod\|decoder5_32:g_decoder\"" {  } { { "../../proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" "g_decoder" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffgN MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:0:REG " "Elaborating entity \"dffgN\" for hierarchy \"MIPSregister:RegisterMod\|dffgN:\\G_NBit_REGISTER:0:REG\"" {  } { { "../../proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" "\\G_NBit_REGISTER:0:REG" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 MIPSregister:RegisterMod\|mux32_1:g_mux01 " "Elaborating entity \"mux32_1\" for hierarchy \"MIPSregister:RegisterMod\|mux32_1:g_mux01\"" {  } { { "../../proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" "g_mux01" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_Logic control_Logic:controlUnit " "Elaborating entity \"control_Logic\" for hierarchy \"control_Logic:controlUnit\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "controlUnit" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUmod " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUmod\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "ALUmod" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_extenders ALU:ALUmod\|bit_extenders:g_bitExtender01 " "Elaborating entity \"bit_extenders\" for hierarchy \"ALU:ALUmod\|bit_extenders:g_bitExtender01\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_bitExtender01" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lui ALU:ALUmod\|lui:g_lui01 " "Elaborating entity \"lui\" for hierarchy \"ALU:ALUmod\|lui:g_lui01\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_lui01" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firstALU ALU:ALUmod\|firstALU:g_addSub01 " "Elaborating entity \"firstALU\" for hierarchy \"ALU:ALUmod\|firstALU:g_addSub01\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_addSub01" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderSubS ALU:ALUmod\|firstALU:g_addSub01\|adderSubS:g_adderSub01 " "Elaborating entity \"adderSubS\" for hierarchy \"ALU:ALUmod\|firstALU:g_addSub01\|adderSubS:g_adderSub01\"" {  } { { "../../proj/src/TopLevel/aluUnit/firstALU.vhd" "g_adderSub01" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/firstALU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesCompN ALU:ALUmod\|firstALU:g_addSub01\|adderSubS:g_adderSub01\|onesCompN:g_inverterGate01 " "Elaborating entity \"onesCompN\" for hierarchy \"ALU:ALUmod\|firstALU:g_addSub01\|adderSubS:g_adderSub01\|onesCompN:g_inverterGate01\"" {  } { { "../../proj/src/TopLevel/aluUnit/adderSubS.vhd" "g_inverterGate01" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderStructN ALU:ALUmod\|firstALU:g_addSub01\|adderSubS:g_adderSub01\|fullAdderStructN:g_RippleFAGate02 " "Elaborating entity \"fullAdderStructN\" for hierarchy \"ALU:ALUmod\|firstALU:g_addSub01\|adderSubS:g_adderSub01\|fullAdderStructN:g_RippleFAGate02\"" {  } { { "../../proj/src/TopLevel/aluUnit/adderSubS.vhd" "g_RippleFAGate02" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/adderSubS.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderStruct ALU:ALUmod\|firstALU:g_addSub01\|adderSubS:g_adderSub01\|fullAdderStructN:g_RippleFAGate02\|fullAdderStruct:\\G_NBit_ADDER:0:MUXI " "Elaborating entity \"fullAdderStruct\" for hierarchy \"ALU:ALUmod\|firstALU:g_addSub01\|adderSubS:g_adderSub01\|fullAdderStructN:g_RippleFAGate02\|fullAdderStruct:\\G_NBit_ADDER:0:MUXI\"" {  } { { "../../proj/src/TopLevel/aluUnit/fullAdderStructN.vhd" "\\G_NBit_ADDER:0:MUXI" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578464954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andG_N ALU:ALUmod\|andG_N:g_AND32 " "Elaborating entity \"andG_N\" for hierarchy \"ALU:ALUmod\|andG_N:g_AND32\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_AND32" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578465014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orG_N ALU:ALUmod\|orG_N:g_OR32 " "Elaborating entity \"orG_N\" for hierarchy \"ALU:ALUmod\|orG_N:g_OR32\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_OR32" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578465027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorG_N ALU:ALUmod\|xorG_N:g_XOR32 " "Elaborating entity \"xorG_N\" for hierarchy \"ALU:ALUmod\|xorG_N:g_XOR32\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_XOR32" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578465041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norG_N ALU:ALUmod\|norG_N:g_NOR32 " "Elaborating entity \"norG_N\" for hierarchy \"ALU:ALUmod\|norG_N:g_NOR32\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_NOR32" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578465053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt ALU:ALUmod\|slt:g_slt " "Elaborating entity \"slt\" for hierarchy \"ALU:ALUmod\|slt:g_slt\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_slt" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578465073 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_OUT slt.vhd(35) " "VHDL Process Statement warning at slt.vhd(35): inferring latch(es) for signal or variable \"o_OUT\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711578465073 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[0\] slt.vhd(35) " "Inferred latch for \"o_OUT\[0\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[1\] slt.vhd(35) " "Inferred latch for \"o_OUT\[1\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[2\] slt.vhd(35) " "Inferred latch for \"o_OUT\[2\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[3\] slt.vhd(35) " "Inferred latch for \"o_OUT\[3\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[4\] slt.vhd(35) " "Inferred latch for \"o_OUT\[4\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[5\] slt.vhd(35) " "Inferred latch for \"o_OUT\[5\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[6\] slt.vhd(35) " "Inferred latch for \"o_OUT\[6\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[7\] slt.vhd(35) " "Inferred latch for \"o_OUT\[7\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[8\] slt.vhd(35) " "Inferred latch for \"o_OUT\[8\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[9\] slt.vhd(35) " "Inferred latch for \"o_OUT\[9\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[10\] slt.vhd(35) " "Inferred latch for \"o_OUT\[10\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[11\] slt.vhd(35) " "Inferred latch for \"o_OUT\[11\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[12\] slt.vhd(35) " "Inferred latch for \"o_OUT\[12\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[13\] slt.vhd(35) " "Inferred latch for \"o_OUT\[13\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[14\] slt.vhd(35) " "Inferred latch for \"o_OUT\[14\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[15\] slt.vhd(35) " "Inferred latch for \"o_OUT\[15\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[16\] slt.vhd(35) " "Inferred latch for \"o_OUT\[16\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[17\] slt.vhd(35) " "Inferred latch for \"o_OUT\[17\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[18\] slt.vhd(35) " "Inferred latch for \"o_OUT\[18\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[19\] slt.vhd(35) " "Inferred latch for \"o_OUT\[19\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[20\] slt.vhd(35) " "Inferred latch for \"o_OUT\[20\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[21\] slt.vhd(35) " "Inferred latch for \"o_OUT\[21\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[22\] slt.vhd(35) " "Inferred latch for \"o_OUT\[22\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[23\] slt.vhd(35) " "Inferred latch for \"o_OUT\[23\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[24\] slt.vhd(35) " "Inferred latch for \"o_OUT\[24\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[25\] slt.vhd(35) " "Inferred latch for \"o_OUT\[25\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[26\] slt.vhd(35) " "Inferred latch for \"o_OUT\[26\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[27\] slt.vhd(35) " "Inferred latch for \"o_OUT\[27\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[28\] slt.vhd(35) " "Inferred latch for \"o_OUT\[28\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[29\] slt.vhd(35) " "Inferred latch for \"o_OUT\[29\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[30\] slt.vhd(35) " "Inferred latch for \"o_OUT\[30\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_OUT\[31\] slt.vhd(35) " "Inferred latch for \"o_OUT\[31\]\" at slt.vhd(35)" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578465074 "|MIPS_Processor|ALU:ALUmod|slt:g_slt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifterSLL ALU:ALUmod\|barrelShifterSLL:g_sllShifter " "Elaborating entity \"barrelShifterSLL\" for hierarchy \"ALU:ALUmod\|barrelShifterSLL:g_sllShifter\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_sllShifter" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578465081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifterArithmetic ALU:ALUmod\|barrelShifterArithmetic:g_sraShifter " "Elaborating entity \"barrelShifterArithmetic\" for hierarchy \"ALU:ALUmod\|barrelShifterArithmetic:g_sraShifter\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_sraShifter" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578465730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 ALU:ALUmod\|mux16_1:g_16t1Mux " "Elaborating entity \"mux16_1\" for hierarchy \"ALU:ALUmod\|mux16_1:g_16t1Mux\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_16t1Mux" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578466067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1Flow ALU:ALUmod\|mux2t1Flow:g_ovrFlowMux " "Elaborating entity \"mux2t1Flow\" for hierarchy \"ALU:ALUmod\|mux2t1Flow:g_ovrFlowMux\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_ovrFlowMux" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578466076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orG32b ALU:ALUmod\|orG32b:g_orG32b01 " "Elaborating entity \"orG32b\" for hierarchy \"ALU:ALUmod\|orG32b:g_orG32b01\"" {  } { { "../../proj/src/TopLevel/aluUnit/ALU.vhd" "g_orG32b01" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/ALU.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578466081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadMemModule loadMemModule:loadMemModuleMod " "Elaborating entity \"loadMemModule\" for hierarchy \"loadMemModule:loadMemModuleMod\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "loadMemModuleMod" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578466115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8b4t1 loadMemModule:loadMemModuleMod\|mux8b4t1:g_8b4t1mux01 " "Elaborating entity \"mux8b4t1\" for hierarchy \"loadMemModule:loadMemModuleMod\|mux8b4t1:g_8b4t1mux01\"" {  } { { "../../proj/src/TopLevel/loadMemModule/loadMemModule.vhd" "g_8b4t1mux01" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578466123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16b2t1 loadMemModule:loadMemModuleMod\|mux16b2t1:g_16b2t1mux01 " "Elaborating entity \"mux16b2t1\" for hierarchy \"loadMemModule:loadMemModuleMod\|mux16b2t1:g_16b2t1mux01\"" {  } { { "../../proj/src/TopLevel/loadMemModule/loadMemModule.vhd" "g_16b2t1mux01" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578466129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_extenders24b loadMemModule:loadMemModuleMod\|bit_extenders24b:g_24bsignExt " "Elaborating entity \"bit_extenders24b\" for hierarchy \"loadMemModule:loadMemModuleMod\|bit_extenders24b:g_24bsignExt\"" {  } { { "../../proj/src/TopLevel/loadMemModule/loadMemModule.vhd" "g_24bsignExt" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/loadMemModule/loadMemModule.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578466137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32b3t1 mux32b3t1:muxFinalData " "Elaborating entity \"mux32b3t1\" for hierarchy \"mux32b3t1:muxFinalData\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "muxFinalData" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578466145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALUmod\|slt:g_slt\|o_OUT\[0\] " "LATCH primitive \"ALU:ALUmod\|slt:g_slt\|o_OUT\[0\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711578467751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALUmod\|slt:g_slt\|o_OUT\[0\] " "LATCH primitive \"ALU:ALUmod\|slt:g_slt\|o_OUT\[0\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/aluUnit/slt.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/TopLevel/aluUnit/slt.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711578467803 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/mem.vhd" "ram" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1711578467822 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/mem.vhd" "ram" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1711578467822 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711578467822 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1711578468285 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711578642201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711578686629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711578686629 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/MIPS_Processor.vhd" "" { Text "/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow/proj/src/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711578689893 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711578689893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115340 " "Implemented 115340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711578689895 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711578689895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115241 " "Implemented 115241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711578689895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711578689895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1274 " "Peak virtual memory: 1274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711578689980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 17:31:29 2024 " "Processing ended: Wed Mar 27 17:31:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711578689980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:53 " "Elapsed time: 00:03:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711578689980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:56 " "Total CPU time (on all processors): 00:03:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711578689980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711578689980 ""}
