
AVRASM ver. 2.1.30  C:\Users\Mohamed\Desktop\code_vision_projects\IC_TESTER_IC`S\4002\Debug\List\TEST_IC_CD4002.asm Sat Jan 08 16:11:23 2022

C:\Users\Mohamed\Desktop\code_vision_projects\IC_TESTER_IC`S\4002\Debug\List\TEST_IC_CD4002.asm(1087): warning: Register r5 already defined by the .DEF directive
C:\Users\Mohamed\Desktop\code_vision_projects\IC_TESTER_IC`S\4002\Debug\List\TEST_IC_CD4002.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\Mohamed\Desktop\code_vision_projects\IC_TESTER_IC`S\4002\Debug\List\TEST_IC_CD4002.asm(1089): warning: Register r7 already defined by the .DEF directive
C:\Users\Mohamed\Desktop\code_vision_projects\IC_TESTER_IC`S\4002\Debug\List\TEST_IC_CD4002.asm(1090): warning: Register r6 already defined by the .DEF directive
C:\Users\Mohamed\Desktop\code_vision_projects\IC_TESTER_IC`S\4002\Debug\List\TEST_IC_CD4002.asm(1091): warning: Register r9 already defined by the .DEF directive
C:\Users\Mohamed\Desktop\code_vision_projects\IC_TESTER_IC`S\4002\Debug\List\TEST_IC_CD4002.asm(1092): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.14 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32A
                 ;Program type           : Application
                 ;Clock frequency        : 11.059200 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32A
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _test=R5
                 	.DEF _flag=R4
                 	.DEF _i1=R7
                 	.DEF _i2=R6
                 	.DEF _i3=R9
                 	.DEF _i4=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 002f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00002a 0101      	.DB  0x1,0x1
                 
                 
                 __GLOBAL_INI_TBL:
00002b 0002      	.DW  0x02
00002c 0004      	.DW  0x04
00002d 0054      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
00002e 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00002f 94f8      	CLI
000030 27ee      	CLR  R30
000031 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000032 e0f1      	LDI  R31,1
000033 bff5      	OUT  MCUCR,R31
000034 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000035 e08d      	LDI  R24,(14-2)+1
000036 e0a2      	LDI  R26,2
000037 27bb      	CLR  R27
                 __CLEAR_REG:
000038 93ed      	ST   X+,R30
000039 958a      	DEC  R24
00003a f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003b e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00003c e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00003d e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00003e 93ed      	ST   X+,R30
00003f 9701      	SBIW R24,1
000040 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000041 e5e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000042 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000043 9185      	LPM  R24,Z+
000044 9195      	LPM  R25,Z+
000045 9700      	SBIW R24,0
000046 f061      	BREQ __GLOBAL_INI_END
000047 91a5      	LPM  R26,Z+
000048 91b5      	LPM  R27,Z+
000049 9005      	LPM  R0,Z+
00004a 9015      	LPM  R1,Z+
00004b 01bf      	MOVW R22,R30
00004c 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00004d 9005      	LPM  R0,Z+
00004e 920d      	ST   X+,R0
00004f 9701      	SBIW R24,1
000050 f7e1      	BRNE __GLOBAL_INI_LOOP
000051 01fb      	MOVW R30,R22
000052 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000053 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000054 bfed      	OUT  SPL,R30
000055 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000056 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000057 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000058 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000059 940c 005b 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.14 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : TEST_IC_CD4002
                 ;Version :
                 ;Date    : 12/27/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ; // PINS USED WITH THIS IC :- A0 - A4 & C5- C1
                 ; // C6 & C0 & A6 - A5 NOT USED
                 ;
                 ; // NUMBER OF PINS = 14
                 ; //CONNECTION
                 ;                  //PINS IN THE CD4002 IC    // IN OR OUT
                 ; #define J PINA.5  //PIN 1                    //  OUT1
                 ; #define A PORTA.6 //PIN 2                    //  IN1
                 ; #define B PORTA.7 //PIN 3                    //  IN1
                 ; #define C PORTD.4 //PIN 4                    //  IN1
                 ; #define D PORTD.5 //PIN 5                    //  IN1
                 ;        //PORTD.6 //PIN 6                    // NOT USED
                 ; #define gnd PORTD.7 //PIN 7                    // GND
                 ;
                 ;
                 ;
                 ;        //PORTB.3 //PIN 8                    // NOT USED
                 ; #define E   PORTB.2 //PIN 9                    //  IN2
                 ; #define F   PORTB.1 //PIN 10                   //  IN2
                 ; #define G   PORTB.0 //PIN 11                   //  IN2
                 ; #define H   PORTC.7 //PIN 12                   //  IN2
                 ; #define K   PINC.6  //PIN 13                   //  OUT2
                 ; #define vcc PORTC.5 //PIN 14                   //  VCC
                 ;
                 ;
                 ; //INPUT  PORTS IN OUR IC :- A5 , C6        //DDR  = 0 // PORTA.5 =   1
                 ; //OUTPUT PORTS IN OUR IC :- A1-A4 & C5-C1  //DDR  = 1 // PORTA.1 =   0
                 ;
                 ; #define ON  1
                 ; #define OFF 0
                 ;
                 ; #define BUTTON1 PIND.2
                 ;
                 ; #define LED_GREEN PORTD.2
                 ; #define LED_RED PORTD.3
                 ;
                 ;
                 ; char test = 1;
                 ; char flag = 1;
                 ; char i1,i2,i3,i4;
                 ;
                 ;
                 ;void main(void)
                 ; 0000 0046 {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0047     DDRA    = 0xdf ; // 1101 1111
00005b edef      	LDI  R30,LOW(223)
00005c bbea      	OUT  0x1A,R30
                 ; 0000 0048     PORTA   = 0x20 ; // 0010 0000
00005d e2e0      	LDI  R30,LOW(32)
00005e bbeb      	OUT  0x1B,R30
                 ; 0000 0049 
                 ; 0000 004A     DDRC    = 0xbf ; // 1011 1111
00005f ebef      	LDI  R30,LOW(191)
000060 bbe4      	OUT  0x14,R30
                 ; 0000 004B     PORTC   = 0x40 ; // 0100 0000
000061 e4e0      	LDI  R30,LOW(64)
000062 bbe5      	OUT  0x15,R30
                 ; 0000 004C 
                 ; 0000 004D     DDRD    = 0xff ; //1111 1111
000063 efef      	LDI  R30,LOW(255)
000064 bbe1      	OUT  0x11,R30
                 ; 0000 004E     PORTD   = 0x00 ; //0000 0000
000065 e0e0      	LDI  R30,LOW(0)
000066 bbe2      	OUT  0x12,R30
                 ; 0000 004F 
                 ; 0000 0050     DDRB  = 0xff;
000067 efef      	LDI  R30,LOW(255)
000068 bbe7      	OUT  0x17,R30
                 ; 0000 0051     PORTB = 0x00;
000069 e0e0      	LDI  R30,LOW(0)
00006a bbe8      	OUT  0x18,R30
                 ; 0000 0052 
                 ; 0000 0053     PORTD.7 = OFF;
00006b 9897      	CBI  0x12,7
                 ; 0000 0054     PORTC.5 = ON ;
00006c 9aad      	SBI  0x15,5
                 ; 0000 0055     PORTD.6 = OFF;
00006d 9896      	CBI  0x12,6
                 ; 0000 0056     PORTB.3 = OFF;
00006e 98c3      	CBI  0x18,3
                 ; 0000 0057 
                 ; 0000 0058 
                 ; 0000 0059 
                 ; 0000 005A 
                 ; 0000 005B while (1)
                 _0xB:
                 ; 0000 005C       {
                 ; 0000 005D       if  (flag == 1){
00006f e0e1      	LDI  R30,LOW(1)
000070 15e4      	CP   R30,R4
000071 f009      	BREQ PC+2
000072 c08f      	RJMP _0xE
                 ; 0000 005E 
                 ; 0000 005F           for(i1=0; i1<2 ; i1++){
000073 2477      	CLR  R7
                 _0x10:
000074 e0e2      	LDI  R30,LOW(2)
000075 167e      	CP   R7,R30
000076 f008      	BRLO PC+2
000077 c088      	RJMP _0x11
                 ; 0000 0060 
                 ; 0000 0061                 for(i2=0; i2<2 ; i2++){
000078 2466      	CLR  R6
                 _0x13:
000079 e0e2      	LDI  R30,LOW(2)
00007a 166e      	CP   R6,R30
00007b f008      	BRLO PC+2
00007c c07f      	RJMP _0x14
                 ; 0000 0062 
                 ; 0000 0063                         for(i3=0; i3<2 ; i3++){
00007d 2499      	CLR  R9
                 _0x16:
00007e e0e2      	LDI  R30,LOW(2)
00007f 169e      	CP   R9,R30
000080 f008      	BRLO PC+2
000081 c076      	RJMP _0x17
                 ; 0000 0064 
                 ; 0000 0065                             for(i4=0; i4<2 ; i4++){
000082 2488      	CLR  R8
                 _0x19:
000083 e0e2      	LDI  R30,LOW(2)
000084 168e      	CP   R8,R30
000085 f008      	BRLO PC+2
000086 c06d      	RJMP _0x1A
                 ; 0000 0066 
                 ; 0000 0067                                   if( i4 == 1){
000087 e0e1      	LDI  R30,LOW(1)
000088 15e8      	CP   R30,R8
000089 f419      	BRNE _0x1B
                 ; 0000 0068                                     A = ON;
00008a 9ade      	SBI  0x1B,6
                 ; 0000 0069                                     E = ON;
00008b 9ac2      	SBI  0x18,2
                 ; 0000 006A                                   }
                 ; 0000 006B                                   else if( i4 == 0){
00008c c004      	RJMP _0x20
                 _0x1B:
00008d 2088      	TST  R8
00008e f411      	BRNE _0x21
                 ; 0000 006C                                      A = OFF;
00008f 98de      	CBI  0x1B,6
                 ; 0000 006D                                      E = OFF;
000090 98c2      	CBI  0x18,2
                 ; 0000 006E                                   }
                 ; 0000 006F 
                 ; 0000 0070                                   if( i3 == 1){
                 _0x21:
                 _0x20:
000091 e0e1      	LDI  R30,LOW(1)
000092 15e9      	CP   R30,R9
000093 f419      	BRNE _0x26
                 ; 0000 0071                                     B = ON;
000094 9adf      	SBI  0x1B,7
                 ; 0000 0072                                     F = ON;
000095 9ac1      	SBI  0x18,1
                 ; 0000 0073                                   }
                 ; 0000 0074                                   else if( i3 == 0){
000096 c004      	RJMP _0x2B
                 _0x26:
000097 2099      	TST  R9
000098 f411      	BRNE _0x2C
                 ; 0000 0075                                     B = OFF;
000099 98df      	CBI  0x1B,7
                 ; 0000 0076                                     F = OFF;
00009a 98c1      	CBI  0x18,1
                 ; 0000 0077                                   }
                 ; 0000 0078 
                 ; 0000 0079                                   if( i2 == 1){
                 _0x2C:
                 _0x2B:
00009b e0e1      	LDI  R30,LOW(1)
00009c 15e6      	CP   R30,R6
00009d f419      	BRNE _0x31
                 ; 0000 007A                                     C = ON;
00009e 9a94      	SBI  0x12,4
                 ; 0000 007B                                     G = ON;
00009f 9ac0      	SBI  0x18,0
                 ; 0000 007C                                   }
                 ; 0000 007D                                   else if( i2 == 0){
0000a0 c004      	RJMP _0x36
                 _0x31:
0000a1 2066      	TST  R6
0000a2 f411      	BRNE _0x37
                 ; 0000 007E                                     C = OFF;
0000a3 9894      	CBI  0x12,4
                 ; 0000 007F                                     G = OFF;
0000a4 98c0      	CBI  0x18,0
                 ; 0000 0080                                   }
                 ; 0000 0081 
                 ; 0000 0082                                   if( i1 == 1){
                 _0x37:
                 _0x36:
0000a5 e0e1      	LDI  R30,LOW(1)
0000a6 15e7      	CP   R30,R7
0000a7 f419      	BRNE _0x3C
                 ; 0000 0083                                     H = ON;
0000a8 9aaf      	SBI  0x15,7
                 ; 0000 0084                                     D = ON;
0000a9 9a95      	SBI  0x12,5
                 ; 0000 0085                                   }
                 ; 0000 0086                                   else if( i1 == 0){
0000aa c004      	RJMP _0x41
                 _0x3C:
0000ab 2077      	TST  R7
0000ac f411      	BRNE _0x42
                 ; 0000 0087                                     H = OFF;
0000ad 98af      	CBI  0x15,7
                 ; 0000 0088                                     D = OFF;
0000ae 9895      	CBI  0x12,5
                 ; 0000 0089                                   }
                 ; 0000 008A 
                 ; 0000 008B                                   //delay_ms(10);
                 ; 0000 008C 
                 ; 0000 008D                                   if( J == !( A | B | C | D ) || K == !( E | F | G | H ) ){
                 _0x42:
                 _0x41:
0000af e0e0      	LDI  R30,0
0000b0 99cd      	SBIC 0x19,5
0000b1 e0e1      	LDI  R30,1
0000b2 2e0e      	MOV  R0,R30
0000b3 e0a0      	LDI  R26,0
0000b4 99de      	SBIC 0x1B,6
0000b5 e0a1      	LDI  R26,1
0000b6 e0e0      	LDI  R30,0
0000b7 99df      	SBIC 0x1B,7
0000b8 e0e1      	LDI  R30,1
0000b9 2bea      	OR   R30,R26
0000ba 2fae      	MOV  R26,R30
0000bb e0e0      	LDI  R30,0
0000bc 9994      	SBIC 0x12,4
0000bd e0e1      	LDI  R30,1
0000be 2bea      	OR   R30,R26
0000bf 2fae      	MOV  R26,R30
0000c0 e0e0      	LDI  R30,0
0000c1 9995      	SBIC 0x12,5
0000c2 e0e1      	LDI  R30,1
0000c3 2bea      	OR   R30,R26
0000c4 940e 011a 	CALL __LNEGB1
0000c6 15e0      	CP   R30,R0
0000c7 f0c9      	BREQ _0x48
0000c8 e0e0      	LDI  R30,0
0000c9 999e      	SBIC 0x13,6
0000ca e0e1      	LDI  R30,1
0000cb 2e0e      	MOV  R0,R30
0000cc e0a0      	LDI  R26,0
0000cd 99c2      	SBIC 0x18,2
0000ce e0a1      	LDI  R26,1
0000cf e0e0      	LDI  R30,0
0000d0 99c1      	SBIC 0x18,1
0000d1 e0e1      	LDI  R30,1
0000d2 2bea      	OR   R30,R26
0000d3 2fae      	MOV  R26,R30
0000d4 e0e0      	LDI  R30,0
0000d5 99c0      	SBIC 0x18,0
0000d6 e0e1      	LDI  R30,1
0000d7 2bea      	OR   R30,R26
0000d8 2fae      	MOV  R26,R30
0000d9 e0e0      	LDI  R30,0
0000da 99af      	SBIC 0x15,7
0000db e0e1      	LDI  R30,1
0000dc 2bea      	OR   R30,R26
0000dd 940e 011a 	CALL __LNEGB1
0000df 15e0      	CP   R30,R0
0000e0 f449      	BRNE _0x47
                 _0x48:
                 ; 0000 008E                                        LED_GREEN = ON;
0000e1 9a92      	SBI  0x12,2
                 ; 0000 008F                                        delay_ms(50);
0000e2 e3a2      	LDI  R26,LOW(50)
0000e3 e0b0      	LDI  R27,0
0000e4 940e 0110 	CALL _delay_ms
                 ; 0000 0090                                        LED_GREEN = OFF;
0000e6 9892      	CBI  0x12,2
                 ; 0000 0091                                        //delay_ms(50);
                 ; 0000 0092 
                 ; 0000 0093                                        test = ON;
0000e7 e0e1      	LDI  R30,LOW(1)
0000e8 2e5e      	MOV  R5,R30
                 ; 0000 0094                                   }
                 ; 0000 0095                                   else{
0000e9 c008      	RJMP _0x4E
                 _0x47:
                 ; 0000 0096                                        LED_RED = ON;
0000ea 9a93      	SBI  0x12,3
                 ; 0000 0097                                        delay_ms(50);
0000eb e3a2      	LDI  R26,LOW(50)
0000ec e0b0      	LDI  R27,0
0000ed 940e 0110 	CALL _delay_ms
                 ; 0000 0098                                        LED_RED = OFF;
0000ef 9893      	CBI  0x12,3
                 ; 0000 0099                                        //delay_ms(50);
                 ; 0000 009A 
                 ; 0000 009B                                        test = OFF;
0000f0 2455      	CLR  R5
                 ; 0000 009C                                        break;
0000f1 c002      	RJMP _0x1A
                 ; 0000 009D                                   }
                 _0x4E:
                 ; 0000 009E                             }
0000f2 9483      	INC  R8
0000f3 cf8f      	RJMP _0x19
                 _0x1A:
                 ; 0000 009F                             if( test == OFF){break;}
0000f4 2055      	TST  R5
0000f5 f011      	BREQ _0x17
                 ; 0000 00A0                         }
0000f6 9493      	INC  R9
0000f7 cf86      	RJMP _0x16
                 _0x17:
                 ; 0000 00A1                         if( test == OFF){break;}
0000f8 2055      	TST  R5
0000f9 f011      	BREQ _0x14
                 ; 0000 00A2                 }
0000fa 9463      	INC  R6
0000fb cf7d      	RJMP _0x13
                 _0x14:
                 ; 0000 00A3                 if( test == OFF){break;}
0000fc 2055      	TST  R5
0000fd f011      	BREQ _0x11
                 ; 0000 00A4           }
0000fe 9473      	INC  R7
0000ff cf74      	RJMP _0x10
                 _0x11:
                 ; 0000 00A5           flag = 0;
000100 2444      	CLR  R4
                 ; 0000 00A6 
                 ; 0000 00A7       }
                 ; 0000 00A8       else if( flag == 0){
000101 c00c      	RJMP _0x56
                 _0xE:
000102 2044      	TST  R4
000103 f451      	BRNE _0x57
                 ; 0000 00A9         if(test == 1){
000104 e0e1      	LDI  R30,LOW(1)
000105 15e5      	CP   R30,R5
000106 f419      	BRNE _0x58
                 ; 0000 00AA 
                 ; 0000 00AB               LED_RED = OFF;
000107 9893      	CBI  0x12,3
                 ; 0000 00AC               LED_GREEN = ON;
000108 9a92      	SBI  0x12,2
                 ; 0000 00AD 
                 ; 0000 00AE         }
                 ; 0000 00AF         else if(test == 0){
000109 c004      	RJMP _0x5D
                 _0x58:
00010a 2055      	TST  R5
00010b f411      	BRNE _0x5E
                 ; 0000 00B0 
                 ; 0000 00B1             LED_GREEN = OFF;
00010c 9892      	CBI  0x12,2
                 ; 0000 00B2             LED_RED = ON;
00010d 9a93      	SBI  0x12,3
                 ; 0000 00B3 
                 ; 0000 00B4         }
                 ; 0000 00B5       }
                 _0x5E:
                 _0x5D:
                 ; 0000 00B6 }
                 _0x57:
                 _0x56:
00010e cf60      	RJMP _0xB
                 ; 0000 00B7 }
                 _0x63:
00010f cfff      	RJMP _0x63
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _delay_ms:
000110 9610      	adiw r26,0
000111 f039      	breq __delay_ms1
                 __delay_ms0:
000112 95a8      	wdr
                +
000113 ec8d     +LDI R24 , LOW ( 0xACD )
000114 e09a     +LDI R25 , HIGH ( 0xACD )
                +__DELAY_USW_LOOP :
000115 9701     +SBIW R24 , 1
000116 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xACD
000117 9711      	sbiw r26,1
000118 f7c9      	brne __delay_ms0
                 __delay_ms1:
000119 9508      	ret
                 
                 __LNEGB1:
00011a 23ee      	TST  R30
00011b e0e1      	LDI  R30,1
00011c f009      	BREQ __LNEGB1F
00011d 27ee      	CLR  R30
                 __LNEGB1F:
00011e 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32A register use summary:
r0 :   8 r1 :   1 r2 :   0 r3 :   0 r4 :   3 r5 :   7 r6 :   5 r7 :   5 
r8 :   5 r9 :   5 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  21 r27:   4 r28:   1 r29:   1 r30:  84 r31:   3 
x  :   3 y  :   0 z  :   7 
Registers used: 19 out of 35 (54.3%)

ATmega32A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   1 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   8 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   0 brmi  :   0 brne  :  17 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   4 
cbi   :  15 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   9 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :  12 cpc   :   0 cpi   :   0 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   0 inc   :   4 jmp   :  22 ld    :   0 ldd   :   0 ldi   :  58 
lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   7 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   6 
ori   :   0 out   :  13 pop   :   0 push  :   0 rcall :   0 ret   :   2 
reti  :   0 rjmp  :  20 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  13 sbic  :  10 sbis  :   0 sbiw  :   5 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   3 std   :   0 sts   :   0 sub   :   0 subi  :   0 swap  :   0 
tst   :  10 wdr   :   1 
Instructions used: 26 out of 116 (22.4%)

ATmega32A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00023e    564     10    574   32768   1.8%
[.dseg] 0x000060 0x000260      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 6 warnings
