Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5b4bf18b105240609f0d0440d909f971 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d0 [D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/datapath.v:57]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d1 [D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/datapath.v:58]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port y [D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/datapath.v:60]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port d1 [D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/datapath.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port addra [D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/top.v:44]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port addra [D:/vivado_projects/Computer-composition-principle-experiment/CPU/CPU.srcs/sources_1/new/top.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110010000...
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_prim_width
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_top
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_v8_4_1_synt...
Compiling module xil_defaultlib.inst_mem_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.inst_mem
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_mem_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_mem_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_mem_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_mem_blk_mem_gen_top
Compiling module xil_defaultlib.data_mem_blk_mem_gen_v8_4_1_synt...
Compiling module xil_defaultlib.data_mem_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
