
Group_Project_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a690  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001714  0800a750  0800a750  0000b750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be64  0800be64  0000d07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800be64  0800be64  0000d07c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800be64  0800be64  0000d07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be64  0800be64  0000ce64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be68  0800be68  0000ce68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800be6c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020c0  2000007c  0800bee8  0000d07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000213c  0800bee8  0000d13c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a887  00000000  00000000  0000d0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c3b  00000000  00000000  0002792b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001820  00000000  00000000  0002b568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012e4  00000000  00000000  0002cd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db28  00000000  00000000  0002e06c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d30f  00000000  00000000  0004bb94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b4262  00000000  00000000  00068ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011d105  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e08  00000000  00000000  0011d148  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  00122f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a738 	.word	0x0800a738

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	0800a738 	.word	0x0800a738

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_d2uiz>:
 8000408:	b570      	push	{r4, r5, r6, lr}
 800040a:	2200      	movs	r2, #0
 800040c:	4b0c      	ldr	r3, [pc, #48]	@ (8000440 <__aeabi_d2uiz+0x38>)
 800040e:	0004      	movs	r4, r0
 8000410:	000d      	movs	r5, r1
 8000412:	f001 fab3 	bl	800197c <__aeabi_dcmpge>
 8000416:	2800      	cmp	r0, #0
 8000418:	d104      	bne.n	8000424 <__aeabi_d2uiz+0x1c>
 800041a:	0020      	movs	r0, r4
 800041c:	0029      	movs	r1, r5
 800041e:	f001 fa19 	bl	8001854 <__aeabi_d2iz>
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	4b06      	ldr	r3, [pc, #24]	@ (8000440 <__aeabi_d2uiz+0x38>)
 8000426:	2200      	movs	r2, #0
 8000428:	0020      	movs	r0, r4
 800042a:	0029      	movs	r1, r5
 800042c:	f000 fe08 	bl	8001040 <__aeabi_dsub>
 8000430:	f001 fa10 	bl	8001854 <__aeabi_d2iz>
 8000434:	2380      	movs	r3, #128	@ 0x80
 8000436:	061b      	lsls	r3, r3, #24
 8000438:	469c      	mov	ip, r3
 800043a:	4460      	add	r0, ip
 800043c:	e7f1      	b.n	8000422 <__aeabi_d2uiz+0x1a>
 800043e:	46c0      	nop			@ (mov r8, r8)
 8000440:	41e00000 	.word	0x41e00000

08000444 <__aeabi_ddiv>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	46de      	mov	lr, fp
 8000448:	4645      	mov	r5, r8
 800044a:	4657      	mov	r7, sl
 800044c:	464e      	mov	r6, r9
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	b087      	sub	sp, #28
 8000452:	9200      	str	r2, [sp, #0]
 8000454:	9301      	str	r3, [sp, #4]
 8000456:	030b      	lsls	r3, r1, #12
 8000458:	0b1b      	lsrs	r3, r3, #12
 800045a:	469b      	mov	fp, r3
 800045c:	0fca      	lsrs	r2, r1, #31
 800045e:	004b      	lsls	r3, r1, #1
 8000460:	0004      	movs	r4, r0
 8000462:	4680      	mov	r8, r0
 8000464:	0d5b      	lsrs	r3, r3, #21
 8000466:	9202      	str	r2, [sp, #8]
 8000468:	d100      	bne.n	800046c <__aeabi_ddiv+0x28>
 800046a:	e098      	b.n	800059e <__aeabi_ddiv+0x15a>
 800046c:	4a7c      	ldr	r2, [pc, #496]	@ (8000660 <__aeabi_ddiv+0x21c>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d037      	beq.n	80004e2 <__aeabi_ddiv+0x9e>
 8000472:	4659      	mov	r1, fp
 8000474:	0f42      	lsrs	r2, r0, #29
 8000476:	00c9      	lsls	r1, r1, #3
 8000478:	430a      	orrs	r2, r1
 800047a:	2180      	movs	r1, #128	@ 0x80
 800047c:	0409      	lsls	r1, r1, #16
 800047e:	4311      	orrs	r1, r2
 8000480:	00c2      	lsls	r2, r0, #3
 8000482:	4690      	mov	r8, r2
 8000484:	4a77      	ldr	r2, [pc, #476]	@ (8000664 <__aeabi_ddiv+0x220>)
 8000486:	4689      	mov	r9, r1
 8000488:	4692      	mov	sl, r2
 800048a:	449a      	add	sl, r3
 800048c:	2300      	movs	r3, #0
 800048e:	2400      	movs	r4, #0
 8000490:	9303      	str	r3, [sp, #12]
 8000492:	9e00      	ldr	r6, [sp, #0]
 8000494:	9f01      	ldr	r7, [sp, #4]
 8000496:	033b      	lsls	r3, r7, #12
 8000498:	0b1b      	lsrs	r3, r3, #12
 800049a:	469b      	mov	fp, r3
 800049c:	007b      	lsls	r3, r7, #1
 800049e:	0030      	movs	r0, r6
 80004a0:	0d5b      	lsrs	r3, r3, #21
 80004a2:	0ffd      	lsrs	r5, r7, #31
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d059      	beq.n	800055c <__aeabi_ddiv+0x118>
 80004a8:	4a6d      	ldr	r2, [pc, #436]	@ (8000660 <__aeabi_ddiv+0x21c>)
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d048      	beq.n	8000540 <__aeabi_ddiv+0xfc>
 80004ae:	4659      	mov	r1, fp
 80004b0:	0f72      	lsrs	r2, r6, #29
 80004b2:	00c9      	lsls	r1, r1, #3
 80004b4:	430a      	orrs	r2, r1
 80004b6:	2180      	movs	r1, #128	@ 0x80
 80004b8:	0409      	lsls	r1, r1, #16
 80004ba:	4311      	orrs	r1, r2
 80004bc:	468b      	mov	fp, r1
 80004be:	4969      	ldr	r1, [pc, #420]	@ (8000664 <__aeabi_ddiv+0x220>)
 80004c0:	00f2      	lsls	r2, r6, #3
 80004c2:	468c      	mov	ip, r1
 80004c4:	4651      	mov	r1, sl
 80004c6:	4463      	add	r3, ip
 80004c8:	1acb      	subs	r3, r1, r3
 80004ca:	469a      	mov	sl, r3
 80004cc:	2100      	movs	r1, #0
 80004ce:	9e02      	ldr	r6, [sp, #8]
 80004d0:	406e      	eors	r6, r5
 80004d2:	b2f6      	uxtb	r6, r6
 80004d4:	2c0f      	cmp	r4, #15
 80004d6:	d900      	bls.n	80004da <__aeabi_ddiv+0x96>
 80004d8:	e0ce      	b.n	8000678 <__aeabi_ddiv+0x234>
 80004da:	4b63      	ldr	r3, [pc, #396]	@ (8000668 <__aeabi_ddiv+0x224>)
 80004dc:	00a4      	lsls	r4, r4, #2
 80004de:	591b      	ldr	r3, [r3, r4]
 80004e0:	469f      	mov	pc, r3
 80004e2:	465a      	mov	r2, fp
 80004e4:	4302      	orrs	r2, r0
 80004e6:	4691      	mov	r9, r2
 80004e8:	d000      	beq.n	80004ec <__aeabi_ddiv+0xa8>
 80004ea:	e090      	b.n	800060e <__aeabi_ddiv+0x1ca>
 80004ec:	469a      	mov	sl, r3
 80004ee:	2302      	movs	r3, #2
 80004f0:	4690      	mov	r8, r2
 80004f2:	2408      	movs	r4, #8
 80004f4:	9303      	str	r3, [sp, #12]
 80004f6:	e7cc      	b.n	8000492 <__aeabi_ddiv+0x4e>
 80004f8:	46cb      	mov	fp, r9
 80004fa:	4642      	mov	r2, r8
 80004fc:	9d02      	ldr	r5, [sp, #8]
 80004fe:	9903      	ldr	r1, [sp, #12]
 8000500:	2902      	cmp	r1, #2
 8000502:	d100      	bne.n	8000506 <__aeabi_ddiv+0xc2>
 8000504:	e1de      	b.n	80008c4 <__aeabi_ddiv+0x480>
 8000506:	2903      	cmp	r1, #3
 8000508:	d100      	bne.n	800050c <__aeabi_ddiv+0xc8>
 800050a:	e08d      	b.n	8000628 <__aeabi_ddiv+0x1e4>
 800050c:	2901      	cmp	r1, #1
 800050e:	d000      	beq.n	8000512 <__aeabi_ddiv+0xce>
 8000510:	e179      	b.n	8000806 <__aeabi_ddiv+0x3c2>
 8000512:	002e      	movs	r6, r5
 8000514:	2200      	movs	r2, #0
 8000516:	2300      	movs	r3, #0
 8000518:	2400      	movs	r4, #0
 800051a:	4690      	mov	r8, r2
 800051c:	051b      	lsls	r3, r3, #20
 800051e:	4323      	orrs	r3, r4
 8000520:	07f6      	lsls	r6, r6, #31
 8000522:	4333      	orrs	r3, r6
 8000524:	4640      	mov	r0, r8
 8000526:	0019      	movs	r1, r3
 8000528:	b007      	add	sp, #28
 800052a:	bcf0      	pop	{r4, r5, r6, r7}
 800052c:	46bb      	mov	fp, r7
 800052e:	46b2      	mov	sl, r6
 8000530:	46a9      	mov	r9, r5
 8000532:	46a0      	mov	r8, r4
 8000534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000536:	2200      	movs	r2, #0
 8000538:	2400      	movs	r4, #0
 800053a:	4690      	mov	r8, r2
 800053c:	4b48      	ldr	r3, [pc, #288]	@ (8000660 <__aeabi_ddiv+0x21c>)
 800053e:	e7ed      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000540:	465a      	mov	r2, fp
 8000542:	9b00      	ldr	r3, [sp, #0]
 8000544:	431a      	orrs	r2, r3
 8000546:	4b49      	ldr	r3, [pc, #292]	@ (800066c <__aeabi_ddiv+0x228>)
 8000548:	469c      	mov	ip, r3
 800054a:	44e2      	add	sl, ip
 800054c:	2a00      	cmp	r2, #0
 800054e:	d159      	bne.n	8000604 <__aeabi_ddiv+0x1c0>
 8000550:	2302      	movs	r3, #2
 8000552:	431c      	orrs	r4, r3
 8000554:	2300      	movs	r3, #0
 8000556:	2102      	movs	r1, #2
 8000558:	469b      	mov	fp, r3
 800055a:	e7b8      	b.n	80004ce <__aeabi_ddiv+0x8a>
 800055c:	465a      	mov	r2, fp
 800055e:	9b00      	ldr	r3, [sp, #0]
 8000560:	431a      	orrs	r2, r3
 8000562:	d049      	beq.n	80005f8 <__aeabi_ddiv+0x1b4>
 8000564:	465b      	mov	r3, fp
 8000566:	2b00      	cmp	r3, #0
 8000568:	d100      	bne.n	800056c <__aeabi_ddiv+0x128>
 800056a:	e19c      	b.n	80008a6 <__aeabi_ddiv+0x462>
 800056c:	4658      	mov	r0, fp
 800056e:	f001 fa0f 	bl	8001990 <__clzsi2>
 8000572:	0002      	movs	r2, r0
 8000574:	0003      	movs	r3, r0
 8000576:	3a0b      	subs	r2, #11
 8000578:	271d      	movs	r7, #29
 800057a:	9e00      	ldr	r6, [sp, #0]
 800057c:	1aba      	subs	r2, r7, r2
 800057e:	0019      	movs	r1, r3
 8000580:	4658      	mov	r0, fp
 8000582:	40d6      	lsrs	r6, r2
 8000584:	3908      	subs	r1, #8
 8000586:	4088      	lsls	r0, r1
 8000588:	0032      	movs	r2, r6
 800058a:	4302      	orrs	r2, r0
 800058c:	4693      	mov	fp, r2
 800058e:	9a00      	ldr	r2, [sp, #0]
 8000590:	408a      	lsls	r2, r1
 8000592:	4937      	ldr	r1, [pc, #220]	@ (8000670 <__aeabi_ddiv+0x22c>)
 8000594:	4453      	add	r3, sl
 8000596:	468a      	mov	sl, r1
 8000598:	2100      	movs	r1, #0
 800059a:	449a      	add	sl, r3
 800059c:	e797      	b.n	80004ce <__aeabi_ddiv+0x8a>
 800059e:	465b      	mov	r3, fp
 80005a0:	4303      	orrs	r3, r0
 80005a2:	4699      	mov	r9, r3
 80005a4:	d021      	beq.n	80005ea <__aeabi_ddiv+0x1a6>
 80005a6:	465b      	mov	r3, fp
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d100      	bne.n	80005ae <__aeabi_ddiv+0x16a>
 80005ac:	e169      	b.n	8000882 <__aeabi_ddiv+0x43e>
 80005ae:	4658      	mov	r0, fp
 80005b0:	f001 f9ee 	bl	8001990 <__clzsi2>
 80005b4:	230b      	movs	r3, #11
 80005b6:	425b      	negs	r3, r3
 80005b8:	469c      	mov	ip, r3
 80005ba:	0002      	movs	r2, r0
 80005bc:	4484      	add	ip, r0
 80005be:	4666      	mov	r6, ip
 80005c0:	231d      	movs	r3, #29
 80005c2:	1b9b      	subs	r3, r3, r6
 80005c4:	0026      	movs	r6, r4
 80005c6:	0011      	movs	r1, r2
 80005c8:	4658      	mov	r0, fp
 80005ca:	40de      	lsrs	r6, r3
 80005cc:	3908      	subs	r1, #8
 80005ce:	4088      	lsls	r0, r1
 80005d0:	0033      	movs	r3, r6
 80005d2:	4303      	orrs	r3, r0
 80005d4:	4699      	mov	r9, r3
 80005d6:	0023      	movs	r3, r4
 80005d8:	408b      	lsls	r3, r1
 80005da:	4698      	mov	r8, r3
 80005dc:	4b25      	ldr	r3, [pc, #148]	@ (8000674 <__aeabi_ddiv+0x230>)
 80005de:	2400      	movs	r4, #0
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	469a      	mov	sl, r3
 80005e4:	2300      	movs	r3, #0
 80005e6:	9303      	str	r3, [sp, #12]
 80005e8:	e753      	b.n	8000492 <__aeabi_ddiv+0x4e>
 80005ea:	2300      	movs	r3, #0
 80005ec:	4698      	mov	r8, r3
 80005ee:	469a      	mov	sl, r3
 80005f0:	3301      	adds	r3, #1
 80005f2:	2404      	movs	r4, #4
 80005f4:	9303      	str	r3, [sp, #12]
 80005f6:	e74c      	b.n	8000492 <__aeabi_ddiv+0x4e>
 80005f8:	2301      	movs	r3, #1
 80005fa:	431c      	orrs	r4, r3
 80005fc:	2300      	movs	r3, #0
 80005fe:	2101      	movs	r1, #1
 8000600:	469b      	mov	fp, r3
 8000602:	e764      	b.n	80004ce <__aeabi_ddiv+0x8a>
 8000604:	2303      	movs	r3, #3
 8000606:	0032      	movs	r2, r6
 8000608:	2103      	movs	r1, #3
 800060a:	431c      	orrs	r4, r3
 800060c:	e75f      	b.n	80004ce <__aeabi_ddiv+0x8a>
 800060e:	469a      	mov	sl, r3
 8000610:	2303      	movs	r3, #3
 8000612:	46d9      	mov	r9, fp
 8000614:	240c      	movs	r4, #12
 8000616:	9303      	str	r3, [sp, #12]
 8000618:	e73b      	b.n	8000492 <__aeabi_ddiv+0x4e>
 800061a:	2300      	movs	r3, #0
 800061c:	2480      	movs	r4, #128	@ 0x80
 800061e:	4698      	mov	r8, r3
 8000620:	2600      	movs	r6, #0
 8000622:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <__aeabi_ddiv+0x21c>)
 8000624:	0324      	lsls	r4, r4, #12
 8000626:	e779      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000628:	2480      	movs	r4, #128	@ 0x80
 800062a:	465b      	mov	r3, fp
 800062c:	0324      	lsls	r4, r4, #12
 800062e:	431c      	orrs	r4, r3
 8000630:	0324      	lsls	r4, r4, #12
 8000632:	002e      	movs	r6, r5
 8000634:	4690      	mov	r8, r2
 8000636:	4b0a      	ldr	r3, [pc, #40]	@ (8000660 <__aeabi_ddiv+0x21c>)
 8000638:	0b24      	lsrs	r4, r4, #12
 800063a:	e76f      	b.n	800051c <__aeabi_ddiv+0xd8>
 800063c:	2480      	movs	r4, #128	@ 0x80
 800063e:	464b      	mov	r3, r9
 8000640:	0324      	lsls	r4, r4, #12
 8000642:	4223      	tst	r3, r4
 8000644:	d002      	beq.n	800064c <__aeabi_ddiv+0x208>
 8000646:	465b      	mov	r3, fp
 8000648:	4223      	tst	r3, r4
 800064a:	d0f0      	beq.n	800062e <__aeabi_ddiv+0x1ea>
 800064c:	2480      	movs	r4, #128	@ 0x80
 800064e:	464b      	mov	r3, r9
 8000650:	0324      	lsls	r4, r4, #12
 8000652:	431c      	orrs	r4, r3
 8000654:	0324      	lsls	r4, r4, #12
 8000656:	9e02      	ldr	r6, [sp, #8]
 8000658:	4b01      	ldr	r3, [pc, #4]	@ (8000660 <__aeabi_ddiv+0x21c>)
 800065a:	0b24      	lsrs	r4, r4, #12
 800065c:	e75e      	b.n	800051c <__aeabi_ddiv+0xd8>
 800065e:	46c0      	nop			@ (mov r8, r8)
 8000660:	000007ff 	.word	0x000007ff
 8000664:	fffffc01 	.word	0xfffffc01
 8000668:	0800a880 	.word	0x0800a880
 800066c:	fffff801 	.word	0xfffff801
 8000670:	000003f3 	.word	0x000003f3
 8000674:	fffffc0d 	.word	0xfffffc0d
 8000678:	45cb      	cmp	fp, r9
 800067a:	d200      	bcs.n	800067e <__aeabi_ddiv+0x23a>
 800067c:	e0f8      	b.n	8000870 <__aeabi_ddiv+0x42c>
 800067e:	d100      	bne.n	8000682 <__aeabi_ddiv+0x23e>
 8000680:	e0f3      	b.n	800086a <__aeabi_ddiv+0x426>
 8000682:	2301      	movs	r3, #1
 8000684:	425b      	negs	r3, r3
 8000686:	469c      	mov	ip, r3
 8000688:	4644      	mov	r4, r8
 800068a:	4648      	mov	r0, r9
 800068c:	2500      	movs	r5, #0
 800068e:	44e2      	add	sl, ip
 8000690:	465b      	mov	r3, fp
 8000692:	0e17      	lsrs	r7, r2, #24
 8000694:	021b      	lsls	r3, r3, #8
 8000696:	431f      	orrs	r7, r3
 8000698:	0c19      	lsrs	r1, r3, #16
 800069a:	043b      	lsls	r3, r7, #16
 800069c:	0212      	lsls	r2, r2, #8
 800069e:	9700      	str	r7, [sp, #0]
 80006a0:	0c1f      	lsrs	r7, r3, #16
 80006a2:	4691      	mov	r9, r2
 80006a4:	9102      	str	r1, [sp, #8]
 80006a6:	9703      	str	r7, [sp, #12]
 80006a8:	f7ff fdbe 	bl	8000228 <__aeabi_uidivmod>
 80006ac:	0002      	movs	r2, r0
 80006ae:	437a      	muls	r2, r7
 80006b0:	040b      	lsls	r3, r1, #16
 80006b2:	0c21      	lsrs	r1, r4, #16
 80006b4:	4680      	mov	r8, r0
 80006b6:	4319      	orrs	r1, r3
 80006b8:	428a      	cmp	r2, r1
 80006ba:	d909      	bls.n	80006d0 <__aeabi_ddiv+0x28c>
 80006bc:	9f00      	ldr	r7, [sp, #0]
 80006be:	2301      	movs	r3, #1
 80006c0:	46bc      	mov	ip, r7
 80006c2:	425b      	negs	r3, r3
 80006c4:	4461      	add	r1, ip
 80006c6:	469c      	mov	ip, r3
 80006c8:	44e0      	add	r8, ip
 80006ca:	428f      	cmp	r7, r1
 80006cc:	d800      	bhi.n	80006d0 <__aeabi_ddiv+0x28c>
 80006ce:	e15c      	b.n	800098a <__aeabi_ddiv+0x546>
 80006d0:	1a88      	subs	r0, r1, r2
 80006d2:	9902      	ldr	r1, [sp, #8]
 80006d4:	f7ff fda8 	bl	8000228 <__aeabi_uidivmod>
 80006d8:	9a03      	ldr	r2, [sp, #12]
 80006da:	0424      	lsls	r4, r4, #16
 80006dc:	4342      	muls	r2, r0
 80006de:	0409      	lsls	r1, r1, #16
 80006e0:	0c24      	lsrs	r4, r4, #16
 80006e2:	0003      	movs	r3, r0
 80006e4:	430c      	orrs	r4, r1
 80006e6:	42a2      	cmp	r2, r4
 80006e8:	d906      	bls.n	80006f8 <__aeabi_ddiv+0x2b4>
 80006ea:	9900      	ldr	r1, [sp, #0]
 80006ec:	3b01      	subs	r3, #1
 80006ee:	468c      	mov	ip, r1
 80006f0:	4464      	add	r4, ip
 80006f2:	42a1      	cmp	r1, r4
 80006f4:	d800      	bhi.n	80006f8 <__aeabi_ddiv+0x2b4>
 80006f6:	e142      	b.n	800097e <__aeabi_ddiv+0x53a>
 80006f8:	1aa0      	subs	r0, r4, r2
 80006fa:	4642      	mov	r2, r8
 80006fc:	0412      	lsls	r2, r2, #16
 80006fe:	431a      	orrs	r2, r3
 8000700:	4693      	mov	fp, r2
 8000702:	464b      	mov	r3, r9
 8000704:	4659      	mov	r1, fp
 8000706:	0c1b      	lsrs	r3, r3, #16
 8000708:	001f      	movs	r7, r3
 800070a:	9304      	str	r3, [sp, #16]
 800070c:	040b      	lsls	r3, r1, #16
 800070e:	4649      	mov	r1, r9
 8000710:	0409      	lsls	r1, r1, #16
 8000712:	0c09      	lsrs	r1, r1, #16
 8000714:	000c      	movs	r4, r1
 8000716:	0c1b      	lsrs	r3, r3, #16
 8000718:	435c      	muls	r4, r3
 800071a:	0c12      	lsrs	r2, r2, #16
 800071c:	437b      	muls	r3, r7
 800071e:	4688      	mov	r8, r1
 8000720:	4351      	muls	r1, r2
 8000722:	437a      	muls	r2, r7
 8000724:	0c27      	lsrs	r7, r4, #16
 8000726:	46bc      	mov	ip, r7
 8000728:	185b      	adds	r3, r3, r1
 800072a:	4463      	add	r3, ip
 800072c:	4299      	cmp	r1, r3
 800072e:	d903      	bls.n	8000738 <__aeabi_ddiv+0x2f4>
 8000730:	2180      	movs	r1, #128	@ 0x80
 8000732:	0249      	lsls	r1, r1, #9
 8000734:	468c      	mov	ip, r1
 8000736:	4462      	add	r2, ip
 8000738:	0c19      	lsrs	r1, r3, #16
 800073a:	0424      	lsls	r4, r4, #16
 800073c:	041b      	lsls	r3, r3, #16
 800073e:	0c24      	lsrs	r4, r4, #16
 8000740:	188a      	adds	r2, r1, r2
 8000742:	191c      	adds	r4, r3, r4
 8000744:	4290      	cmp	r0, r2
 8000746:	d302      	bcc.n	800074e <__aeabi_ddiv+0x30a>
 8000748:	d116      	bne.n	8000778 <__aeabi_ddiv+0x334>
 800074a:	42a5      	cmp	r5, r4
 800074c:	d214      	bcs.n	8000778 <__aeabi_ddiv+0x334>
 800074e:	465b      	mov	r3, fp
 8000750:	9f00      	ldr	r7, [sp, #0]
 8000752:	3b01      	subs	r3, #1
 8000754:	444d      	add	r5, r9
 8000756:	9305      	str	r3, [sp, #20]
 8000758:	454d      	cmp	r5, r9
 800075a:	419b      	sbcs	r3, r3
 800075c:	46bc      	mov	ip, r7
 800075e:	425b      	negs	r3, r3
 8000760:	4463      	add	r3, ip
 8000762:	18c0      	adds	r0, r0, r3
 8000764:	4287      	cmp	r7, r0
 8000766:	d300      	bcc.n	800076a <__aeabi_ddiv+0x326>
 8000768:	e102      	b.n	8000970 <__aeabi_ddiv+0x52c>
 800076a:	4282      	cmp	r2, r0
 800076c:	d900      	bls.n	8000770 <__aeabi_ddiv+0x32c>
 800076e:	e129      	b.n	80009c4 <__aeabi_ddiv+0x580>
 8000770:	d100      	bne.n	8000774 <__aeabi_ddiv+0x330>
 8000772:	e124      	b.n	80009be <__aeabi_ddiv+0x57a>
 8000774:	9b05      	ldr	r3, [sp, #20]
 8000776:	469b      	mov	fp, r3
 8000778:	1b2c      	subs	r4, r5, r4
 800077a:	42a5      	cmp	r5, r4
 800077c:	41ad      	sbcs	r5, r5
 800077e:	9b00      	ldr	r3, [sp, #0]
 8000780:	1a80      	subs	r0, r0, r2
 8000782:	426d      	negs	r5, r5
 8000784:	1b40      	subs	r0, r0, r5
 8000786:	4283      	cmp	r3, r0
 8000788:	d100      	bne.n	800078c <__aeabi_ddiv+0x348>
 800078a:	e10f      	b.n	80009ac <__aeabi_ddiv+0x568>
 800078c:	9902      	ldr	r1, [sp, #8]
 800078e:	f7ff fd4b 	bl	8000228 <__aeabi_uidivmod>
 8000792:	9a03      	ldr	r2, [sp, #12]
 8000794:	040b      	lsls	r3, r1, #16
 8000796:	4342      	muls	r2, r0
 8000798:	0c21      	lsrs	r1, r4, #16
 800079a:	0005      	movs	r5, r0
 800079c:	4319      	orrs	r1, r3
 800079e:	428a      	cmp	r2, r1
 80007a0:	d900      	bls.n	80007a4 <__aeabi_ddiv+0x360>
 80007a2:	e0cb      	b.n	800093c <__aeabi_ddiv+0x4f8>
 80007a4:	1a88      	subs	r0, r1, r2
 80007a6:	9902      	ldr	r1, [sp, #8]
 80007a8:	f7ff fd3e 	bl	8000228 <__aeabi_uidivmod>
 80007ac:	9a03      	ldr	r2, [sp, #12]
 80007ae:	0424      	lsls	r4, r4, #16
 80007b0:	4342      	muls	r2, r0
 80007b2:	0409      	lsls	r1, r1, #16
 80007b4:	0c24      	lsrs	r4, r4, #16
 80007b6:	0003      	movs	r3, r0
 80007b8:	430c      	orrs	r4, r1
 80007ba:	42a2      	cmp	r2, r4
 80007bc:	d900      	bls.n	80007c0 <__aeabi_ddiv+0x37c>
 80007be:	e0ca      	b.n	8000956 <__aeabi_ddiv+0x512>
 80007c0:	4641      	mov	r1, r8
 80007c2:	1aa4      	subs	r4, r4, r2
 80007c4:	042a      	lsls	r2, r5, #16
 80007c6:	431a      	orrs	r2, r3
 80007c8:	9f04      	ldr	r7, [sp, #16]
 80007ca:	0413      	lsls	r3, r2, #16
 80007cc:	0c1b      	lsrs	r3, r3, #16
 80007ce:	4359      	muls	r1, r3
 80007d0:	4640      	mov	r0, r8
 80007d2:	437b      	muls	r3, r7
 80007d4:	469c      	mov	ip, r3
 80007d6:	0c15      	lsrs	r5, r2, #16
 80007d8:	4368      	muls	r0, r5
 80007da:	0c0b      	lsrs	r3, r1, #16
 80007dc:	4484      	add	ip, r0
 80007de:	4463      	add	r3, ip
 80007e0:	437d      	muls	r5, r7
 80007e2:	4298      	cmp	r0, r3
 80007e4:	d903      	bls.n	80007ee <__aeabi_ddiv+0x3aa>
 80007e6:	2080      	movs	r0, #128	@ 0x80
 80007e8:	0240      	lsls	r0, r0, #9
 80007ea:	4684      	mov	ip, r0
 80007ec:	4465      	add	r5, ip
 80007ee:	0c18      	lsrs	r0, r3, #16
 80007f0:	0409      	lsls	r1, r1, #16
 80007f2:	041b      	lsls	r3, r3, #16
 80007f4:	0c09      	lsrs	r1, r1, #16
 80007f6:	1940      	adds	r0, r0, r5
 80007f8:	185b      	adds	r3, r3, r1
 80007fa:	4284      	cmp	r4, r0
 80007fc:	d327      	bcc.n	800084e <__aeabi_ddiv+0x40a>
 80007fe:	d023      	beq.n	8000848 <__aeabi_ddiv+0x404>
 8000800:	2301      	movs	r3, #1
 8000802:	0035      	movs	r5, r6
 8000804:	431a      	orrs	r2, r3
 8000806:	4b94      	ldr	r3, [pc, #592]	@ (8000a58 <__aeabi_ddiv+0x614>)
 8000808:	4453      	add	r3, sl
 800080a:	2b00      	cmp	r3, #0
 800080c:	dd60      	ble.n	80008d0 <__aeabi_ddiv+0x48c>
 800080e:	0751      	lsls	r1, r2, #29
 8000810:	d000      	beq.n	8000814 <__aeabi_ddiv+0x3d0>
 8000812:	e086      	b.n	8000922 <__aeabi_ddiv+0x4de>
 8000814:	002e      	movs	r6, r5
 8000816:	08d1      	lsrs	r1, r2, #3
 8000818:	465a      	mov	r2, fp
 800081a:	01d2      	lsls	r2, r2, #7
 800081c:	d506      	bpl.n	800082c <__aeabi_ddiv+0x3e8>
 800081e:	465a      	mov	r2, fp
 8000820:	4b8e      	ldr	r3, [pc, #568]	@ (8000a5c <__aeabi_ddiv+0x618>)
 8000822:	401a      	ands	r2, r3
 8000824:	2380      	movs	r3, #128	@ 0x80
 8000826:	4693      	mov	fp, r2
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	4453      	add	r3, sl
 800082c:	4a8c      	ldr	r2, [pc, #560]	@ (8000a60 <__aeabi_ddiv+0x61c>)
 800082e:	4293      	cmp	r3, r2
 8000830:	dd00      	ble.n	8000834 <__aeabi_ddiv+0x3f0>
 8000832:	e680      	b.n	8000536 <__aeabi_ddiv+0xf2>
 8000834:	465a      	mov	r2, fp
 8000836:	0752      	lsls	r2, r2, #29
 8000838:	430a      	orrs	r2, r1
 800083a:	4690      	mov	r8, r2
 800083c:	465a      	mov	r2, fp
 800083e:	055b      	lsls	r3, r3, #21
 8000840:	0254      	lsls	r4, r2, #9
 8000842:	0b24      	lsrs	r4, r4, #12
 8000844:	0d5b      	lsrs	r3, r3, #21
 8000846:	e669      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000848:	0035      	movs	r5, r6
 800084a:	2b00      	cmp	r3, #0
 800084c:	d0db      	beq.n	8000806 <__aeabi_ddiv+0x3c2>
 800084e:	9d00      	ldr	r5, [sp, #0]
 8000850:	1e51      	subs	r1, r2, #1
 8000852:	46ac      	mov	ip, r5
 8000854:	4464      	add	r4, ip
 8000856:	42ac      	cmp	r4, r5
 8000858:	d200      	bcs.n	800085c <__aeabi_ddiv+0x418>
 800085a:	e09e      	b.n	800099a <__aeabi_ddiv+0x556>
 800085c:	4284      	cmp	r4, r0
 800085e:	d200      	bcs.n	8000862 <__aeabi_ddiv+0x41e>
 8000860:	e0e1      	b.n	8000a26 <__aeabi_ddiv+0x5e2>
 8000862:	d100      	bne.n	8000866 <__aeabi_ddiv+0x422>
 8000864:	e0ee      	b.n	8000a44 <__aeabi_ddiv+0x600>
 8000866:	000a      	movs	r2, r1
 8000868:	e7ca      	b.n	8000800 <__aeabi_ddiv+0x3bc>
 800086a:	4542      	cmp	r2, r8
 800086c:	d900      	bls.n	8000870 <__aeabi_ddiv+0x42c>
 800086e:	e708      	b.n	8000682 <__aeabi_ddiv+0x23e>
 8000870:	464b      	mov	r3, r9
 8000872:	07dc      	lsls	r4, r3, #31
 8000874:	0858      	lsrs	r0, r3, #1
 8000876:	4643      	mov	r3, r8
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	431c      	orrs	r4, r3
 800087c:	4643      	mov	r3, r8
 800087e:	07dd      	lsls	r5, r3, #31
 8000880:	e706      	b.n	8000690 <__aeabi_ddiv+0x24c>
 8000882:	f001 f885 	bl	8001990 <__clzsi2>
 8000886:	2315      	movs	r3, #21
 8000888:	469c      	mov	ip, r3
 800088a:	4484      	add	ip, r0
 800088c:	0002      	movs	r2, r0
 800088e:	4663      	mov	r3, ip
 8000890:	3220      	adds	r2, #32
 8000892:	2b1c      	cmp	r3, #28
 8000894:	dc00      	bgt.n	8000898 <__aeabi_ddiv+0x454>
 8000896:	e692      	b.n	80005be <__aeabi_ddiv+0x17a>
 8000898:	0023      	movs	r3, r4
 800089a:	3808      	subs	r0, #8
 800089c:	4083      	lsls	r3, r0
 800089e:	4699      	mov	r9, r3
 80008a0:	2300      	movs	r3, #0
 80008a2:	4698      	mov	r8, r3
 80008a4:	e69a      	b.n	80005dc <__aeabi_ddiv+0x198>
 80008a6:	f001 f873 	bl	8001990 <__clzsi2>
 80008aa:	0002      	movs	r2, r0
 80008ac:	0003      	movs	r3, r0
 80008ae:	3215      	adds	r2, #21
 80008b0:	3320      	adds	r3, #32
 80008b2:	2a1c      	cmp	r2, #28
 80008b4:	dc00      	bgt.n	80008b8 <__aeabi_ddiv+0x474>
 80008b6:	e65f      	b.n	8000578 <__aeabi_ddiv+0x134>
 80008b8:	9900      	ldr	r1, [sp, #0]
 80008ba:	3808      	subs	r0, #8
 80008bc:	4081      	lsls	r1, r0
 80008be:	2200      	movs	r2, #0
 80008c0:	468b      	mov	fp, r1
 80008c2:	e666      	b.n	8000592 <__aeabi_ddiv+0x14e>
 80008c4:	2200      	movs	r2, #0
 80008c6:	002e      	movs	r6, r5
 80008c8:	2400      	movs	r4, #0
 80008ca:	4690      	mov	r8, r2
 80008cc:	4b65      	ldr	r3, [pc, #404]	@ (8000a64 <__aeabi_ddiv+0x620>)
 80008ce:	e625      	b.n	800051c <__aeabi_ddiv+0xd8>
 80008d0:	002e      	movs	r6, r5
 80008d2:	2101      	movs	r1, #1
 80008d4:	1ac9      	subs	r1, r1, r3
 80008d6:	2938      	cmp	r1, #56	@ 0x38
 80008d8:	dd00      	ble.n	80008dc <__aeabi_ddiv+0x498>
 80008da:	e61b      	b.n	8000514 <__aeabi_ddiv+0xd0>
 80008dc:	291f      	cmp	r1, #31
 80008de:	dc7e      	bgt.n	80009de <__aeabi_ddiv+0x59a>
 80008e0:	4861      	ldr	r0, [pc, #388]	@ (8000a68 <__aeabi_ddiv+0x624>)
 80008e2:	0014      	movs	r4, r2
 80008e4:	4450      	add	r0, sl
 80008e6:	465b      	mov	r3, fp
 80008e8:	4082      	lsls	r2, r0
 80008ea:	4083      	lsls	r3, r0
 80008ec:	40cc      	lsrs	r4, r1
 80008ee:	1e50      	subs	r0, r2, #1
 80008f0:	4182      	sbcs	r2, r0
 80008f2:	4323      	orrs	r3, r4
 80008f4:	431a      	orrs	r2, r3
 80008f6:	465b      	mov	r3, fp
 80008f8:	40cb      	lsrs	r3, r1
 80008fa:	0751      	lsls	r1, r2, #29
 80008fc:	d009      	beq.n	8000912 <__aeabi_ddiv+0x4ce>
 80008fe:	210f      	movs	r1, #15
 8000900:	4011      	ands	r1, r2
 8000902:	2904      	cmp	r1, #4
 8000904:	d005      	beq.n	8000912 <__aeabi_ddiv+0x4ce>
 8000906:	1d11      	adds	r1, r2, #4
 8000908:	4291      	cmp	r1, r2
 800090a:	4192      	sbcs	r2, r2
 800090c:	4252      	negs	r2, r2
 800090e:	189b      	adds	r3, r3, r2
 8000910:	000a      	movs	r2, r1
 8000912:	0219      	lsls	r1, r3, #8
 8000914:	d400      	bmi.n	8000918 <__aeabi_ddiv+0x4d4>
 8000916:	e09b      	b.n	8000a50 <__aeabi_ddiv+0x60c>
 8000918:	2200      	movs	r2, #0
 800091a:	2301      	movs	r3, #1
 800091c:	2400      	movs	r4, #0
 800091e:	4690      	mov	r8, r2
 8000920:	e5fc      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000922:	210f      	movs	r1, #15
 8000924:	4011      	ands	r1, r2
 8000926:	2904      	cmp	r1, #4
 8000928:	d100      	bne.n	800092c <__aeabi_ddiv+0x4e8>
 800092a:	e773      	b.n	8000814 <__aeabi_ddiv+0x3d0>
 800092c:	1d11      	adds	r1, r2, #4
 800092e:	4291      	cmp	r1, r2
 8000930:	4192      	sbcs	r2, r2
 8000932:	4252      	negs	r2, r2
 8000934:	002e      	movs	r6, r5
 8000936:	08c9      	lsrs	r1, r1, #3
 8000938:	4493      	add	fp, r2
 800093a:	e76d      	b.n	8000818 <__aeabi_ddiv+0x3d4>
 800093c:	9b00      	ldr	r3, [sp, #0]
 800093e:	3d01      	subs	r5, #1
 8000940:	469c      	mov	ip, r3
 8000942:	4461      	add	r1, ip
 8000944:	428b      	cmp	r3, r1
 8000946:	d900      	bls.n	800094a <__aeabi_ddiv+0x506>
 8000948:	e72c      	b.n	80007a4 <__aeabi_ddiv+0x360>
 800094a:	428a      	cmp	r2, r1
 800094c:	d800      	bhi.n	8000950 <__aeabi_ddiv+0x50c>
 800094e:	e729      	b.n	80007a4 <__aeabi_ddiv+0x360>
 8000950:	1e85      	subs	r5, r0, #2
 8000952:	4461      	add	r1, ip
 8000954:	e726      	b.n	80007a4 <__aeabi_ddiv+0x360>
 8000956:	9900      	ldr	r1, [sp, #0]
 8000958:	3b01      	subs	r3, #1
 800095a:	468c      	mov	ip, r1
 800095c:	4464      	add	r4, ip
 800095e:	42a1      	cmp	r1, r4
 8000960:	d900      	bls.n	8000964 <__aeabi_ddiv+0x520>
 8000962:	e72d      	b.n	80007c0 <__aeabi_ddiv+0x37c>
 8000964:	42a2      	cmp	r2, r4
 8000966:	d800      	bhi.n	800096a <__aeabi_ddiv+0x526>
 8000968:	e72a      	b.n	80007c0 <__aeabi_ddiv+0x37c>
 800096a:	1e83      	subs	r3, r0, #2
 800096c:	4464      	add	r4, ip
 800096e:	e727      	b.n	80007c0 <__aeabi_ddiv+0x37c>
 8000970:	4287      	cmp	r7, r0
 8000972:	d000      	beq.n	8000976 <__aeabi_ddiv+0x532>
 8000974:	e6fe      	b.n	8000774 <__aeabi_ddiv+0x330>
 8000976:	45a9      	cmp	r9, r5
 8000978:	d900      	bls.n	800097c <__aeabi_ddiv+0x538>
 800097a:	e6fb      	b.n	8000774 <__aeabi_ddiv+0x330>
 800097c:	e6f5      	b.n	800076a <__aeabi_ddiv+0x326>
 800097e:	42a2      	cmp	r2, r4
 8000980:	d800      	bhi.n	8000984 <__aeabi_ddiv+0x540>
 8000982:	e6b9      	b.n	80006f8 <__aeabi_ddiv+0x2b4>
 8000984:	1e83      	subs	r3, r0, #2
 8000986:	4464      	add	r4, ip
 8000988:	e6b6      	b.n	80006f8 <__aeabi_ddiv+0x2b4>
 800098a:	428a      	cmp	r2, r1
 800098c:	d800      	bhi.n	8000990 <__aeabi_ddiv+0x54c>
 800098e:	e69f      	b.n	80006d0 <__aeabi_ddiv+0x28c>
 8000990:	46bc      	mov	ip, r7
 8000992:	1e83      	subs	r3, r0, #2
 8000994:	4698      	mov	r8, r3
 8000996:	4461      	add	r1, ip
 8000998:	e69a      	b.n	80006d0 <__aeabi_ddiv+0x28c>
 800099a:	000a      	movs	r2, r1
 800099c:	4284      	cmp	r4, r0
 800099e:	d000      	beq.n	80009a2 <__aeabi_ddiv+0x55e>
 80009a0:	e72e      	b.n	8000800 <__aeabi_ddiv+0x3bc>
 80009a2:	454b      	cmp	r3, r9
 80009a4:	d000      	beq.n	80009a8 <__aeabi_ddiv+0x564>
 80009a6:	e72b      	b.n	8000800 <__aeabi_ddiv+0x3bc>
 80009a8:	0035      	movs	r5, r6
 80009aa:	e72c      	b.n	8000806 <__aeabi_ddiv+0x3c2>
 80009ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000a58 <__aeabi_ddiv+0x614>)
 80009ae:	4a2f      	ldr	r2, [pc, #188]	@ (8000a6c <__aeabi_ddiv+0x628>)
 80009b0:	4453      	add	r3, sl
 80009b2:	4592      	cmp	sl, r2
 80009b4:	db43      	blt.n	8000a3e <__aeabi_ddiv+0x5fa>
 80009b6:	2201      	movs	r2, #1
 80009b8:	2100      	movs	r1, #0
 80009ba:	4493      	add	fp, r2
 80009bc:	e72c      	b.n	8000818 <__aeabi_ddiv+0x3d4>
 80009be:	42ac      	cmp	r4, r5
 80009c0:	d800      	bhi.n	80009c4 <__aeabi_ddiv+0x580>
 80009c2:	e6d7      	b.n	8000774 <__aeabi_ddiv+0x330>
 80009c4:	2302      	movs	r3, #2
 80009c6:	425b      	negs	r3, r3
 80009c8:	469c      	mov	ip, r3
 80009ca:	9900      	ldr	r1, [sp, #0]
 80009cc:	444d      	add	r5, r9
 80009ce:	454d      	cmp	r5, r9
 80009d0:	419b      	sbcs	r3, r3
 80009d2:	44e3      	add	fp, ip
 80009d4:	468c      	mov	ip, r1
 80009d6:	425b      	negs	r3, r3
 80009d8:	4463      	add	r3, ip
 80009da:	18c0      	adds	r0, r0, r3
 80009dc:	e6cc      	b.n	8000778 <__aeabi_ddiv+0x334>
 80009de:	201f      	movs	r0, #31
 80009e0:	4240      	negs	r0, r0
 80009e2:	1ac3      	subs	r3, r0, r3
 80009e4:	4658      	mov	r0, fp
 80009e6:	40d8      	lsrs	r0, r3
 80009e8:	2920      	cmp	r1, #32
 80009ea:	d004      	beq.n	80009f6 <__aeabi_ddiv+0x5b2>
 80009ec:	4659      	mov	r1, fp
 80009ee:	4b20      	ldr	r3, [pc, #128]	@ (8000a70 <__aeabi_ddiv+0x62c>)
 80009f0:	4453      	add	r3, sl
 80009f2:	4099      	lsls	r1, r3
 80009f4:	430a      	orrs	r2, r1
 80009f6:	1e53      	subs	r3, r2, #1
 80009f8:	419a      	sbcs	r2, r3
 80009fa:	2307      	movs	r3, #7
 80009fc:	0019      	movs	r1, r3
 80009fe:	4302      	orrs	r2, r0
 8000a00:	2400      	movs	r4, #0
 8000a02:	4011      	ands	r1, r2
 8000a04:	4213      	tst	r3, r2
 8000a06:	d009      	beq.n	8000a1c <__aeabi_ddiv+0x5d8>
 8000a08:	3308      	adds	r3, #8
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	2b04      	cmp	r3, #4
 8000a0e:	d01d      	beq.n	8000a4c <__aeabi_ddiv+0x608>
 8000a10:	1d13      	adds	r3, r2, #4
 8000a12:	4293      	cmp	r3, r2
 8000a14:	4189      	sbcs	r1, r1
 8000a16:	001a      	movs	r2, r3
 8000a18:	4249      	negs	r1, r1
 8000a1a:	0749      	lsls	r1, r1, #29
 8000a1c:	08d2      	lsrs	r2, r2, #3
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	4690      	mov	r8, r2
 8000a22:	2300      	movs	r3, #0
 8000a24:	e57a      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000a26:	4649      	mov	r1, r9
 8000a28:	9f00      	ldr	r7, [sp, #0]
 8000a2a:	004d      	lsls	r5, r1, #1
 8000a2c:	454d      	cmp	r5, r9
 8000a2e:	4189      	sbcs	r1, r1
 8000a30:	46bc      	mov	ip, r7
 8000a32:	4249      	negs	r1, r1
 8000a34:	4461      	add	r1, ip
 8000a36:	46a9      	mov	r9, r5
 8000a38:	3a02      	subs	r2, #2
 8000a3a:	1864      	adds	r4, r4, r1
 8000a3c:	e7ae      	b.n	800099c <__aeabi_ddiv+0x558>
 8000a3e:	2201      	movs	r2, #1
 8000a40:	4252      	negs	r2, r2
 8000a42:	e746      	b.n	80008d2 <__aeabi_ddiv+0x48e>
 8000a44:	4599      	cmp	r9, r3
 8000a46:	d3ee      	bcc.n	8000a26 <__aeabi_ddiv+0x5e2>
 8000a48:	000a      	movs	r2, r1
 8000a4a:	e7aa      	b.n	80009a2 <__aeabi_ddiv+0x55e>
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	e7e5      	b.n	8000a1c <__aeabi_ddiv+0x5d8>
 8000a50:	0759      	lsls	r1, r3, #29
 8000a52:	025b      	lsls	r3, r3, #9
 8000a54:	0b1c      	lsrs	r4, r3, #12
 8000a56:	e7e1      	b.n	8000a1c <__aeabi_ddiv+0x5d8>
 8000a58:	000003ff 	.word	0x000003ff
 8000a5c:	feffffff 	.word	0xfeffffff
 8000a60:	000007fe 	.word	0x000007fe
 8000a64:	000007ff 	.word	0x000007ff
 8000a68:	0000041e 	.word	0x0000041e
 8000a6c:	fffffc02 	.word	0xfffffc02
 8000a70:	0000043e 	.word	0x0000043e

08000a74 <__aeabi_dmul>:
 8000a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a76:	4657      	mov	r7, sl
 8000a78:	464e      	mov	r6, r9
 8000a7a:	46de      	mov	lr, fp
 8000a7c:	4645      	mov	r5, r8
 8000a7e:	b5e0      	push	{r5, r6, r7, lr}
 8000a80:	001f      	movs	r7, r3
 8000a82:	030b      	lsls	r3, r1, #12
 8000a84:	0b1b      	lsrs	r3, r3, #12
 8000a86:	0016      	movs	r6, r2
 8000a88:	469a      	mov	sl, r3
 8000a8a:	0fca      	lsrs	r2, r1, #31
 8000a8c:	004b      	lsls	r3, r1, #1
 8000a8e:	0004      	movs	r4, r0
 8000a90:	4691      	mov	r9, r2
 8000a92:	b085      	sub	sp, #20
 8000a94:	0d5b      	lsrs	r3, r3, #21
 8000a96:	d100      	bne.n	8000a9a <__aeabi_dmul+0x26>
 8000a98:	e1cf      	b.n	8000e3a <__aeabi_dmul+0x3c6>
 8000a9a:	4acd      	ldr	r2, [pc, #820]	@ (8000dd0 <__aeabi_dmul+0x35c>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d055      	beq.n	8000b4c <__aeabi_dmul+0xd8>
 8000aa0:	4651      	mov	r1, sl
 8000aa2:	0f42      	lsrs	r2, r0, #29
 8000aa4:	00c9      	lsls	r1, r1, #3
 8000aa6:	430a      	orrs	r2, r1
 8000aa8:	2180      	movs	r1, #128	@ 0x80
 8000aaa:	0409      	lsls	r1, r1, #16
 8000aac:	4311      	orrs	r1, r2
 8000aae:	00c2      	lsls	r2, r0, #3
 8000ab0:	4690      	mov	r8, r2
 8000ab2:	4ac8      	ldr	r2, [pc, #800]	@ (8000dd4 <__aeabi_dmul+0x360>)
 8000ab4:	468a      	mov	sl, r1
 8000ab6:	4693      	mov	fp, r2
 8000ab8:	449b      	add	fp, r3
 8000aba:	2300      	movs	r3, #0
 8000abc:	2500      	movs	r5, #0
 8000abe:	9302      	str	r3, [sp, #8]
 8000ac0:	033c      	lsls	r4, r7, #12
 8000ac2:	007b      	lsls	r3, r7, #1
 8000ac4:	0ffa      	lsrs	r2, r7, #31
 8000ac6:	9601      	str	r6, [sp, #4]
 8000ac8:	0b24      	lsrs	r4, r4, #12
 8000aca:	0d5b      	lsrs	r3, r3, #21
 8000acc:	9200      	str	r2, [sp, #0]
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_dmul+0x5e>
 8000ad0:	e188      	b.n	8000de4 <__aeabi_dmul+0x370>
 8000ad2:	4abf      	ldr	r2, [pc, #764]	@ (8000dd0 <__aeabi_dmul+0x35c>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d100      	bne.n	8000ada <__aeabi_dmul+0x66>
 8000ad8:	e092      	b.n	8000c00 <__aeabi_dmul+0x18c>
 8000ada:	4abe      	ldr	r2, [pc, #760]	@ (8000dd4 <__aeabi_dmul+0x360>)
 8000adc:	4694      	mov	ip, r2
 8000ade:	4463      	add	r3, ip
 8000ae0:	449b      	add	fp, r3
 8000ae2:	2d0a      	cmp	r5, #10
 8000ae4:	dc42      	bgt.n	8000b6c <__aeabi_dmul+0xf8>
 8000ae6:	00e4      	lsls	r4, r4, #3
 8000ae8:	0f73      	lsrs	r3, r6, #29
 8000aea:	4323      	orrs	r3, r4
 8000aec:	2480      	movs	r4, #128	@ 0x80
 8000aee:	4649      	mov	r1, r9
 8000af0:	0424      	lsls	r4, r4, #16
 8000af2:	431c      	orrs	r4, r3
 8000af4:	00f3      	lsls	r3, r6, #3
 8000af6:	9301      	str	r3, [sp, #4]
 8000af8:	9b00      	ldr	r3, [sp, #0]
 8000afa:	2000      	movs	r0, #0
 8000afc:	4059      	eors	r1, r3
 8000afe:	b2cb      	uxtb	r3, r1
 8000b00:	9303      	str	r3, [sp, #12]
 8000b02:	2d02      	cmp	r5, #2
 8000b04:	dc00      	bgt.n	8000b08 <__aeabi_dmul+0x94>
 8000b06:	e094      	b.n	8000c32 <__aeabi_dmul+0x1be>
 8000b08:	2301      	movs	r3, #1
 8000b0a:	40ab      	lsls	r3, r5
 8000b0c:	001d      	movs	r5, r3
 8000b0e:	23a6      	movs	r3, #166	@ 0xa6
 8000b10:	002a      	movs	r2, r5
 8000b12:	00db      	lsls	r3, r3, #3
 8000b14:	401a      	ands	r2, r3
 8000b16:	421d      	tst	r5, r3
 8000b18:	d000      	beq.n	8000b1c <__aeabi_dmul+0xa8>
 8000b1a:	e229      	b.n	8000f70 <__aeabi_dmul+0x4fc>
 8000b1c:	2390      	movs	r3, #144	@ 0x90
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	421d      	tst	r5, r3
 8000b22:	d100      	bne.n	8000b26 <__aeabi_dmul+0xb2>
 8000b24:	e24d      	b.n	8000fc2 <__aeabi_dmul+0x54e>
 8000b26:	2300      	movs	r3, #0
 8000b28:	2480      	movs	r4, #128	@ 0x80
 8000b2a:	4699      	mov	r9, r3
 8000b2c:	0324      	lsls	r4, r4, #12
 8000b2e:	4ba8      	ldr	r3, [pc, #672]	@ (8000dd0 <__aeabi_dmul+0x35c>)
 8000b30:	0010      	movs	r0, r2
 8000b32:	464a      	mov	r2, r9
 8000b34:	051b      	lsls	r3, r3, #20
 8000b36:	4323      	orrs	r3, r4
 8000b38:	07d2      	lsls	r2, r2, #31
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	0019      	movs	r1, r3
 8000b3e:	b005      	add	sp, #20
 8000b40:	bcf0      	pop	{r4, r5, r6, r7}
 8000b42:	46bb      	mov	fp, r7
 8000b44:	46b2      	mov	sl, r6
 8000b46:	46a9      	mov	r9, r5
 8000b48:	46a0      	mov	r8, r4
 8000b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b4c:	4652      	mov	r2, sl
 8000b4e:	4302      	orrs	r2, r0
 8000b50:	4690      	mov	r8, r2
 8000b52:	d000      	beq.n	8000b56 <__aeabi_dmul+0xe2>
 8000b54:	e1ac      	b.n	8000eb0 <__aeabi_dmul+0x43c>
 8000b56:	469b      	mov	fp, r3
 8000b58:	2302      	movs	r3, #2
 8000b5a:	4692      	mov	sl, r2
 8000b5c:	2508      	movs	r5, #8
 8000b5e:	9302      	str	r3, [sp, #8]
 8000b60:	e7ae      	b.n	8000ac0 <__aeabi_dmul+0x4c>
 8000b62:	9b00      	ldr	r3, [sp, #0]
 8000b64:	46a2      	mov	sl, r4
 8000b66:	4699      	mov	r9, r3
 8000b68:	9b01      	ldr	r3, [sp, #4]
 8000b6a:	4698      	mov	r8, r3
 8000b6c:	9b02      	ldr	r3, [sp, #8]
 8000b6e:	2b02      	cmp	r3, #2
 8000b70:	d100      	bne.n	8000b74 <__aeabi_dmul+0x100>
 8000b72:	e1ca      	b.n	8000f0a <__aeabi_dmul+0x496>
 8000b74:	2b03      	cmp	r3, #3
 8000b76:	d100      	bne.n	8000b7a <__aeabi_dmul+0x106>
 8000b78:	e192      	b.n	8000ea0 <__aeabi_dmul+0x42c>
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d110      	bne.n	8000ba0 <__aeabi_dmul+0x12c>
 8000b7e:	2300      	movs	r3, #0
 8000b80:	2400      	movs	r4, #0
 8000b82:	2200      	movs	r2, #0
 8000b84:	e7d4      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8000b86:	2201      	movs	r2, #1
 8000b88:	087b      	lsrs	r3, r7, #1
 8000b8a:	403a      	ands	r2, r7
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	4652      	mov	r2, sl
 8000b90:	07d2      	lsls	r2, r2, #31
 8000b92:	4313      	orrs	r3, r2
 8000b94:	4698      	mov	r8, r3
 8000b96:	4653      	mov	r3, sl
 8000b98:	085b      	lsrs	r3, r3, #1
 8000b9a:	469a      	mov	sl, r3
 8000b9c:	9b03      	ldr	r3, [sp, #12]
 8000b9e:	4699      	mov	r9, r3
 8000ba0:	465b      	mov	r3, fp
 8000ba2:	1c58      	adds	r0, r3, #1
 8000ba4:	2380      	movs	r3, #128	@ 0x80
 8000ba6:	00db      	lsls	r3, r3, #3
 8000ba8:	445b      	add	r3, fp
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	dc00      	bgt.n	8000bb0 <__aeabi_dmul+0x13c>
 8000bae:	e1b1      	b.n	8000f14 <__aeabi_dmul+0x4a0>
 8000bb0:	4642      	mov	r2, r8
 8000bb2:	0752      	lsls	r2, r2, #29
 8000bb4:	d00b      	beq.n	8000bce <__aeabi_dmul+0x15a>
 8000bb6:	220f      	movs	r2, #15
 8000bb8:	4641      	mov	r1, r8
 8000bba:	400a      	ands	r2, r1
 8000bbc:	2a04      	cmp	r2, #4
 8000bbe:	d006      	beq.n	8000bce <__aeabi_dmul+0x15a>
 8000bc0:	4642      	mov	r2, r8
 8000bc2:	1d11      	adds	r1, r2, #4
 8000bc4:	4541      	cmp	r1, r8
 8000bc6:	4192      	sbcs	r2, r2
 8000bc8:	4688      	mov	r8, r1
 8000bca:	4252      	negs	r2, r2
 8000bcc:	4492      	add	sl, r2
 8000bce:	4652      	mov	r2, sl
 8000bd0:	01d2      	lsls	r2, r2, #7
 8000bd2:	d506      	bpl.n	8000be2 <__aeabi_dmul+0x16e>
 8000bd4:	4652      	mov	r2, sl
 8000bd6:	4b80      	ldr	r3, [pc, #512]	@ (8000dd8 <__aeabi_dmul+0x364>)
 8000bd8:	401a      	ands	r2, r3
 8000bda:	2380      	movs	r3, #128	@ 0x80
 8000bdc:	4692      	mov	sl, r2
 8000bde:	00db      	lsls	r3, r3, #3
 8000be0:	18c3      	adds	r3, r0, r3
 8000be2:	4a7e      	ldr	r2, [pc, #504]	@ (8000ddc <__aeabi_dmul+0x368>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	dd00      	ble.n	8000bea <__aeabi_dmul+0x176>
 8000be8:	e18f      	b.n	8000f0a <__aeabi_dmul+0x496>
 8000bea:	4642      	mov	r2, r8
 8000bec:	08d1      	lsrs	r1, r2, #3
 8000bee:	4652      	mov	r2, sl
 8000bf0:	0752      	lsls	r2, r2, #29
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	4651      	mov	r1, sl
 8000bf6:	055b      	lsls	r3, r3, #21
 8000bf8:	024c      	lsls	r4, r1, #9
 8000bfa:	0b24      	lsrs	r4, r4, #12
 8000bfc:	0d5b      	lsrs	r3, r3, #21
 8000bfe:	e797      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8000c00:	4b73      	ldr	r3, [pc, #460]	@ (8000dd0 <__aeabi_dmul+0x35c>)
 8000c02:	4326      	orrs	r6, r4
 8000c04:	469c      	mov	ip, r3
 8000c06:	44e3      	add	fp, ip
 8000c08:	2e00      	cmp	r6, #0
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_dmul+0x19a>
 8000c0c:	e16f      	b.n	8000eee <__aeabi_dmul+0x47a>
 8000c0e:	2303      	movs	r3, #3
 8000c10:	4649      	mov	r1, r9
 8000c12:	431d      	orrs	r5, r3
 8000c14:	9b00      	ldr	r3, [sp, #0]
 8000c16:	4059      	eors	r1, r3
 8000c18:	b2cb      	uxtb	r3, r1
 8000c1a:	9303      	str	r3, [sp, #12]
 8000c1c:	2d0a      	cmp	r5, #10
 8000c1e:	dd00      	ble.n	8000c22 <__aeabi_dmul+0x1ae>
 8000c20:	e133      	b.n	8000e8a <__aeabi_dmul+0x416>
 8000c22:	2301      	movs	r3, #1
 8000c24:	40ab      	lsls	r3, r5
 8000c26:	001d      	movs	r5, r3
 8000c28:	2303      	movs	r3, #3
 8000c2a:	9302      	str	r3, [sp, #8]
 8000c2c:	2288      	movs	r2, #136	@ 0x88
 8000c2e:	422a      	tst	r2, r5
 8000c30:	d197      	bne.n	8000b62 <__aeabi_dmul+0xee>
 8000c32:	4642      	mov	r2, r8
 8000c34:	4643      	mov	r3, r8
 8000c36:	0412      	lsls	r2, r2, #16
 8000c38:	0c12      	lsrs	r2, r2, #16
 8000c3a:	0016      	movs	r6, r2
 8000c3c:	9801      	ldr	r0, [sp, #4]
 8000c3e:	0c1d      	lsrs	r5, r3, #16
 8000c40:	0c03      	lsrs	r3, r0, #16
 8000c42:	0400      	lsls	r0, r0, #16
 8000c44:	0c00      	lsrs	r0, r0, #16
 8000c46:	4346      	muls	r6, r0
 8000c48:	46b4      	mov	ip, r6
 8000c4a:	001e      	movs	r6, r3
 8000c4c:	436e      	muls	r6, r5
 8000c4e:	9600      	str	r6, [sp, #0]
 8000c50:	0016      	movs	r6, r2
 8000c52:	0007      	movs	r7, r0
 8000c54:	435e      	muls	r6, r3
 8000c56:	4661      	mov	r1, ip
 8000c58:	46b0      	mov	r8, r6
 8000c5a:	436f      	muls	r7, r5
 8000c5c:	0c0e      	lsrs	r6, r1, #16
 8000c5e:	44b8      	add	r8, r7
 8000c60:	4446      	add	r6, r8
 8000c62:	42b7      	cmp	r7, r6
 8000c64:	d905      	bls.n	8000c72 <__aeabi_dmul+0x1fe>
 8000c66:	2180      	movs	r1, #128	@ 0x80
 8000c68:	0249      	lsls	r1, r1, #9
 8000c6a:	4688      	mov	r8, r1
 8000c6c:	9f00      	ldr	r7, [sp, #0]
 8000c6e:	4447      	add	r7, r8
 8000c70:	9700      	str	r7, [sp, #0]
 8000c72:	4661      	mov	r1, ip
 8000c74:	0409      	lsls	r1, r1, #16
 8000c76:	0c09      	lsrs	r1, r1, #16
 8000c78:	0c37      	lsrs	r7, r6, #16
 8000c7a:	0436      	lsls	r6, r6, #16
 8000c7c:	468c      	mov	ip, r1
 8000c7e:	0031      	movs	r1, r6
 8000c80:	4461      	add	r1, ip
 8000c82:	9101      	str	r1, [sp, #4]
 8000c84:	0011      	movs	r1, r2
 8000c86:	0c26      	lsrs	r6, r4, #16
 8000c88:	0424      	lsls	r4, r4, #16
 8000c8a:	0c24      	lsrs	r4, r4, #16
 8000c8c:	4361      	muls	r1, r4
 8000c8e:	468c      	mov	ip, r1
 8000c90:	0021      	movs	r1, r4
 8000c92:	4369      	muls	r1, r5
 8000c94:	4689      	mov	r9, r1
 8000c96:	4661      	mov	r1, ip
 8000c98:	0c09      	lsrs	r1, r1, #16
 8000c9a:	4688      	mov	r8, r1
 8000c9c:	4372      	muls	r2, r6
 8000c9e:	444a      	add	r2, r9
 8000ca0:	4442      	add	r2, r8
 8000ca2:	4375      	muls	r5, r6
 8000ca4:	4591      	cmp	r9, r2
 8000ca6:	d903      	bls.n	8000cb0 <__aeabi_dmul+0x23c>
 8000ca8:	2180      	movs	r1, #128	@ 0x80
 8000caa:	0249      	lsls	r1, r1, #9
 8000cac:	4688      	mov	r8, r1
 8000cae:	4445      	add	r5, r8
 8000cb0:	0c11      	lsrs	r1, r2, #16
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	4661      	mov	r1, ip
 8000cb6:	0409      	lsls	r1, r1, #16
 8000cb8:	0c09      	lsrs	r1, r1, #16
 8000cba:	468c      	mov	ip, r1
 8000cbc:	0412      	lsls	r2, r2, #16
 8000cbe:	4462      	add	r2, ip
 8000cc0:	18b9      	adds	r1, r7, r2
 8000cc2:	9102      	str	r1, [sp, #8]
 8000cc4:	4651      	mov	r1, sl
 8000cc6:	0c09      	lsrs	r1, r1, #16
 8000cc8:	468c      	mov	ip, r1
 8000cca:	4651      	mov	r1, sl
 8000ccc:	040f      	lsls	r7, r1, #16
 8000cce:	0c3f      	lsrs	r7, r7, #16
 8000cd0:	0039      	movs	r1, r7
 8000cd2:	4341      	muls	r1, r0
 8000cd4:	4445      	add	r5, r8
 8000cd6:	4688      	mov	r8, r1
 8000cd8:	4661      	mov	r1, ip
 8000cda:	4341      	muls	r1, r0
 8000cdc:	468a      	mov	sl, r1
 8000cde:	4641      	mov	r1, r8
 8000ce0:	4660      	mov	r0, ip
 8000ce2:	0c09      	lsrs	r1, r1, #16
 8000ce4:	4689      	mov	r9, r1
 8000ce6:	4358      	muls	r0, r3
 8000ce8:	437b      	muls	r3, r7
 8000cea:	4453      	add	r3, sl
 8000cec:	444b      	add	r3, r9
 8000cee:	459a      	cmp	sl, r3
 8000cf0:	d903      	bls.n	8000cfa <__aeabi_dmul+0x286>
 8000cf2:	2180      	movs	r1, #128	@ 0x80
 8000cf4:	0249      	lsls	r1, r1, #9
 8000cf6:	4689      	mov	r9, r1
 8000cf8:	4448      	add	r0, r9
 8000cfa:	0c19      	lsrs	r1, r3, #16
 8000cfc:	4689      	mov	r9, r1
 8000cfe:	4641      	mov	r1, r8
 8000d00:	0409      	lsls	r1, r1, #16
 8000d02:	0c09      	lsrs	r1, r1, #16
 8000d04:	4688      	mov	r8, r1
 8000d06:	0039      	movs	r1, r7
 8000d08:	4361      	muls	r1, r4
 8000d0a:	041b      	lsls	r3, r3, #16
 8000d0c:	4443      	add	r3, r8
 8000d0e:	4688      	mov	r8, r1
 8000d10:	4661      	mov	r1, ip
 8000d12:	434c      	muls	r4, r1
 8000d14:	4371      	muls	r1, r6
 8000d16:	468c      	mov	ip, r1
 8000d18:	4641      	mov	r1, r8
 8000d1a:	4377      	muls	r7, r6
 8000d1c:	0c0e      	lsrs	r6, r1, #16
 8000d1e:	193f      	adds	r7, r7, r4
 8000d20:	19f6      	adds	r6, r6, r7
 8000d22:	4448      	add	r0, r9
 8000d24:	42b4      	cmp	r4, r6
 8000d26:	d903      	bls.n	8000d30 <__aeabi_dmul+0x2bc>
 8000d28:	2180      	movs	r1, #128	@ 0x80
 8000d2a:	0249      	lsls	r1, r1, #9
 8000d2c:	4689      	mov	r9, r1
 8000d2e:	44cc      	add	ip, r9
 8000d30:	9902      	ldr	r1, [sp, #8]
 8000d32:	9f00      	ldr	r7, [sp, #0]
 8000d34:	4689      	mov	r9, r1
 8000d36:	0431      	lsls	r1, r6, #16
 8000d38:	444f      	add	r7, r9
 8000d3a:	4689      	mov	r9, r1
 8000d3c:	4641      	mov	r1, r8
 8000d3e:	4297      	cmp	r7, r2
 8000d40:	4192      	sbcs	r2, r2
 8000d42:	040c      	lsls	r4, r1, #16
 8000d44:	0c24      	lsrs	r4, r4, #16
 8000d46:	444c      	add	r4, r9
 8000d48:	18ff      	adds	r7, r7, r3
 8000d4a:	4252      	negs	r2, r2
 8000d4c:	1964      	adds	r4, r4, r5
 8000d4e:	18a1      	adds	r1, r4, r2
 8000d50:	429f      	cmp	r7, r3
 8000d52:	419b      	sbcs	r3, r3
 8000d54:	4688      	mov	r8, r1
 8000d56:	4682      	mov	sl, r0
 8000d58:	425b      	negs	r3, r3
 8000d5a:	4699      	mov	r9, r3
 8000d5c:	4590      	cmp	r8, r2
 8000d5e:	4192      	sbcs	r2, r2
 8000d60:	42ac      	cmp	r4, r5
 8000d62:	41a4      	sbcs	r4, r4
 8000d64:	44c2      	add	sl, r8
 8000d66:	44d1      	add	r9, sl
 8000d68:	4252      	negs	r2, r2
 8000d6a:	4264      	negs	r4, r4
 8000d6c:	4314      	orrs	r4, r2
 8000d6e:	4599      	cmp	r9, r3
 8000d70:	419b      	sbcs	r3, r3
 8000d72:	4582      	cmp	sl, r0
 8000d74:	4192      	sbcs	r2, r2
 8000d76:	425b      	negs	r3, r3
 8000d78:	4252      	negs	r2, r2
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	464a      	mov	r2, r9
 8000d7e:	0c36      	lsrs	r6, r6, #16
 8000d80:	19a4      	adds	r4, r4, r6
 8000d82:	18e3      	adds	r3, r4, r3
 8000d84:	4463      	add	r3, ip
 8000d86:	025b      	lsls	r3, r3, #9
 8000d88:	0dd2      	lsrs	r2, r2, #23
 8000d8a:	431a      	orrs	r2, r3
 8000d8c:	9901      	ldr	r1, [sp, #4]
 8000d8e:	4692      	mov	sl, r2
 8000d90:	027a      	lsls	r2, r7, #9
 8000d92:	430a      	orrs	r2, r1
 8000d94:	1e50      	subs	r0, r2, #1
 8000d96:	4182      	sbcs	r2, r0
 8000d98:	0dff      	lsrs	r7, r7, #23
 8000d9a:	4317      	orrs	r7, r2
 8000d9c:	464a      	mov	r2, r9
 8000d9e:	0252      	lsls	r2, r2, #9
 8000da0:	4317      	orrs	r7, r2
 8000da2:	46b8      	mov	r8, r7
 8000da4:	01db      	lsls	r3, r3, #7
 8000da6:	d500      	bpl.n	8000daa <__aeabi_dmul+0x336>
 8000da8:	e6ed      	b.n	8000b86 <__aeabi_dmul+0x112>
 8000daa:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <__aeabi_dmul+0x36c>)
 8000dac:	9a03      	ldr	r2, [sp, #12]
 8000dae:	445b      	add	r3, fp
 8000db0:	4691      	mov	r9, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	dc00      	bgt.n	8000db8 <__aeabi_dmul+0x344>
 8000db6:	e0ac      	b.n	8000f12 <__aeabi_dmul+0x49e>
 8000db8:	003a      	movs	r2, r7
 8000dba:	0752      	lsls	r2, r2, #29
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_dmul+0x34c>
 8000dbe:	e710      	b.n	8000be2 <__aeabi_dmul+0x16e>
 8000dc0:	220f      	movs	r2, #15
 8000dc2:	4658      	mov	r0, fp
 8000dc4:	403a      	ands	r2, r7
 8000dc6:	2a04      	cmp	r2, #4
 8000dc8:	d000      	beq.n	8000dcc <__aeabi_dmul+0x358>
 8000dca:	e6f9      	b.n	8000bc0 <__aeabi_dmul+0x14c>
 8000dcc:	e709      	b.n	8000be2 <__aeabi_dmul+0x16e>
 8000dce:	46c0      	nop			@ (mov r8, r8)
 8000dd0:	000007ff 	.word	0x000007ff
 8000dd4:	fffffc01 	.word	0xfffffc01
 8000dd8:	feffffff 	.word	0xfeffffff
 8000ddc:	000007fe 	.word	0x000007fe
 8000de0:	000003ff 	.word	0x000003ff
 8000de4:	0022      	movs	r2, r4
 8000de6:	4332      	orrs	r2, r6
 8000de8:	d06f      	beq.n	8000eca <__aeabi_dmul+0x456>
 8000dea:	2c00      	cmp	r4, #0
 8000dec:	d100      	bne.n	8000df0 <__aeabi_dmul+0x37c>
 8000dee:	e0c2      	b.n	8000f76 <__aeabi_dmul+0x502>
 8000df0:	0020      	movs	r0, r4
 8000df2:	f000 fdcd 	bl	8001990 <__clzsi2>
 8000df6:	0002      	movs	r2, r0
 8000df8:	0003      	movs	r3, r0
 8000dfa:	3a0b      	subs	r2, #11
 8000dfc:	201d      	movs	r0, #29
 8000dfe:	1a82      	subs	r2, r0, r2
 8000e00:	0030      	movs	r0, r6
 8000e02:	0019      	movs	r1, r3
 8000e04:	40d0      	lsrs	r0, r2
 8000e06:	3908      	subs	r1, #8
 8000e08:	408c      	lsls	r4, r1
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	4322      	orrs	r2, r4
 8000e0e:	0034      	movs	r4, r6
 8000e10:	408c      	lsls	r4, r1
 8000e12:	4659      	mov	r1, fp
 8000e14:	1acb      	subs	r3, r1, r3
 8000e16:	4986      	ldr	r1, [pc, #536]	@ (8001030 <__aeabi_dmul+0x5bc>)
 8000e18:	468b      	mov	fp, r1
 8000e1a:	449b      	add	fp, r3
 8000e1c:	2d0a      	cmp	r5, #10
 8000e1e:	dd00      	ble.n	8000e22 <__aeabi_dmul+0x3ae>
 8000e20:	e6a4      	b.n	8000b6c <__aeabi_dmul+0xf8>
 8000e22:	4649      	mov	r1, r9
 8000e24:	9b00      	ldr	r3, [sp, #0]
 8000e26:	9401      	str	r4, [sp, #4]
 8000e28:	4059      	eors	r1, r3
 8000e2a:	b2cb      	uxtb	r3, r1
 8000e2c:	0014      	movs	r4, r2
 8000e2e:	2000      	movs	r0, #0
 8000e30:	9303      	str	r3, [sp, #12]
 8000e32:	2d02      	cmp	r5, #2
 8000e34:	dd00      	ble.n	8000e38 <__aeabi_dmul+0x3c4>
 8000e36:	e667      	b.n	8000b08 <__aeabi_dmul+0x94>
 8000e38:	e6fb      	b.n	8000c32 <__aeabi_dmul+0x1be>
 8000e3a:	4653      	mov	r3, sl
 8000e3c:	4303      	orrs	r3, r0
 8000e3e:	4698      	mov	r8, r3
 8000e40:	d03c      	beq.n	8000ebc <__aeabi_dmul+0x448>
 8000e42:	4653      	mov	r3, sl
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d100      	bne.n	8000e4a <__aeabi_dmul+0x3d6>
 8000e48:	e0a3      	b.n	8000f92 <__aeabi_dmul+0x51e>
 8000e4a:	4650      	mov	r0, sl
 8000e4c:	f000 fda0 	bl	8001990 <__clzsi2>
 8000e50:	230b      	movs	r3, #11
 8000e52:	425b      	negs	r3, r3
 8000e54:	469c      	mov	ip, r3
 8000e56:	0002      	movs	r2, r0
 8000e58:	4484      	add	ip, r0
 8000e5a:	0011      	movs	r1, r2
 8000e5c:	4650      	mov	r0, sl
 8000e5e:	3908      	subs	r1, #8
 8000e60:	4088      	lsls	r0, r1
 8000e62:	231d      	movs	r3, #29
 8000e64:	4680      	mov	r8, r0
 8000e66:	4660      	mov	r0, ip
 8000e68:	1a1b      	subs	r3, r3, r0
 8000e6a:	0020      	movs	r0, r4
 8000e6c:	40d8      	lsrs	r0, r3
 8000e6e:	0003      	movs	r3, r0
 8000e70:	4640      	mov	r0, r8
 8000e72:	4303      	orrs	r3, r0
 8000e74:	469a      	mov	sl, r3
 8000e76:	0023      	movs	r3, r4
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	4698      	mov	r8, r3
 8000e7c:	4b6c      	ldr	r3, [pc, #432]	@ (8001030 <__aeabi_dmul+0x5bc>)
 8000e7e:	2500      	movs	r5, #0
 8000e80:	1a9b      	subs	r3, r3, r2
 8000e82:	469b      	mov	fp, r3
 8000e84:	2300      	movs	r3, #0
 8000e86:	9302      	str	r3, [sp, #8]
 8000e88:	e61a      	b.n	8000ac0 <__aeabi_dmul+0x4c>
 8000e8a:	2d0f      	cmp	r5, #15
 8000e8c:	d000      	beq.n	8000e90 <__aeabi_dmul+0x41c>
 8000e8e:	e0c9      	b.n	8001024 <__aeabi_dmul+0x5b0>
 8000e90:	2380      	movs	r3, #128	@ 0x80
 8000e92:	4652      	mov	r2, sl
 8000e94:	031b      	lsls	r3, r3, #12
 8000e96:	421a      	tst	r2, r3
 8000e98:	d002      	beq.n	8000ea0 <__aeabi_dmul+0x42c>
 8000e9a:	421c      	tst	r4, r3
 8000e9c:	d100      	bne.n	8000ea0 <__aeabi_dmul+0x42c>
 8000e9e:	e092      	b.n	8000fc6 <__aeabi_dmul+0x552>
 8000ea0:	2480      	movs	r4, #128	@ 0x80
 8000ea2:	4653      	mov	r3, sl
 8000ea4:	0324      	lsls	r4, r4, #12
 8000ea6:	431c      	orrs	r4, r3
 8000ea8:	0324      	lsls	r4, r4, #12
 8000eaa:	4642      	mov	r2, r8
 8000eac:	0b24      	lsrs	r4, r4, #12
 8000eae:	e63e      	b.n	8000b2e <__aeabi_dmul+0xba>
 8000eb0:	469b      	mov	fp, r3
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	4680      	mov	r8, r0
 8000eb6:	250c      	movs	r5, #12
 8000eb8:	9302      	str	r3, [sp, #8]
 8000eba:	e601      	b.n	8000ac0 <__aeabi_dmul+0x4c>
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	469a      	mov	sl, r3
 8000ec0:	469b      	mov	fp, r3
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	2504      	movs	r5, #4
 8000ec6:	9302      	str	r3, [sp, #8]
 8000ec8:	e5fa      	b.n	8000ac0 <__aeabi_dmul+0x4c>
 8000eca:	2101      	movs	r1, #1
 8000ecc:	430d      	orrs	r5, r1
 8000ece:	2d0a      	cmp	r5, #10
 8000ed0:	dd00      	ble.n	8000ed4 <__aeabi_dmul+0x460>
 8000ed2:	e64b      	b.n	8000b6c <__aeabi_dmul+0xf8>
 8000ed4:	4649      	mov	r1, r9
 8000ed6:	9800      	ldr	r0, [sp, #0]
 8000ed8:	4041      	eors	r1, r0
 8000eda:	b2c9      	uxtb	r1, r1
 8000edc:	9103      	str	r1, [sp, #12]
 8000ede:	2d02      	cmp	r5, #2
 8000ee0:	dc00      	bgt.n	8000ee4 <__aeabi_dmul+0x470>
 8000ee2:	e096      	b.n	8001012 <__aeabi_dmul+0x59e>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	2400      	movs	r4, #0
 8000ee8:	2001      	movs	r0, #1
 8000eea:	9301      	str	r3, [sp, #4]
 8000eec:	e60c      	b.n	8000b08 <__aeabi_dmul+0x94>
 8000eee:	4649      	mov	r1, r9
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	9a00      	ldr	r2, [sp, #0]
 8000ef4:	432b      	orrs	r3, r5
 8000ef6:	4051      	eors	r1, r2
 8000ef8:	b2ca      	uxtb	r2, r1
 8000efa:	9203      	str	r2, [sp, #12]
 8000efc:	2b0a      	cmp	r3, #10
 8000efe:	dd00      	ble.n	8000f02 <__aeabi_dmul+0x48e>
 8000f00:	e634      	b.n	8000b6c <__aeabi_dmul+0xf8>
 8000f02:	2d00      	cmp	r5, #0
 8000f04:	d157      	bne.n	8000fb6 <__aeabi_dmul+0x542>
 8000f06:	9b03      	ldr	r3, [sp, #12]
 8000f08:	4699      	mov	r9, r3
 8000f0a:	2400      	movs	r4, #0
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	4b49      	ldr	r3, [pc, #292]	@ (8001034 <__aeabi_dmul+0x5c0>)
 8000f10:	e60e      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8000f12:	4658      	mov	r0, fp
 8000f14:	2101      	movs	r1, #1
 8000f16:	1ac9      	subs	r1, r1, r3
 8000f18:	2938      	cmp	r1, #56	@ 0x38
 8000f1a:	dd00      	ble.n	8000f1e <__aeabi_dmul+0x4aa>
 8000f1c:	e62f      	b.n	8000b7e <__aeabi_dmul+0x10a>
 8000f1e:	291f      	cmp	r1, #31
 8000f20:	dd56      	ble.n	8000fd0 <__aeabi_dmul+0x55c>
 8000f22:	221f      	movs	r2, #31
 8000f24:	4654      	mov	r4, sl
 8000f26:	4252      	negs	r2, r2
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	40dc      	lsrs	r4, r3
 8000f2c:	2920      	cmp	r1, #32
 8000f2e:	d007      	beq.n	8000f40 <__aeabi_dmul+0x4cc>
 8000f30:	4b41      	ldr	r3, [pc, #260]	@ (8001038 <__aeabi_dmul+0x5c4>)
 8000f32:	4642      	mov	r2, r8
 8000f34:	469c      	mov	ip, r3
 8000f36:	4653      	mov	r3, sl
 8000f38:	4460      	add	r0, ip
 8000f3a:	4083      	lsls	r3, r0
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	4690      	mov	r8, r2
 8000f40:	4642      	mov	r2, r8
 8000f42:	2107      	movs	r1, #7
 8000f44:	1e53      	subs	r3, r2, #1
 8000f46:	419a      	sbcs	r2, r3
 8000f48:	000b      	movs	r3, r1
 8000f4a:	4322      	orrs	r2, r4
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	2400      	movs	r4, #0
 8000f50:	4211      	tst	r1, r2
 8000f52:	d009      	beq.n	8000f68 <__aeabi_dmul+0x4f4>
 8000f54:	230f      	movs	r3, #15
 8000f56:	4013      	ands	r3, r2
 8000f58:	2b04      	cmp	r3, #4
 8000f5a:	d05d      	beq.n	8001018 <__aeabi_dmul+0x5a4>
 8000f5c:	1d11      	adds	r1, r2, #4
 8000f5e:	4291      	cmp	r1, r2
 8000f60:	419b      	sbcs	r3, r3
 8000f62:	000a      	movs	r2, r1
 8000f64:	425b      	negs	r3, r3
 8000f66:	075b      	lsls	r3, r3, #29
 8000f68:	08d2      	lsrs	r2, r2, #3
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	e5df      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8000f70:	9b03      	ldr	r3, [sp, #12]
 8000f72:	4699      	mov	r9, r3
 8000f74:	e5fa      	b.n	8000b6c <__aeabi_dmul+0xf8>
 8000f76:	9801      	ldr	r0, [sp, #4]
 8000f78:	f000 fd0a 	bl	8001990 <__clzsi2>
 8000f7c:	0002      	movs	r2, r0
 8000f7e:	0003      	movs	r3, r0
 8000f80:	3215      	adds	r2, #21
 8000f82:	3320      	adds	r3, #32
 8000f84:	2a1c      	cmp	r2, #28
 8000f86:	dc00      	bgt.n	8000f8a <__aeabi_dmul+0x516>
 8000f88:	e738      	b.n	8000dfc <__aeabi_dmul+0x388>
 8000f8a:	9a01      	ldr	r2, [sp, #4]
 8000f8c:	3808      	subs	r0, #8
 8000f8e:	4082      	lsls	r2, r0
 8000f90:	e73f      	b.n	8000e12 <__aeabi_dmul+0x39e>
 8000f92:	f000 fcfd 	bl	8001990 <__clzsi2>
 8000f96:	2315      	movs	r3, #21
 8000f98:	469c      	mov	ip, r3
 8000f9a:	4484      	add	ip, r0
 8000f9c:	0002      	movs	r2, r0
 8000f9e:	4663      	mov	r3, ip
 8000fa0:	3220      	adds	r2, #32
 8000fa2:	2b1c      	cmp	r3, #28
 8000fa4:	dc00      	bgt.n	8000fa8 <__aeabi_dmul+0x534>
 8000fa6:	e758      	b.n	8000e5a <__aeabi_dmul+0x3e6>
 8000fa8:	2300      	movs	r3, #0
 8000faa:	4698      	mov	r8, r3
 8000fac:	0023      	movs	r3, r4
 8000fae:	3808      	subs	r0, #8
 8000fb0:	4083      	lsls	r3, r0
 8000fb2:	469a      	mov	sl, r3
 8000fb4:	e762      	b.n	8000e7c <__aeabi_dmul+0x408>
 8000fb6:	001d      	movs	r5, r3
 8000fb8:	2300      	movs	r3, #0
 8000fba:	2400      	movs	r4, #0
 8000fbc:	2002      	movs	r0, #2
 8000fbe:	9301      	str	r3, [sp, #4]
 8000fc0:	e5a2      	b.n	8000b08 <__aeabi_dmul+0x94>
 8000fc2:	9002      	str	r0, [sp, #8]
 8000fc4:	e632      	b.n	8000c2c <__aeabi_dmul+0x1b8>
 8000fc6:	431c      	orrs	r4, r3
 8000fc8:	9b00      	ldr	r3, [sp, #0]
 8000fca:	9a01      	ldr	r2, [sp, #4]
 8000fcc:	4699      	mov	r9, r3
 8000fce:	e5ae      	b.n	8000b2e <__aeabi_dmul+0xba>
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <__aeabi_dmul+0x5c8>)
 8000fd2:	4652      	mov	r2, sl
 8000fd4:	18c3      	adds	r3, r0, r3
 8000fd6:	4640      	mov	r0, r8
 8000fd8:	409a      	lsls	r2, r3
 8000fda:	40c8      	lsrs	r0, r1
 8000fdc:	4302      	orrs	r2, r0
 8000fde:	4640      	mov	r0, r8
 8000fe0:	4098      	lsls	r0, r3
 8000fe2:	0003      	movs	r3, r0
 8000fe4:	1e58      	subs	r0, r3, #1
 8000fe6:	4183      	sbcs	r3, r0
 8000fe8:	4654      	mov	r4, sl
 8000fea:	431a      	orrs	r2, r3
 8000fec:	40cc      	lsrs	r4, r1
 8000fee:	0753      	lsls	r3, r2, #29
 8000ff0:	d009      	beq.n	8001006 <__aeabi_dmul+0x592>
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	2b04      	cmp	r3, #4
 8000ff8:	d005      	beq.n	8001006 <__aeabi_dmul+0x592>
 8000ffa:	1d13      	adds	r3, r2, #4
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	4192      	sbcs	r2, r2
 8001000:	4252      	negs	r2, r2
 8001002:	18a4      	adds	r4, r4, r2
 8001004:	001a      	movs	r2, r3
 8001006:	0223      	lsls	r3, r4, #8
 8001008:	d508      	bpl.n	800101c <__aeabi_dmul+0x5a8>
 800100a:	2301      	movs	r3, #1
 800100c:	2400      	movs	r4, #0
 800100e:	2200      	movs	r2, #0
 8001010:	e58e      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8001012:	4689      	mov	r9, r1
 8001014:	2400      	movs	r4, #0
 8001016:	e58b      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8001018:	2300      	movs	r3, #0
 800101a:	e7a5      	b.n	8000f68 <__aeabi_dmul+0x4f4>
 800101c:	0763      	lsls	r3, r4, #29
 800101e:	0264      	lsls	r4, r4, #9
 8001020:	0b24      	lsrs	r4, r4, #12
 8001022:	e7a1      	b.n	8000f68 <__aeabi_dmul+0x4f4>
 8001024:	9b00      	ldr	r3, [sp, #0]
 8001026:	46a2      	mov	sl, r4
 8001028:	4699      	mov	r9, r3
 800102a:	9b01      	ldr	r3, [sp, #4]
 800102c:	4698      	mov	r8, r3
 800102e:	e737      	b.n	8000ea0 <__aeabi_dmul+0x42c>
 8001030:	fffffc0d 	.word	0xfffffc0d
 8001034:	000007ff 	.word	0x000007ff
 8001038:	0000043e 	.word	0x0000043e
 800103c:	0000041e 	.word	0x0000041e

08001040 <__aeabi_dsub>:
 8001040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001042:	4657      	mov	r7, sl
 8001044:	464e      	mov	r6, r9
 8001046:	4645      	mov	r5, r8
 8001048:	46de      	mov	lr, fp
 800104a:	b5e0      	push	{r5, r6, r7, lr}
 800104c:	b083      	sub	sp, #12
 800104e:	9000      	str	r0, [sp, #0]
 8001050:	9101      	str	r1, [sp, #4]
 8001052:	030c      	lsls	r4, r1, #12
 8001054:	004d      	lsls	r5, r1, #1
 8001056:	0fce      	lsrs	r6, r1, #31
 8001058:	0a61      	lsrs	r1, r4, #9
 800105a:	9c00      	ldr	r4, [sp, #0]
 800105c:	005f      	lsls	r7, r3, #1
 800105e:	0f64      	lsrs	r4, r4, #29
 8001060:	430c      	orrs	r4, r1
 8001062:	9900      	ldr	r1, [sp, #0]
 8001064:	9200      	str	r2, [sp, #0]
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	00c8      	lsls	r0, r1, #3
 800106a:	0319      	lsls	r1, r3, #12
 800106c:	0d7b      	lsrs	r3, r7, #21
 800106e:	4699      	mov	r9, r3
 8001070:	9b01      	ldr	r3, [sp, #4]
 8001072:	4fcc      	ldr	r7, [pc, #816]	@ (80013a4 <__aeabi_dsub+0x364>)
 8001074:	0fdb      	lsrs	r3, r3, #31
 8001076:	469c      	mov	ip, r3
 8001078:	0a4b      	lsrs	r3, r1, #9
 800107a:	9900      	ldr	r1, [sp, #0]
 800107c:	4680      	mov	r8, r0
 800107e:	0f49      	lsrs	r1, r1, #29
 8001080:	4319      	orrs	r1, r3
 8001082:	9b00      	ldr	r3, [sp, #0]
 8001084:	468b      	mov	fp, r1
 8001086:	00da      	lsls	r2, r3, #3
 8001088:	4692      	mov	sl, r2
 800108a:	0d6d      	lsrs	r5, r5, #21
 800108c:	45b9      	cmp	r9, r7
 800108e:	d100      	bne.n	8001092 <__aeabi_dsub+0x52>
 8001090:	e0bf      	b.n	8001212 <__aeabi_dsub+0x1d2>
 8001092:	2301      	movs	r3, #1
 8001094:	4661      	mov	r1, ip
 8001096:	4059      	eors	r1, r3
 8001098:	464b      	mov	r3, r9
 800109a:	468c      	mov	ip, r1
 800109c:	1aeb      	subs	r3, r5, r3
 800109e:	428e      	cmp	r6, r1
 80010a0:	d075      	beq.n	800118e <__aeabi_dsub+0x14e>
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	dc00      	bgt.n	80010a8 <__aeabi_dsub+0x68>
 80010a6:	e2a3      	b.n	80015f0 <__aeabi_dsub+0x5b0>
 80010a8:	4649      	mov	r1, r9
 80010aa:	2900      	cmp	r1, #0
 80010ac:	d100      	bne.n	80010b0 <__aeabi_dsub+0x70>
 80010ae:	e0ce      	b.n	800124e <__aeabi_dsub+0x20e>
 80010b0:	42bd      	cmp	r5, r7
 80010b2:	d100      	bne.n	80010b6 <__aeabi_dsub+0x76>
 80010b4:	e200      	b.n	80014b8 <__aeabi_dsub+0x478>
 80010b6:	2701      	movs	r7, #1
 80010b8:	2b38      	cmp	r3, #56	@ 0x38
 80010ba:	dc19      	bgt.n	80010f0 <__aeabi_dsub+0xb0>
 80010bc:	2780      	movs	r7, #128	@ 0x80
 80010be:	4659      	mov	r1, fp
 80010c0:	043f      	lsls	r7, r7, #16
 80010c2:	4339      	orrs	r1, r7
 80010c4:	468b      	mov	fp, r1
 80010c6:	2b1f      	cmp	r3, #31
 80010c8:	dd00      	ble.n	80010cc <__aeabi_dsub+0x8c>
 80010ca:	e1fa      	b.n	80014c2 <__aeabi_dsub+0x482>
 80010cc:	2720      	movs	r7, #32
 80010ce:	1af9      	subs	r1, r7, r3
 80010d0:	468c      	mov	ip, r1
 80010d2:	4659      	mov	r1, fp
 80010d4:	4667      	mov	r7, ip
 80010d6:	40b9      	lsls	r1, r7
 80010d8:	000f      	movs	r7, r1
 80010da:	0011      	movs	r1, r2
 80010dc:	40d9      	lsrs	r1, r3
 80010de:	430f      	orrs	r7, r1
 80010e0:	4661      	mov	r1, ip
 80010e2:	408a      	lsls	r2, r1
 80010e4:	1e51      	subs	r1, r2, #1
 80010e6:	418a      	sbcs	r2, r1
 80010e8:	4659      	mov	r1, fp
 80010ea:	40d9      	lsrs	r1, r3
 80010ec:	4317      	orrs	r7, r2
 80010ee:	1a64      	subs	r4, r4, r1
 80010f0:	1bc7      	subs	r7, r0, r7
 80010f2:	42b8      	cmp	r0, r7
 80010f4:	4180      	sbcs	r0, r0
 80010f6:	4240      	negs	r0, r0
 80010f8:	1a24      	subs	r4, r4, r0
 80010fa:	0223      	lsls	r3, r4, #8
 80010fc:	d400      	bmi.n	8001100 <__aeabi_dsub+0xc0>
 80010fe:	e140      	b.n	8001382 <__aeabi_dsub+0x342>
 8001100:	0264      	lsls	r4, r4, #9
 8001102:	0a64      	lsrs	r4, r4, #9
 8001104:	2c00      	cmp	r4, #0
 8001106:	d100      	bne.n	800110a <__aeabi_dsub+0xca>
 8001108:	e154      	b.n	80013b4 <__aeabi_dsub+0x374>
 800110a:	0020      	movs	r0, r4
 800110c:	f000 fc40 	bl	8001990 <__clzsi2>
 8001110:	0003      	movs	r3, r0
 8001112:	3b08      	subs	r3, #8
 8001114:	2120      	movs	r1, #32
 8001116:	0038      	movs	r0, r7
 8001118:	1aca      	subs	r2, r1, r3
 800111a:	40d0      	lsrs	r0, r2
 800111c:	409c      	lsls	r4, r3
 800111e:	0002      	movs	r2, r0
 8001120:	409f      	lsls	r7, r3
 8001122:	4322      	orrs	r2, r4
 8001124:	429d      	cmp	r5, r3
 8001126:	dd00      	ble.n	800112a <__aeabi_dsub+0xea>
 8001128:	e1a6      	b.n	8001478 <__aeabi_dsub+0x438>
 800112a:	1b58      	subs	r0, r3, r5
 800112c:	3001      	adds	r0, #1
 800112e:	1a09      	subs	r1, r1, r0
 8001130:	003c      	movs	r4, r7
 8001132:	408f      	lsls	r7, r1
 8001134:	40c4      	lsrs	r4, r0
 8001136:	1e7b      	subs	r3, r7, #1
 8001138:	419f      	sbcs	r7, r3
 800113a:	0013      	movs	r3, r2
 800113c:	408b      	lsls	r3, r1
 800113e:	4327      	orrs	r7, r4
 8001140:	431f      	orrs	r7, r3
 8001142:	40c2      	lsrs	r2, r0
 8001144:	003b      	movs	r3, r7
 8001146:	0014      	movs	r4, r2
 8001148:	2500      	movs	r5, #0
 800114a:	4313      	orrs	r3, r2
 800114c:	d100      	bne.n	8001150 <__aeabi_dsub+0x110>
 800114e:	e1f7      	b.n	8001540 <__aeabi_dsub+0x500>
 8001150:	077b      	lsls	r3, r7, #29
 8001152:	d100      	bne.n	8001156 <__aeabi_dsub+0x116>
 8001154:	e377      	b.n	8001846 <__aeabi_dsub+0x806>
 8001156:	230f      	movs	r3, #15
 8001158:	0038      	movs	r0, r7
 800115a:	403b      	ands	r3, r7
 800115c:	2b04      	cmp	r3, #4
 800115e:	d004      	beq.n	800116a <__aeabi_dsub+0x12a>
 8001160:	1d38      	adds	r0, r7, #4
 8001162:	42b8      	cmp	r0, r7
 8001164:	41bf      	sbcs	r7, r7
 8001166:	427f      	negs	r7, r7
 8001168:	19e4      	adds	r4, r4, r7
 800116a:	0223      	lsls	r3, r4, #8
 800116c:	d400      	bmi.n	8001170 <__aeabi_dsub+0x130>
 800116e:	e368      	b.n	8001842 <__aeabi_dsub+0x802>
 8001170:	4b8c      	ldr	r3, [pc, #560]	@ (80013a4 <__aeabi_dsub+0x364>)
 8001172:	3501      	adds	r5, #1
 8001174:	429d      	cmp	r5, r3
 8001176:	d100      	bne.n	800117a <__aeabi_dsub+0x13a>
 8001178:	e0f4      	b.n	8001364 <__aeabi_dsub+0x324>
 800117a:	4b8b      	ldr	r3, [pc, #556]	@ (80013a8 <__aeabi_dsub+0x368>)
 800117c:	056d      	lsls	r5, r5, #21
 800117e:	401c      	ands	r4, r3
 8001180:	0d6d      	lsrs	r5, r5, #21
 8001182:	0767      	lsls	r7, r4, #29
 8001184:	08c0      	lsrs	r0, r0, #3
 8001186:	0264      	lsls	r4, r4, #9
 8001188:	4307      	orrs	r7, r0
 800118a:	0b24      	lsrs	r4, r4, #12
 800118c:	e0ec      	b.n	8001368 <__aeabi_dsub+0x328>
 800118e:	2b00      	cmp	r3, #0
 8001190:	dc00      	bgt.n	8001194 <__aeabi_dsub+0x154>
 8001192:	e329      	b.n	80017e8 <__aeabi_dsub+0x7a8>
 8001194:	4649      	mov	r1, r9
 8001196:	2900      	cmp	r1, #0
 8001198:	d000      	beq.n	800119c <__aeabi_dsub+0x15c>
 800119a:	e0d6      	b.n	800134a <__aeabi_dsub+0x30a>
 800119c:	4659      	mov	r1, fp
 800119e:	4311      	orrs	r1, r2
 80011a0:	d100      	bne.n	80011a4 <__aeabi_dsub+0x164>
 80011a2:	e12e      	b.n	8001402 <__aeabi_dsub+0x3c2>
 80011a4:	1e59      	subs	r1, r3, #1
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d100      	bne.n	80011ac <__aeabi_dsub+0x16c>
 80011aa:	e1e6      	b.n	800157a <__aeabi_dsub+0x53a>
 80011ac:	42bb      	cmp	r3, r7
 80011ae:	d100      	bne.n	80011b2 <__aeabi_dsub+0x172>
 80011b0:	e182      	b.n	80014b8 <__aeabi_dsub+0x478>
 80011b2:	2701      	movs	r7, #1
 80011b4:	000b      	movs	r3, r1
 80011b6:	2938      	cmp	r1, #56	@ 0x38
 80011b8:	dc14      	bgt.n	80011e4 <__aeabi_dsub+0x1a4>
 80011ba:	2b1f      	cmp	r3, #31
 80011bc:	dd00      	ble.n	80011c0 <__aeabi_dsub+0x180>
 80011be:	e23c      	b.n	800163a <__aeabi_dsub+0x5fa>
 80011c0:	2720      	movs	r7, #32
 80011c2:	1af9      	subs	r1, r7, r3
 80011c4:	468c      	mov	ip, r1
 80011c6:	4659      	mov	r1, fp
 80011c8:	4667      	mov	r7, ip
 80011ca:	40b9      	lsls	r1, r7
 80011cc:	000f      	movs	r7, r1
 80011ce:	0011      	movs	r1, r2
 80011d0:	40d9      	lsrs	r1, r3
 80011d2:	430f      	orrs	r7, r1
 80011d4:	4661      	mov	r1, ip
 80011d6:	408a      	lsls	r2, r1
 80011d8:	1e51      	subs	r1, r2, #1
 80011da:	418a      	sbcs	r2, r1
 80011dc:	4659      	mov	r1, fp
 80011de:	40d9      	lsrs	r1, r3
 80011e0:	4317      	orrs	r7, r2
 80011e2:	1864      	adds	r4, r4, r1
 80011e4:	183f      	adds	r7, r7, r0
 80011e6:	4287      	cmp	r7, r0
 80011e8:	4180      	sbcs	r0, r0
 80011ea:	4240      	negs	r0, r0
 80011ec:	1824      	adds	r4, r4, r0
 80011ee:	0223      	lsls	r3, r4, #8
 80011f0:	d400      	bmi.n	80011f4 <__aeabi_dsub+0x1b4>
 80011f2:	e0c6      	b.n	8001382 <__aeabi_dsub+0x342>
 80011f4:	4b6b      	ldr	r3, [pc, #428]	@ (80013a4 <__aeabi_dsub+0x364>)
 80011f6:	3501      	adds	r5, #1
 80011f8:	429d      	cmp	r5, r3
 80011fa:	d100      	bne.n	80011fe <__aeabi_dsub+0x1be>
 80011fc:	e0b2      	b.n	8001364 <__aeabi_dsub+0x324>
 80011fe:	2101      	movs	r1, #1
 8001200:	4b69      	ldr	r3, [pc, #420]	@ (80013a8 <__aeabi_dsub+0x368>)
 8001202:	087a      	lsrs	r2, r7, #1
 8001204:	401c      	ands	r4, r3
 8001206:	4039      	ands	r1, r7
 8001208:	430a      	orrs	r2, r1
 800120a:	07e7      	lsls	r7, r4, #31
 800120c:	4317      	orrs	r7, r2
 800120e:	0864      	lsrs	r4, r4, #1
 8001210:	e79e      	b.n	8001150 <__aeabi_dsub+0x110>
 8001212:	4b66      	ldr	r3, [pc, #408]	@ (80013ac <__aeabi_dsub+0x36c>)
 8001214:	4311      	orrs	r1, r2
 8001216:	468a      	mov	sl, r1
 8001218:	18eb      	adds	r3, r5, r3
 800121a:	2900      	cmp	r1, #0
 800121c:	d028      	beq.n	8001270 <__aeabi_dsub+0x230>
 800121e:	4566      	cmp	r6, ip
 8001220:	d02c      	beq.n	800127c <__aeabi_dsub+0x23c>
 8001222:	2b00      	cmp	r3, #0
 8001224:	d05b      	beq.n	80012de <__aeabi_dsub+0x29e>
 8001226:	2d00      	cmp	r5, #0
 8001228:	d100      	bne.n	800122c <__aeabi_dsub+0x1ec>
 800122a:	e12c      	b.n	8001486 <__aeabi_dsub+0x446>
 800122c:	465b      	mov	r3, fp
 800122e:	4666      	mov	r6, ip
 8001230:	075f      	lsls	r7, r3, #29
 8001232:	08d2      	lsrs	r2, r2, #3
 8001234:	4317      	orrs	r7, r2
 8001236:	08dd      	lsrs	r5, r3, #3
 8001238:	003b      	movs	r3, r7
 800123a:	432b      	orrs	r3, r5
 800123c:	d100      	bne.n	8001240 <__aeabi_dsub+0x200>
 800123e:	e0e2      	b.n	8001406 <__aeabi_dsub+0x3c6>
 8001240:	2480      	movs	r4, #128	@ 0x80
 8001242:	0324      	lsls	r4, r4, #12
 8001244:	432c      	orrs	r4, r5
 8001246:	0324      	lsls	r4, r4, #12
 8001248:	4d56      	ldr	r5, [pc, #344]	@ (80013a4 <__aeabi_dsub+0x364>)
 800124a:	0b24      	lsrs	r4, r4, #12
 800124c:	e08c      	b.n	8001368 <__aeabi_dsub+0x328>
 800124e:	4659      	mov	r1, fp
 8001250:	4311      	orrs	r1, r2
 8001252:	d100      	bne.n	8001256 <__aeabi_dsub+0x216>
 8001254:	e0d5      	b.n	8001402 <__aeabi_dsub+0x3c2>
 8001256:	1e59      	subs	r1, r3, #1
 8001258:	2b01      	cmp	r3, #1
 800125a:	d100      	bne.n	800125e <__aeabi_dsub+0x21e>
 800125c:	e1b9      	b.n	80015d2 <__aeabi_dsub+0x592>
 800125e:	42bb      	cmp	r3, r7
 8001260:	d100      	bne.n	8001264 <__aeabi_dsub+0x224>
 8001262:	e1b1      	b.n	80015c8 <__aeabi_dsub+0x588>
 8001264:	2701      	movs	r7, #1
 8001266:	000b      	movs	r3, r1
 8001268:	2938      	cmp	r1, #56	@ 0x38
 800126a:	dd00      	ble.n	800126e <__aeabi_dsub+0x22e>
 800126c:	e740      	b.n	80010f0 <__aeabi_dsub+0xb0>
 800126e:	e72a      	b.n	80010c6 <__aeabi_dsub+0x86>
 8001270:	4661      	mov	r1, ip
 8001272:	2701      	movs	r7, #1
 8001274:	4079      	eors	r1, r7
 8001276:	468c      	mov	ip, r1
 8001278:	4566      	cmp	r6, ip
 800127a:	d1d2      	bne.n	8001222 <__aeabi_dsub+0x1e2>
 800127c:	2b00      	cmp	r3, #0
 800127e:	d100      	bne.n	8001282 <__aeabi_dsub+0x242>
 8001280:	e0c5      	b.n	800140e <__aeabi_dsub+0x3ce>
 8001282:	2d00      	cmp	r5, #0
 8001284:	d000      	beq.n	8001288 <__aeabi_dsub+0x248>
 8001286:	e155      	b.n	8001534 <__aeabi_dsub+0x4f4>
 8001288:	464b      	mov	r3, r9
 800128a:	0025      	movs	r5, r4
 800128c:	4305      	orrs	r5, r0
 800128e:	d100      	bne.n	8001292 <__aeabi_dsub+0x252>
 8001290:	e212      	b.n	80016b8 <__aeabi_dsub+0x678>
 8001292:	1e59      	subs	r1, r3, #1
 8001294:	468c      	mov	ip, r1
 8001296:	2b01      	cmp	r3, #1
 8001298:	d100      	bne.n	800129c <__aeabi_dsub+0x25c>
 800129a:	e249      	b.n	8001730 <__aeabi_dsub+0x6f0>
 800129c:	4d41      	ldr	r5, [pc, #260]	@ (80013a4 <__aeabi_dsub+0x364>)
 800129e:	42ab      	cmp	r3, r5
 80012a0:	d100      	bne.n	80012a4 <__aeabi_dsub+0x264>
 80012a2:	e28f      	b.n	80017c4 <__aeabi_dsub+0x784>
 80012a4:	2701      	movs	r7, #1
 80012a6:	2938      	cmp	r1, #56	@ 0x38
 80012a8:	dc11      	bgt.n	80012ce <__aeabi_dsub+0x28e>
 80012aa:	4663      	mov	r3, ip
 80012ac:	2b1f      	cmp	r3, #31
 80012ae:	dd00      	ble.n	80012b2 <__aeabi_dsub+0x272>
 80012b0:	e25b      	b.n	800176a <__aeabi_dsub+0x72a>
 80012b2:	4661      	mov	r1, ip
 80012b4:	2320      	movs	r3, #32
 80012b6:	0027      	movs	r7, r4
 80012b8:	1a5b      	subs	r3, r3, r1
 80012ba:	0005      	movs	r5, r0
 80012bc:	4098      	lsls	r0, r3
 80012be:	409f      	lsls	r7, r3
 80012c0:	40cd      	lsrs	r5, r1
 80012c2:	1e43      	subs	r3, r0, #1
 80012c4:	4198      	sbcs	r0, r3
 80012c6:	40cc      	lsrs	r4, r1
 80012c8:	432f      	orrs	r7, r5
 80012ca:	4307      	orrs	r7, r0
 80012cc:	44a3      	add	fp, r4
 80012ce:	18bf      	adds	r7, r7, r2
 80012d0:	4297      	cmp	r7, r2
 80012d2:	4192      	sbcs	r2, r2
 80012d4:	4252      	negs	r2, r2
 80012d6:	445a      	add	r2, fp
 80012d8:	0014      	movs	r4, r2
 80012da:	464d      	mov	r5, r9
 80012dc:	e787      	b.n	80011ee <__aeabi_dsub+0x1ae>
 80012de:	4f34      	ldr	r7, [pc, #208]	@ (80013b0 <__aeabi_dsub+0x370>)
 80012e0:	1c6b      	adds	r3, r5, #1
 80012e2:	423b      	tst	r3, r7
 80012e4:	d000      	beq.n	80012e8 <__aeabi_dsub+0x2a8>
 80012e6:	e0b6      	b.n	8001456 <__aeabi_dsub+0x416>
 80012e8:	4659      	mov	r1, fp
 80012ea:	0023      	movs	r3, r4
 80012ec:	4311      	orrs	r1, r2
 80012ee:	000f      	movs	r7, r1
 80012f0:	4303      	orrs	r3, r0
 80012f2:	2d00      	cmp	r5, #0
 80012f4:	d000      	beq.n	80012f8 <__aeabi_dsub+0x2b8>
 80012f6:	e126      	b.n	8001546 <__aeabi_dsub+0x506>
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d100      	bne.n	80012fe <__aeabi_dsub+0x2be>
 80012fc:	e1c0      	b.n	8001680 <__aeabi_dsub+0x640>
 80012fe:	2900      	cmp	r1, #0
 8001300:	d100      	bne.n	8001304 <__aeabi_dsub+0x2c4>
 8001302:	e0a1      	b.n	8001448 <__aeabi_dsub+0x408>
 8001304:	1a83      	subs	r3, r0, r2
 8001306:	4698      	mov	r8, r3
 8001308:	465b      	mov	r3, fp
 800130a:	4540      	cmp	r0, r8
 800130c:	41ad      	sbcs	r5, r5
 800130e:	1ae3      	subs	r3, r4, r3
 8001310:	426d      	negs	r5, r5
 8001312:	1b5b      	subs	r3, r3, r5
 8001314:	2580      	movs	r5, #128	@ 0x80
 8001316:	042d      	lsls	r5, r5, #16
 8001318:	422b      	tst	r3, r5
 800131a:	d100      	bne.n	800131e <__aeabi_dsub+0x2de>
 800131c:	e14b      	b.n	80015b6 <__aeabi_dsub+0x576>
 800131e:	465b      	mov	r3, fp
 8001320:	1a10      	subs	r0, r2, r0
 8001322:	4282      	cmp	r2, r0
 8001324:	4192      	sbcs	r2, r2
 8001326:	1b1c      	subs	r4, r3, r4
 8001328:	0007      	movs	r7, r0
 800132a:	2601      	movs	r6, #1
 800132c:	4663      	mov	r3, ip
 800132e:	4252      	negs	r2, r2
 8001330:	1aa4      	subs	r4, r4, r2
 8001332:	4327      	orrs	r7, r4
 8001334:	401e      	ands	r6, r3
 8001336:	2f00      	cmp	r7, #0
 8001338:	d100      	bne.n	800133c <__aeabi_dsub+0x2fc>
 800133a:	e142      	b.n	80015c2 <__aeabi_dsub+0x582>
 800133c:	422c      	tst	r4, r5
 800133e:	d100      	bne.n	8001342 <__aeabi_dsub+0x302>
 8001340:	e26d      	b.n	800181e <__aeabi_dsub+0x7de>
 8001342:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <__aeabi_dsub+0x368>)
 8001344:	2501      	movs	r5, #1
 8001346:	401c      	ands	r4, r3
 8001348:	e71b      	b.n	8001182 <__aeabi_dsub+0x142>
 800134a:	42bd      	cmp	r5, r7
 800134c:	d100      	bne.n	8001350 <__aeabi_dsub+0x310>
 800134e:	e13b      	b.n	80015c8 <__aeabi_dsub+0x588>
 8001350:	2701      	movs	r7, #1
 8001352:	2b38      	cmp	r3, #56	@ 0x38
 8001354:	dd00      	ble.n	8001358 <__aeabi_dsub+0x318>
 8001356:	e745      	b.n	80011e4 <__aeabi_dsub+0x1a4>
 8001358:	2780      	movs	r7, #128	@ 0x80
 800135a:	4659      	mov	r1, fp
 800135c:	043f      	lsls	r7, r7, #16
 800135e:	4339      	orrs	r1, r7
 8001360:	468b      	mov	fp, r1
 8001362:	e72a      	b.n	80011ba <__aeabi_dsub+0x17a>
 8001364:	2400      	movs	r4, #0
 8001366:	2700      	movs	r7, #0
 8001368:	052d      	lsls	r5, r5, #20
 800136a:	4325      	orrs	r5, r4
 800136c:	07f6      	lsls	r6, r6, #31
 800136e:	4335      	orrs	r5, r6
 8001370:	0038      	movs	r0, r7
 8001372:	0029      	movs	r1, r5
 8001374:	b003      	add	sp, #12
 8001376:	bcf0      	pop	{r4, r5, r6, r7}
 8001378:	46bb      	mov	fp, r7
 800137a:	46b2      	mov	sl, r6
 800137c:	46a9      	mov	r9, r5
 800137e:	46a0      	mov	r8, r4
 8001380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001382:	077b      	lsls	r3, r7, #29
 8001384:	d004      	beq.n	8001390 <__aeabi_dsub+0x350>
 8001386:	230f      	movs	r3, #15
 8001388:	403b      	ands	r3, r7
 800138a:	2b04      	cmp	r3, #4
 800138c:	d000      	beq.n	8001390 <__aeabi_dsub+0x350>
 800138e:	e6e7      	b.n	8001160 <__aeabi_dsub+0x120>
 8001390:	002b      	movs	r3, r5
 8001392:	08f8      	lsrs	r0, r7, #3
 8001394:	4a03      	ldr	r2, [pc, #12]	@ (80013a4 <__aeabi_dsub+0x364>)
 8001396:	0767      	lsls	r7, r4, #29
 8001398:	4307      	orrs	r7, r0
 800139a:	08e5      	lsrs	r5, r4, #3
 800139c:	4293      	cmp	r3, r2
 800139e:	d100      	bne.n	80013a2 <__aeabi_dsub+0x362>
 80013a0:	e74a      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80013a2:	e0a5      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 80013a4:	000007ff 	.word	0x000007ff
 80013a8:	ff7fffff 	.word	0xff7fffff
 80013ac:	fffff801 	.word	0xfffff801
 80013b0:	000007fe 	.word	0x000007fe
 80013b4:	0038      	movs	r0, r7
 80013b6:	f000 faeb 	bl	8001990 <__clzsi2>
 80013ba:	0003      	movs	r3, r0
 80013bc:	3318      	adds	r3, #24
 80013be:	2b1f      	cmp	r3, #31
 80013c0:	dc00      	bgt.n	80013c4 <__aeabi_dsub+0x384>
 80013c2:	e6a7      	b.n	8001114 <__aeabi_dsub+0xd4>
 80013c4:	003a      	movs	r2, r7
 80013c6:	3808      	subs	r0, #8
 80013c8:	4082      	lsls	r2, r0
 80013ca:	429d      	cmp	r5, r3
 80013cc:	dd00      	ble.n	80013d0 <__aeabi_dsub+0x390>
 80013ce:	e08a      	b.n	80014e6 <__aeabi_dsub+0x4a6>
 80013d0:	1b5b      	subs	r3, r3, r5
 80013d2:	1c58      	adds	r0, r3, #1
 80013d4:	281f      	cmp	r0, #31
 80013d6:	dc00      	bgt.n	80013da <__aeabi_dsub+0x39a>
 80013d8:	e1d8      	b.n	800178c <__aeabi_dsub+0x74c>
 80013da:	0017      	movs	r7, r2
 80013dc:	3b1f      	subs	r3, #31
 80013de:	40df      	lsrs	r7, r3
 80013e0:	2820      	cmp	r0, #32
 80013e2:	d005      	beq.n	80013f0 <__aeabi_dsub+0x3b0>
 80013e4:	2340      	movs	r3, #64	@ 0x40
 80013e6:	1a1b      	subs	r3, r3, r0
 80013e8:	409a      	lsls	r2, r3
 80013ea:	1e53      	subs	r3, r2, #1
 80013ec:	419a      	sbcs	r2, r3
 80013ee:	4317      	orrs	r7, r2
 80013f0:	2500      	movs	r5, #0
 80013f2:	2f00      	cmp	r7, #0
 80013f4:	d100      	bne.n	80013f8 <__aeabi_dsub+0x3b8>
 80013f6:	e0e5      	b.n	80015c4 <__aeabi_dsub+0x584>
 80013f8:	077b      	lsls	r3, r7, #29
 80013fa:	d000      	beq.n	80013fe <__aeabi_dsub+0x3be>
 80013fc:	e6ab      	b.n	8001156 <__aeabi_dsub+0x116>
 80013fe:	002c      	movs	r4, r5
 8001400:	e7c6      	b.n	8001390 <__aeabi_dsub+0x350>
 8001402:	08c0      	lsrs	r0, r0, #3
 8001404:	e7c6      	b.n	8001394 <__aeabi_dsub+0x354>
 8001406:	2700      	movs	r7, #0
 8001408:	2400      	movs	r4, #0
 800140a:	4dd1      	ldr	r5, [pc, #836]	@ (8001750 <__aeabi_dsub+0x710>)
 800140c:	e7ac      	b.n	8001368 <__aeabi_dsub+0x328>
 800140e:	4fd1      	ldr	r7, [pc, #836]	@ (8001754 <__aeabi_dsub+0x714>)
 8001410:	1c6b      	adds	r3, r5, #1
 8001412:	423b      	tst	r3, r7
 8001414:	d171      	bne.n	80014fa <__aeabi_dsub+0x4ba>
 8001416:	0023      	movs	r3, r4
 8001418:	4303      	orrs	r3, r0
 800141a:	2d00      	cmp	r5, #0
 800141c:	d000      	beq.n	8001420 <__aeabi_dsub+0x3e0>
 800141e:	e14e      	b.n	80016be <__aeabi_dsub+0x67e>
 8001420:	4657      	mov	r7, sl
 8001422:	2b00      	cmp	r3, #0
 8001424:	d100      	bne.n	8001428 <__aeabi_dsub+0x3e8>
 8001426:	e1b5      	b.n	8001794 <__aeabi_dsub+0x754>
 8001428:	2f00      	cmp	r7, #0
 800142a:	d00d      	beq.n	8001448 <__aeabi_dsub+0x408>
 800142c:	1883      	adds	r3, r0, r2
 800142e:	4283      	cmp	r3, r0
 8001430:	4180      	sbcs	r0, r0
 8001432:	445c      	add	r4, fp
 8001434:	4240      	negs	r0, r0
 8001436:	1824      	adds	r4, r4, r0
 8001438:	0222      	lsls	r2, r4, #8
 800143a:	d500      	bpl.n	800143e <__aeabi_dsub+0x3fe>
 800143c:	e1c8      	b.n	80017d0 <__aeabi_dsub+0x790>
 800143e:	001f      	movs	r7, r3
 8001440:	4698      	mov	r8, r3
 8001442:	4327      	orrs	r7, r4
 8001444:	d100      	bne.n	8001448 <__aeabi_dsub+0x408>
 8001446:	e0bc      	b.n	80015c2 <__aeabi_dsub+0x582>
 8001448:	4643      	mov	r3, r8
 800144a:	0767      	lsls	r7, r4, #29
 800144c:	08db      	lsrs	r3, r3, #3
 800144e:	431f      	orrs	r7, r3
 8001450:	08e5      	lsrs	r5, r4, #3
 8001452:	2300      	movs	r3, #0
 8001454:	e04c      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 8001456:	1a83      	subs	r3, r0, r2
 8001458:	4698      	mov	r8, r3
 800145a:	465b      	mov	r3, fp
 800145c:	4540      	cmp	r0, r8
 800145e:	41bf      	sbcs	r7, r7
 8001460:	1ae3      	subs	r3, r4, r3
 8001462:	427f      	negs	r7, r7
 8001464:	1bdb      	subs	r3, r3, r7
 8001466:	021f      	lsls	r7, r3, #8
 8001468:	d47c      	bmi.n	8001564 <__aeabi_dsub+0x524>
 800146a:	4647      	mov	r7, r8
 800146c:	431f      	orrs	r7, r3
 800146e:	d100      	bne.n	8001472 <__aeabi_dsub+0x432>
 8001470:	e0a6      	b.n	80015c0 <__aeabi_dsub+0x580>
 8001472:	001c      	movs	r4, r3
 8001474:	4647      	mov	r7, r8
 8001476:	e645      	b.n	8001104 <__aeabi_dsub+0xc4>
 8001478:	4cb7      	ldr	r4, [pc, #732]	@ (8001758 <__aeabi_dsub+0x718>)
 800147a:	1aed      	subs	r5, r5, r3
 800147c:	4014      	ands	r4, r2
 800147e:	077b      	lsls	r3, r7, #29
 8001480:	d000      	beq.n	8001484 <__aeabi_dsub+0x444>
 8001482:	e780      	b.n	8001386 <__aeabi_dsub+0x346>
 8001484:	e784      	b.n	8001390 <__aeabi_dsub+0x350>
 8001486:	464b      	mov	r3, r9
 8001488:	0025      	movs	r5, r4
 800148a:	4305      	orrs	r5, r0
 800148c:	d066      	beq.n	800155c <__aeabi_dsub+0x51c>
 800148e:	1e5f      	subs	r7, r3, #1
 8001490:	2b01      	cmp	r3, #1
 8001492:	d100      	bne.n	8001496 <__aeabi_dsub+0x456>
 8001494:	e0fc      	b.n	8001690 <__aeabi_dsub+0x650>
 8001496:	4dae      	ldr	r5, [pc, #696]	@ (8001750 <__aeabi_dsub+0x710>)
 8001498:	42ab      	cmp	r3, r5
 800149a:	d100      	bne.n	800149e <__aeabi_dsub+0x45e>
 800149c:	e15e      	b.n	800175c <__aeabi_dsub+0x71c>
 800149e:	4666      	mov	r6, ip
 80014a0:	2f38      	cmp	r7, #56	@ 0x38
 80014a2:	dc00      	bgt.n	80014a6 <__aeabi_dsub+0x466>
 80014a4:	e0b4      	b.n	8001610 <__aeabi_dsub+0x5d0>
 80014a6:	2001      	movs	r0, #1
 80014a8:	1a17      	subs	r7, r2, r0
 80014aa:	42ba      	cmp	r2, r7
 80014ac:	4192      	sbcs	r2, r2
 80014ae:	465b      	mov	r3, fp
 80014b0:	4252      	negs	r2, r2
 80014b2:	464d      	mov	r5, r9
 80014b4:	1a9c      	subs	r4, r3, r2
 80014b6:	e620      	b.n	80010fa <__aeabi_dsub+0xba>
 80014b8:	0767      	lsls	r7, r4, #29
 80014ba:	08c0      	lsrs	r0, r0, #3
 80014bc:	4307      	orrs	r7, r0
 80014be:	08e5      	lsrs	r5, r4, #3
 80014c0:	e6ba      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80014c2:	001f      	movs	r7, r3
 80014c4:	4659      	mov	r1, fp
 80014c6:	3f20      	subs	r7, #32
 80014c8:	40f9      	lsrs	r1, r7
 80014ca:	000f      	movs	r7, r1
 80014cc:	2b20      	cmp	r3, #32
 80014ce:	d005      	beq.n	80014dc <__aeabi_dsub+0x49c>
 80014d0:	2140      	movs	r1, #64	@ 0x40
 80014d2:	1acb      	subs	r3, r1, r3
 80014d4:	4659      	mov	r1, fp
 80014d6:	4099      	lsls	r1, r3
 80014d8:	430a      	orrs	r2, r1
 80014da:	4692      	mov	sl, r2
 80014dc:	4653      	mov	r3, sl
 80014de:	1e5a      	subs	r2, r3, #1
 80014e0:	4193      	sbcs	r3, r2
 80014e2:	431f      	orrs	r7, r3
 80014e4:	e604      	b.n	80010f0 <__aeabi_dsub+0xb0>
 80014e6:	1aeb      	subs	r3, r5, r3
 80014e8:	4d9b      	ldr	r5, [pc, #620]	@ (8001758 <__aeabi_dsub+0x718>)
 80014ea:	4015      	ands	r5, r2
 80014ec:	076f      	lsls	r7, r5, #29
 80014ee:	08ed      	lsrs	r5, r5, #3
 80014f0:	032c      	lsls	r4, r5, #12
 80014f2:	055d      	lsls	r5, r3, #21
 80014f4:	0b24      	lsrs	r4, r4, #12
 80014f6:	0d6d      	lsrs	r5, r5, #21
 80014f8:	e736      	b.n	8001368 <__aeabi_dsub+0x328>
 80014fa:	4d95      	ldr	r5, [pc, #596]	@ (8001750 <__aeabi_dsub+0x710>)
 80014fc:	42ab      	cmp	r3, r5
 80014fe:	d100      	bne.n	8001502 <__aeabi_dsub+0x4c2>
 8001500:	e0d6      	b.n	80016b0 <__aeabi_dsub+0x670>
 8001502:	1882      	adds	r2, r0, r2
 8001504:	0021      	movs	r1, r4
 8001506:	4282      	cmp	r2, r0
 8001508:	4180      	sbcs	r0, r0
 800150a:	4459      	add	r1, fp
 800150c:	4240      	negs	r0, r0
 800150e:	1808      	adds	r0, r1, r0
 8001510:	07c7      	lsls	r7, r0, #31
 8001512:	0852      	lsrs	r2, r2, #1
 8001514:	4317      	orrs	r7, r2
 8001516:	0844      	lsrs	r4, r0, #1
 8001518:	0752      	lsls	r2, r2, #29
 800151a:	d400      	bmi.n	800151e <__aeabi_dsub+0x4de>
 800151c:	e185      	b.n	800182a <__aeabi_dsub+0x7ea>
 800151e:	220f      	movs	r2, #15
 8001520:	001d      	movs	r5, r3
 8001522:	403a      	ands	r2, r7
 8001524:	2a04      	cmp	r2, #4
 8001526:	d000      	beq.n	800152a <__aeabi_dsub+0x4ea>
 8001528:	e61a      	b.n	8001160 <__aeabi_dsub+0x120>
 800152a:	08ff      	lsrs	r7, r7, #3
 800152c:	0764      	lsls	r4, r4, #29
 800152e:	4327      	orrs	r7, r4
 8001530:	0905      	lsrs	r5, r0, #4
 8001532:	e7dd      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 8001534:	465b      	mov	r3, fp
 8001536:	08d2      	lsrs	r2, r2, #3
 8001538:	075f      	lsls	r7, r3, #29
 800153a:	4317      	orrs	r7, r2
 800153c:	08dd      	lsrs	r5, r3, #3
 800153e:	e67b      	b.n	8001238 <__aeabi_dsub+0x1f8>
 8001540:	2700      	movs	r7, #0
 8001542:	2400      	movs	r4, #0
 8001544:	e710      	b.n	8001368 <__aeabi_dsub+0x328>
 8001546:	2b00      	cmp	r3, #0
 8001548:	d000      	beq.n	800154c <__aeabi_dsub+0x50c>
 800154a:	e0d6      	b.n	80016fa <__aeabi_dsub+0x6ba>
 800154c:	2900      	cmp	r1, #0
 800154e:	d000      	beq.n	8001552 <__aeabi_dsub+0x512>
 8001550:	e12f      	b.n	80017b2 <__aeabi_dsub+0x772>
 8001552:	2480      	movs	r4, #128	@ 0x80
 8001554:	2600      	movs	r6, #0
 8001556:	4d7e      	ldr	r5, [pc, #504]	@ (8001750 <__aeabi_dsub+0x710>)
 8001558:	0324      	lsls	r4, r4, #12
 800155a:	e705      	b.n	8001368 <__aeabi_dsub+0x328>
 800155c:	4666      	mov	r6, ip
 800155e:	465c      	mov	r4, fp
 8001560:	08d0      	lsrs	r0, r2, #3
 8001562:	e717      	b.n	8001394 <__aeabi_dsub+0x354>
 8001564:	465b      	mov	r3, fp
 8001566:	1a17      	subs	r7, r2, r0
 8001568:	42ba      	cmp	r2, r7
 800156a:	4192      	sbcs	r2, r2
 800156c:	1b1c      	subs	r4, r3, r4
 800156e:	2601      	movs	r6, #1
 8001570:	4663      	mov	r3, ip
 8001572:	4252      	negs	r2, r2
 8001574:	1aa4      	subs	r4, r4, r2
 8001576:	401e      	ands	r6, r3
 8001578:	e5c4      	b.n	8001104 <__aeabi_dsub+0xc4>
 800157a:	1883      	adds	r3, r0, r2
 800157c:	4283      	cmp	r3, r0
 800157e:	4180      	sbcs	r0, r0
 8001580:	445c      	add	r4, fp
 8001582:	4240      	negs	r0, r0
 8001584:	1825      	adds	r5, r4, r0
 8001586:	022a      	lsls	r2, r5, #8
 8001588:	d400      	bmi.n	800158c <__aeabi_dsub+0x54c>
 800158a:	e0da      	b.n	8001742 <__aeabi_dsub+0x702>
 800158c:	4a72      	ldr	r2, [pc, #456]	@ (8001758 <__aeabi_dsub+0x718>)
 800158e:	085b      	lsrs	r3, r3, #1
 8001590:	4015      	ands	r5, r2
 8001592:	07ea      	lsls	r2, r5, #31
 8001594:	431a      	orrs	r2, r3
 8001596:	0869      	lsrs	r1, r5, #1
 8001598:	075b      	lsls	r3, r3, #29
 800159a:	d400      	bmi.n	800159e <__aeabi_dsub+0x55e>
 800159c:	e14a      	b.n	8001834 <__aeabi_dsub+0x7f4>
 800159e:	230f      	movs	r3, #15
 80015a0:	4013      	ands	r3, r2
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dsub+0x568>
 80015a6:	e0fc      	b.n	80017a2 <__aeabi_dsub+0x762>
 80015a8:	1d17      	adds	r7, r2, #4
 80015aa:	4297      	cmp	r7, r2
 80015ac:	41a4      	sbcs	r4, r4
 80015ae:	4264      	negs	r4, r4
 80015b0:	2502      	movs	r5, #2
 80015b2:	1864      	adds	r4, r4, r1
 80015b4:	e6ec      	b.n	8001390 <__aeabi_dsub+0x350>
 80015b6:	4647      	mov	r7, r8
 80015b8:	001c      	movs	r4, r3
 80015ba:	431f      	orrs	r7, r3
 80015bc:	d000      	beq.n	80015c0 <__aeabi_dsub+0x580>
 80015be:	e743      	b.n	8001448 <__aeabi_dsub+0x408>
 80015c0:	2600      	movs	r6, #0
 80015c2:	2500      	movs	r5, #0
 80015c4:	2400      	movs	r4, #0
 80015c6:	e6cf      	b.n	8001368 <__aeabi_dsub+0x328>
 80015c8:	08c0      	lsrs	r0, r0, #3
 80015ca:	0767      	lsls	r7, r4, #29
 80015cc:	4307      	orrs	r7, r0
 80015ce:	08e5      	lsrs	r5, r4, #3
 80015d0:	e632      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80015d2:	1a87      	subs	r7, r0, r2
 80015d4:	465b      	mov	r3, fp
 80015d6:	42b8      	cmp	r0, r7
 80015d8:	4180      	sbcs	r0, r0
 80015da:	1ae4      	subs	r4, r4, r3
 80015dc:	4240      	negs	r0, r0
 80015de:	1a24      	subs	r4, r4, r0
 80015e0:	0223      	lsls	r3, r4, #8
 80015e2:	d428      	bmi.n	8001636 <__aeabi_dsub+0x5f6>
 80015e4:	0763      	lsls	r3, r4, #29
 80015e6:	08ff      	lsrs	r7, r7, #3
 80015e8:	431f      	orrs	r7, r3
 80015ea:	08e5      	lsrs	r5, r4, #3
 80015ec:	2301      	movs	r3, #1
 80015ee:	e77f      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d100      	bne.n	80015f6 <__aeabi_dsub+0x5b6>
 80015f4:	e673      	b.n	80012de <__aeabi_dsub+0x29e>
 80015f6:	464b      	mov	r3, r9
 80015f8:	1b5f      	subs	r7, r3, r5
 80015fa:	003b      	movs	r3, r7
 80015fc:	2d00      	cmp	r5, #0
 80015fe:	d100      	bne.n	8001602 <__aeabi_dsub+0x5c2>
 8001600:	e742      	b.n	8001488 <__aeabi_dsub+0x448>
 8001602:	2f38      	cmp	r7, #56	@ 0x38
 8001604:	dd00      	ble.n	8001608 <__aeabi_dsub+0x5c8>
 8001606:	e0ec      	b.n	80017e2 <__aeabi_dsub+0x7a2>
 8001608:	2380      	movs	r3, #128	@ 0x80
 800160a:	000e      	movs	r6, r1
 800160c:	041b      	lsls	r3, r3, #16
 800160e:	431c      	orrs	r4, r3
 8001610:	2f1f      	cmp	r7, #31
 8001612:	dc25      	bgt.n	8001660 <__aeabi_dsub+0x620>
 8001614:	2520      	movs	r5, #32
 8001616:	0023      	movs	r3, r4
 8001618:	1bed      	subs	r5, r5, r7
 800161a:	0001      	movs	r1, r0
 800161c:	40a8      	lsls	r0, r5
 800161e:	40ab      	lsls	r3, r5
 8001620:	40f9      	lsrs	r1, r7
 8001622:	1e45      	subs	r5, r0, #1
 8001624:	41a8      	sbcs	r0, r5
 8001626:	430b      	orrs	r3, r1
 8001628:	40fc      	lsrs	r4, r7
 800162a:	4318      	orrs	r0, r3
 800162c:	465b      	mov	r3, fp
 800162e:	1b1b      	subs	r3, r3, r4
 8001630:	469b      	mov	fp, r3
 8001632:	e739      	b.n	80014a8 <__aeabi_dsub+0x468>
 8001634:	4666      	mov	r6, ip
 8001636:	2501      	movs	r5, #1
 8001638:	e562      	b.n	8001100 <__aeabi_dsub+0xc0>
 800163a:	001f      	movs	r7, r3
 800163c:	4659      	mov	r1, fp
 800163e:	3f20      	subs	r7, #32
 8001640:	40f9      	lsrs	r1, r7
 8001642:	468c      	mov	ip, r1
 8001644:	2b20      	cmp	r3, #32
 8001646:	d005      	beq.n	8001654 <__aeabi_dsub+0x614>
 8001648:	2740      	movs	r7, #64	@ 0x40
 800164a:	4659      	mov	r1, fp
 800164c:	1afb      	subs	r3, r7, r3
 800164e:	4099      	lsls	r1, r3
 8001650:	430a      	orrs	r2, r1
 8001652:	4692      	mov	sl, r2
 8001654:	4657      	mov	r7, sl
 8001656:	1e7b      	subs	r3, r7, #1
 8001658:	419f      	sbcs	r7, r3
 800165a:	4663      	mov	r3, ip
 800165c:	431f      	orrs	r7, r3
 800165e:	e5c1      	b.n	80011e4 <__aeabi_dsub+0x1a4>
 8001660:	003b      	movs	r3, r7
 8001662:	0025      	movs	r5, r4
 8001664:	3b20      	subs	r3, #32
 8001666:	40dd      	lsrs	r5, r3
 8001668:	2f20      	cmp	r7, #32
 800166a:	d004      	beq.n	8001676 <__aeabi_dsub+0x636>
 800166c:	2340      	movs	r3, #64	@ 0x40
 800166e:	1bdb      	subs	r3, r3, r7
 8001670:	409c      	lsls	r4, r3
 8001672:	4320      	orrs	r0, r4
 8001674:	4680      	mov	r8, r0
 8001676:	4640      	mov	r0, r8
 8001678:	1e43      	subs	r3, r0, #1
 800167a:	4198      	sbcs	r0, r3
 800167c:	4328      	orrs	r0, r5
 800167e:	e713      	b.n	80014a8 <__aeabi_dsub+0x468>
 8001680:	2900      	cmp	r1, #0
 8001682:	d09d      	beq.n	80015c0 <__aeabi_dsub+0x580>
 8001684:	2601      	movs	r6, #1
 8001686:	4663      	mov	r3, ip
 8001688:	465c      	mov	r4, fp
 800168a:	4690      	mov	r8, r2
 800168c:	401e      	ands	r6, r3
 800168e:	e6db      	b.n	8001448 <__aeabi_dsub+0x408>
 8001690:	1a17      	subs	r7, r2, r0
 8001692:	465b      	mov	r3, fp
 8001694:	42ba      	cmp	r2, r7
 8001696:	4192      	sbcs	r2, r2
 8001698:	1b1c      	subs	r4, r3, r4
 800169a:	4252      	negs	r2, r2
 800169c:	1aa4      	subs	r4, r4, r2
 800169e:	0223      	lsls	r3, r4, #8
 80016a0:	d4c8      	bmi.n	8001634 <__aeabi_dsub+0x5f4>
 80016a2:	0763      	lsls	r3, r4, #29
 80016a4:	08ff      	lsrs	r7, r7, #3
 80016a6:	431f      	orrs	r7, r3
 80016a8:	4666      	mov	r6, ip
 80016aa:	2301      	movs	r3, #1
 80016ac:	08e5      	lsrs	r5, r4, #3
 80016ae:	e71f      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 80016b0:	001d      	movs	r5, r3
 80016b2:	2400      	movs	r4, #0
 80016b4:	2700      	movs	r7, #0
 80016b6:	e657      	b.n	8001368 <__aeabi_dsub+0x328>
 80016b8:	465c      	mov	r4, fp
 80016ba:	08d0      	lsrs	r0, r2, #3
 80016bc:	e66a      	b.n	8001394 <__aeabi_dsub+0x354>
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d100      	bne.n	80016c4 <__aeabi_dsub+0x684>
 80016c2:	e737      	b.n	8001534 <__aeabi_dsub+0x4f4>
 80016c4:	4653      	mov	r3, sl
 80016c6:	08c0      	lsrs	r0, r0, #3
 80016c8:	0767      	lsls	r7, r4, #29
 80016ca:	4307      	orrs	r7, r0
 80016cc:	08e5      	lsrs	r5, r4, #3
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dsub+0x694>
 80016d2:	e5b1      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80016d4:	2380      	movs	r3, #128	@ 0x80
 80016d6:	031b      	lsls	r3, r3, #12
 80016d8:	421d      	tst	r5, r3
 80016da:	d008      	beq.n	80016ee <__aeabi_dsub+0x6ae>
 80016dc:	4659      	mov	r1, fp
 80016de:	08c8      	lsrs	r0, r1, #3
 80016e0:	4218      	tst	r0, r3
 80016e2:	d104      	bne.n	80016ee <__aeabi_dsub+0x6ae>
 80016e4:	08d2      	lsrs	r2, r2, #3
 80016e6:	0749      	lsls	r1, r1, #29
 80016e8:	430a      	orrs	r2, r1
 80016ea:	0017      	movs	r7, r2
 80016ec:	0005      	movs	r5, r0
 80016ee:	0f7b      	lsrs	r3, r7, #29
 80016f0:	00ff      	lsls	r7, r7, #3
 80016f2:	08ff      	lsrs	r7, r7, #3
 80016f4:	075b      	lsls	r3, r3, #29
 80016f6:	431f      	orrs	r7, r3
 80016f8:	e59e      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80016fa:	08c0      	lsrs	r0, r0, #3
 80016fc:	0763      	lsls	r3, r4, #29
 80016fe:	4318      	orrs	r0, r3
 8001700:	08e5      	lsrs	r5, r4, #3
 8001702:	2900      	cmp	r1, #0
 8001704:	d053      	beq.n	80017ae <__aeabi_dsub+0x76e>
 8001706:	2380      	movs	r3, #128	@ 0x80
 8001708:	031b      	lsls	r3, r3, #12
 800170a:	421d      	tst	r5, r3
 800170c:	d00a      	beq.n	8001724 <__aeabi_dsub+0x6e4>
 800170e:	4659      	mov	r1, fp
 8001710:	08cc      	lsrs	r4, r1, #3
 8001712:	421c      	tst	r4, r3
 8001714:	d106      	bne.n	8001724 <__aeabi_dsub+0x6e4>
 8001716:	2601      	movs	r6, #1
 8001718:	4663      	mov	r3, ip
 800171a:	0025      	movs	r5, r4
 800171c:	08d0      	lsrs	r0, r2, #3
 800171e:	0749      	lsls	r1, r1, #29
 8001720:	4308      	orrs	r0, r1
 8001722:	401e      	ands	r6, r3
 8001724:	0f47      	lsrs	r7, r0, #29
 8001726:	00c0      	lsls	r0, r0, #3
 8001728:	08c0      	lsrs	r0, r0, #3
 800172a:	077f      	lsls	r7, r7, #29
 800172c:	4307      	orrs	r7, r0
 800172e:	e583      	b.n	8001238 <__aeabi_dsub+0x1f8>
 8001730:	1883      	adds	r3, r0, r2
 8001732:	4293      	cmp	r3, r2
 8001734:	4192      	sbcs	r2, r2
 8001736:	445c      	add	r4, fp
 8001738:	4252      	negs	r2, r2
 800173a:	18a5      	adds	r5, r4, r2
 800173c:	022a      	lsls	r2, r5, #8
 800173e:	d500      	bpl.n	8001742 <__aeabi_dsub+0x702>
 8001740:	e724      	b.n	800158c <__aeabi_dsub+0x54c>
 8001742:	076f      	lsls	r7, r5, #29
 8001744:	08db      	lsrs	r3, r3, #3
 8001746:	431f      	orrs	r7, r3
 8001748:	08ed      	lsrs	r5, r5, #3
 800174a:	2301      	movs	r3, #1
 800174c:	e6d0      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 800174e:	46c0      	nop			@ (mov r8, r8)
 8001750:	000007ff 	.word	0x000007ff
 8001754:	000007fe 	.word	0x000007fe
 8001758:	ff7fffff 	.word	0xff7fffff
 800175c:	465b      	mov	r3, fp
 800175e:	08d2      	lsrs	r2, r2, #3
 8001760:	075f      	lsls	r7, r3, #29
 8001762:	4666      	mov	r6, ip
 8001764:	4317      	orrs	r7, r2
 8001766:	08dd      	lsrs	r5, r3, #3
 8001768:	e566      	b.n	8001238 <__aeabi_dsub+0x1f8>
 800176a:	0025      	movs	r5, r4
 800176c:	3b20      	subs	r3, #32
 800176e:	40dd      	lsrs	r5, r3
 8001770:	4663      	mov	r3, ip
 8001772:	2b20      	cmp	r3, #32
 8001774:	d005      	beq.n	8001782 <__aeabi_dsub+0x742>
 8001776:	2340      	movs	r3, #64	@ 0x40
 8001778:	4661      	mov	r1, ip
 800177a:	1a5b      	subs	r3, r3, r1
 800177c:	409c      	lsls	r4, r3
 800177e:	4320      	orrs	r0, r4
 8001780:	4680      	mov	r8, r0
 8001782:	4647      	mov	r7, r8
 8001784:	1e7b      	subs	r3, r7, #1
 8001786:	419f      	sbcs	r7, r3
 8001788:	432f      	orrs	r7, r5
 800178a:	e5a0      	b.n	80012ce <__aeabi_dsub+0x28e>
 800178c:	2120      	movs	r1, #32
 800178e:	2700      	movs	r7, #0
 8001790:	1a09      	subs	r1, r1, r0
 8001792:	e4d2      	b.n	800113a <__aeabi_dsub+0xfa>
 8001794:	2f00      	cmp	r7, #0
 8001796:	d100      	bne.n	800179a <__aeabi_dsub+0x75a>
 8001798:	e713      	b.n	80015c2 <__aeabi_dsub+0x582>
 800179a:	465c      	mov	r4, fp
 800179c:	0017      	movs	r7, r2
 800179e:	2500      	movs	r5, #0
 80017a0:	e5f6      	b.n	8001390 <__aeabi_dsub+0x350>
 80017a2:	08d7      	lsrs	r7, r2, #3
 80017a4:	0749      	lsls	r1, r1, #29
 80017a6:	2302      	movs	r3, #2
 80017a8:	430f      	orrs	r7, r1
 80017aa:	092d      	lsrs	r5, r5, #4
 80017ac:	e6a0      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 80017ae:	0007      	movs	r7, r0
 80017b0:	e542      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80017b2:	465b      	mov	r3, fp
 80017b4:	2601      	movs	r6, #1
 80017b6:	075f      	lsls	r7, r3, #29
 80017b8:	08dd      	lsrs	r5, r3, #3
 80017ba:	4663      	mov	r3, ip
 80017bc:	08d2      	lsrs	r2, r2, #3
 80017be:	4317      	orrs	r7, r2
 80017c0:	401e      	ands	r6, r3
 80017c2:	e539      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80017c4:	465b      	mov	r3, fp
 80017c6:	08d2      	lsrs	r2, r2, #3
 80017c8:	075f      	lsls	r7, r3, #29
 80017ca:	4317      	orrs	r7, r2
 80017cc:	08dd      	lsrs	r5, r3, #3
 80017ce:	e533      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80017d0:	4a1e      	ldr	r2, [pc, #120]	@ (800184c <__aeabi_dsub+0x80c>)
 80017d2:	08db      	lsrs	r3, r3, #3
 80017d4:	4022      	ands	r2, r4
 80017d6:	0757      	lsls	r7, r2, #29
 80017d8:	0252      	lsls	r2, r2, #9
 80017da:	2501      	movs	r5, #1
 80017dc:	431f      	orrs	r7, r3
 80017de:	0b14      	lsrs	r4, r2, #12
 80017e0:	e5c2      	b.n	8001368 <__aeabi_dsub+0x328>
 80017e2:	000e      	movs	r6, r1
 80017e4:	2001      	movs	r0, #1
 80017e6:	e65f      	b.n	80014a8 <__aeabi_dsub+0x468>
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d00d      	beq.n	8001808 <__aeabi_dsub+0x7c8>
 80017ec:	464b      	mov	r3, r9
 80017ee:	1b5b      	subs	r3, r3, r5
 80017f0:	469c      	mov	ip, r3
 80017f2:	2d00      	cmp	r5, #0
 80017f4:	d100      	bne.n	80017f8 <__aeabi_dsub+0x7b8>
 80017f6:	e548      	b.n	800128a <__aeabi_dsub+0x24a>
 80017f8:	2701      	movs	r7, #1
 80017fa:	2b38      	cmp	r3, #56	@ 0x38
 80017fc:	dd00      	ble.n	8001800 <__aeabi_dsub+0x7c0>
 80017fe:	e566      	b.n	80012ce <__aeabi_dsub+0x28e>
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	041b      	lsls	r3, r3, #16
 8001804:	431c      	orrs	r4, r3
 8001806:	e550      	b.n	80012aa <__aeabi_dsub+0x26a>
 8001808:	1c6b      	adds	r3, r5, #1
 800180a:	4d11      	ldr	r5, [pc, #68]	@ (8001850 <__aeabi_dsub+0x810>)
 800180c:	422b      	tst	r3, r5
 800180e:	d000      	beq.n	8001812 <__aeabi_dsub+0x7d2>
 8001810:	e673      	b.n	80014fa <__aeabi_dsub+0x4ba>
 8001812:	4659      	mov	r1, fp
 8001814:	0023      	movs	r3, r4
 8001816:	4311      	orrs	r1, r2
 8001818:	468a      	mov	sl, r1
 800181a:	4303      	orrs	r3, r0
 800181c:	e600      	b.n	8001420 <__aeabi_dsub+0x3e0>
 800181e:	0767      	lsls	r7, r4, #29
 8001820:	08c0      	lsrs	r0, r0, #3
 8001822:	2300      	movs	r3, #0
 8001824:	4307      	orrs	r7, r0
 8001826:	08e5      	lsrs	r5, r4, #3
 8001828:	e662      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 800182a:	0764      	lsls	r4, r4, #29
 800182c:	08ff      	lsrs	r7, r7, #3
 800182e:	4327      	orrs	r7, r4
 8001830:	0905      	lsrs	r5, r0, #4
 8001832:	e65d      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 8001834:	08d2      	lsrs	r2, r2, #3
 8001836:	0749      	lsls	r1, r1, #29
 8001838:	4311      	orrs	r1, r2
 800183a:	000f      	movs	r7, r1
 800183c:	2302      	movs	r3, #2
 800183e:	092d      	lsrs	r5, r5, #4
 8001840:	e656      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 8001842:	0007      	movs	r7, r0
 8001844:	e5a4      	b.n	8001390 <__aeabi_dsub+0x350>
 8001846:	0038      	movs	r0, r7
 8001848:	e48f      	b.n	800116a <__aeabi_dsub+0x12a>
 800184a:	46c0      	nop			@ (mov r8, r8)
 800184c:	ff7fffff 	.word	0xff7fffff
 8001850:	000007fe 	.word	0x000007fe

08001854 <__aeabi_d2iz>:
 8001854:	000b      	movs	r3, r1
 8001856:	0002      	movs	r2, r0
 8001858:	b570      	push	{r4, r5, r6, lr}
 800185a:	4d16      	ldr	r5, [pc, #88]	@ (80018b4 <__aeabi_d2iz+0x60>)
 800185c:	030c      	lsls	r4, r1, #12
 800185e:	b082      	sub	sp, #8
 8001860:	0049      	lsls	r1, r1, #1
 8001862:	2000      	movs	r0, #0
 8001864:	9200      	str	r2, [sp, #0]
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	0b24      	lsrs	r4, r4, #12
 800186a:	0d49      	lsrs	r1, r1, #21
 800186c:	0fde      	lsrs	r6, r3, #31
 800186e:	42a9      	cmp	r1, r5
 8001870:	dd04      	ble.n	800187c <__aeabi_d2iz+0x28>
 8001872:	4811      	ldr	r0, [pc, #68]	@ (80018b8 <__aeabi_d2iz+0x64>)
 8001874:	4281      	cmp	r1, r0
 8001876:	dd03      	ble.n	8001880 <__aeabi_d2iz+0x2c>
 8001878:	4b10      	ldr	r3, [pc, #64]	@ (80018bc <__aeabi_d2iz+0x68>)
 800187a:	18f0      	adds	r0, r6, r3
 800187c:	b002      	add	sp, #8
 800187e:	bd70      	pop	{r4, r5, r6, pc}
 8001880:	2080      	movs	r0, #128	@ 0x80
 8001882:	0340      	lsls	r0, r0, #13
 8001884:	4320      	orrs	r0, r4
 8001886:	4c0e      	ldr	r4, [pc, #56]	@ (80018c0 <__aeabi_d2iz+0x6c>)
 8001888:	1a64      	subs	r4, r4, r1
 800188a:	2c1f      	cmp	r4, #31
 800188c:	dd08      	ble.n	80018a0 <__aeabi_d2iz+0x4c>
 800188e:	4b0d      	ldr	r3, [pc, #52]	@ (80018c4 <__aeabi_d2iz+0x70>)
 8001890:	1a5b      	subs	r3, r3, r1
 8001892:	40d8      	lsrs	r0, r3
 8001894:	0003      	movs	r3, r0
 8001896:	4258      	negs	r0, r3
 8001898:	2e00      	cmp	r6, #0
 800189a:	d1ef      	bne.n	800187c <__aeabi_d2iz+0x28>
 800189c:	0018      	movs	r0, r3
 800189e:	e7ed      	b.n	800187c <__aeabi_d2iz+0x28>
 80018a0:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <__aeabi_d2iz+0x74>)
 80018a2:	9a00      	ldr	r2, [sp, #0]
 80018a4:	469c      	mov	ip, r3
 80018a6:	0003      	movs	r3, r0
 80018a8:	4461      	add	r1, ip
 80018aa:	408b      	lsls	r3, r1
 80018ac:	40e2      	lsrs	r2, r4
 80018ae:	4313      	orrs	r3, r2
 80018b0:	e7f1      	b.n	8001896 <__aeabi_d2iz+0x42>
 80018b2:	46c0      	nop			@ (mov r8, r8)
 80018b4:	000003fe 	.word	0x000003fe
 80018b8:	0000041d 	.word	0x0000041d
 80018bc:	7fffffff 	.word	0x7fffffff
 80018c0:	00000433 	.word	0x00000433
 80018c4:	00000413 	.word	0x00000413
 80018c8:	fffffbed 	.word	0xfffffbed

080018cc <__aeabi_ui2d>:
 80018cc:	b510      	push	{r4, lr}
 80018ce:	1e04      	subs	r4, r0, #0
 80018d0:	d010      	beq.n	80018f4 <__aeabi_ui2d+0x28>
 80018d2:	f000 f85d 	bl	8001990 <__clzsi2>
 80018d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001910 <__aeabi_ui2d+0x44>)
 80018d8:	1a1b      	subs	r3, r3, r0
 80018da:	055b      	lsls	r3, r3, #21
 80018dc:	0d5b      	lsrs	r3, r3, #21
 80018de:	280a      	cmp	r0, #10
 80018e0:	dc0f      	bgt.n	8001902 <__aeabi_ui2d+0x36>
 80018e2:	220b      	movs	r2, #11
 80018e4:	0021      	movs	r1, r4
 80018e6:	1a12      	subs	r2, r2, r0
 80018e8:	40d1      	lsrs	r1, r2
 80018ea:	3015      	adds	r0, #21
 80018ec:	030a      	lsls	r2, r1, #12
 80018ee:	4084      	lsls	r4, r0
 80018f0:	0b12      	lsrs	r2, r2, #12
 80018f2:	e001      	b.n	80018f8 <__aeabi_ui2d+0x2c>
 80018f4:	2300      	movs	r3, #0
 80018f6:	2200      	movs	r2, #0
 80018f8:	051b      	lsls	r3, r3, #20
 80018fa:	4313      	orrs	r3, r2
 80018fc:	0020      	movs	r0, r4
 80018fe:	0019      	movs	r1, r3
 8001900:	bd10      	pop	{r4, pc}
 8001902:	0022      	movs	r2, r4
 8001904:	380b      	subs	r0, #11
 8001906:	4082      	lsls	r2, r0
 8001908:	0312      	lsls	r2, r2, #12
 800190a:	2400      	movs	r4, #0
 800190c:	0b12      	lsrs	r2, r2, #12
 800190e:	e7f3      	b.n	80018f8 <__aeabi_ui2d+0x2c>
 8001910:	0000041e 	.word	0x0000041e

08001914 <__aeabi_cdrcmple>:
 8001914:	4684      	mov	ip, r0
 8001916:	0010      	movs	r0, r2
 8001918:	4662      	mov	r2, ip
 800191a:	468c      	mov	ip, r1
 800191c:	0019      	movs	r1, r3
 800191e:	4663      	mov	r3, ip
 8001920:	e000      	b.n	8001924 <__aeabi_cdcmpeq>
 8001922:	46c0      	nop			@ (mov r8, r8)

08001924 <__aeabi_cdcmpeq>:
 8001924:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001926:	f000 f905 	bl	8001b34 <__ledf2>
 800192a:	2800      	cmp	r0, #0
 800192c:	d401      	bmi.n	8001932 <__aeabi_cdcmpeq+0xe>
 800192e:	2100      	movs	r1, #0
 8001930:	42c8      	cmn	r0, r1
 8001932:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001934 <__aeabi_dcmpeq>:
 8001934:	b510      	push	{r4, lr}
 8001936:	f000 f849 	bl	80019cc <__eqdf2>
 800193a:	4240      	negs	r0, r0
 800193c:	3001      	adds	r0, #1
 800193e:	bd10      	pop	{r4, pc}

08001940 <__aeabi_dcmplt>:
 8001940:	b510      	push	{r4, lr}
 8001942:	f000 f8f7 	bl	8001b34 <__ledf2>
 8001946:	2800      	cmp	r0, #0
 8001948:	db01      	blt.n	800194e <__aeabi_dcmplt+0xe>
 800194a:	2000      	movs	r0, #0
 800194c:	bd10      	pop	{r4, pc}
 800194e:	2001      	movs	r0, #1
 8001950:	bd10      	pop	{r4, pc}
 8001952:	46c0      	nop			@ (mov r8, r8)

08001954 <__aeabi_dcmple>:
 8001954:	b510      	push	{r4, lr}
 8001956:	f000 f8ed 	bl	8001b34 <__ledf2>
 800195a:	2800      	cmp	r0, #0
 800195c:	dd01      	ble.n	8001962 <__aeabi_dcmple+0xe>
 800195e:	2000      	movs	r0, #0
 8001960:	bd10      	pop	{r4, pc}
 8001962:	2001      	movs	r0, #1
 8001964:	bd10      	pop	{r4, pc}
 8001966:	46c0      	nop			@ (mov r8, r8)

08001968 <__aeabi_dcmpgt>:
 8001968:	b510      	push	{r4, lr}
 800196a:	f000 f873 	bl	8001a54 <__gedf2>
 800196e:	2800      	cmp	r0, #0
 8001970:	dc01      	bgt.n	8001976 <__aeabi_dcmpgt+0xe>
 8001972:	2000      	movs	r0, #0
 8001974:	bd10      	pop	{r4, pc}
 8001976:	2001      	movs	r0, #1
 8001978:	bd10      	pop	{r4, pc}
 800197a:	46c0      	nop			@ (mov r8, r8)

0800197c <__aeabi_dcmpge>:
 800197c:	b510      	push	{r4, lr}
 800197e:	f000 f869 	bl	8001a54 <__gedf2>
 8001982:	2800      	cmp	r0, #0
 8001984:	da01      	bge.n	800198a <__aeabi_dcmpge+0xe>
 8001986:	2000      	movs	r0, #0
 8001988:	bd10      	pop	{r4, pc}
 800198a:	2001      	movs	r0, #1
 800198c:	bd10      	pop	{r4, pc}
 800198e:	46c0      	nop			@ (mov r8, r8)

08001990 <__clzsi2>:
 8001990:	211c      	movs	r1, #28
 8001992:	2301      	movs	r3, #1
 8001994:	041b      	lsls	r3, r3, #16
 8001996:	4298      	cmp	r0, r3
 8001998:	d301      	bcc.n	800199e <__clzsi2+0xe>
 800199a:	0c00      	lsrs	r0, r0, #16
 800199c:	3910      	subs	r1, #16
 800199e:	0a1b      	lsrs	r3, r3, #8
 80019a0:	4298      	cmp	r0, r3
 80019a2:	d301      	bcc.n	80019a8 <__clzsi2+0x18>
 80019a4:	0a00      	lsrs	r0, r0, #8
 80019a6:	3908      	subs	r1, #8
 80019a8:	091b      	lsrs	r3, r3, #4
 80019aa:	4298      	cmp	r0, r3
 80019ac:	d301      	bcc.n	80019b2 <__clzsi2+0x22>
 80019ae:	0900      	lsrs	r0, r0, #4
 80019b0:	3904      	subs	r1, #4
 80019b2:	a202      	add	r2, pc, #8	@ (adr r2, 80019bc <__clzsi2+0x2c>)
 80019b4:	5c10      	ldrb	r0, [r2, r0]
 80019b6:	1840      	adds	r0, r0, r1
 80019b8:	4770      	bx	lr
 80019ba:	46c0      	nop			@ (mov r8, r8)
 80019bc:	02020304 	.word	0x02020304
 80019c0:	01010101 	.word	0x01010101
	...

080019cc <__eqdf2>:
 80019cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ce:	4657      	mov	r7, sl
 80019d0:	46de      	mov	lr, fp
 80019d2:	464e      	mov	r6, r9
 80019d4:	4645      	mov	r5, r8
 80019d6:	b5e0      	push	{r5, r6, r7, lr}
 80019d8:	000d      	movs	r5, r1
 80019da:	0004      	movs	r4, r0
 80019dc:	0fe8      	lsrs	r0, r5, #31
 80019de:	4683      	mov	fp, r0
 80019e0:	0309      	lsls	r1, r1, #12
 80019e2:	0fd8      	lsrs	r0, r3, #31
 80019e4:	0b09      	lsrs	r1, r1, #12
 80019e6:	4682      	mov	sl, r0
 80019e8:	4819      	ldr	r0, [pc, #100]	@ (8001a50 <__eqdf2+0x84>)
 80019ea:	468c      	mov	ip, r1
 80019ec:	031f      	lsls	r7, r3, #12
 80019ee:	0069      	lsls	r1, r5, #1
 80019f0:	005e      	lsls	r6, r3, #1
 80019f2:	0d49      	lsrs	r1, r1, #21
 80019f4:	0b3f      	lsrs	r7, r7, #12
 80019f6:	0d76      	lsrs	r6, r6, #21
 80019f8:	4281      	cmp	r1, r0
 80019fa:	d018      	beq.n	8001a2e <__eqdf2+0x62>
 80019fc:	4286      	cmp	r6, r0
 80019fe:	d00f      	beq.n	8001a20 <__eqdf2+0x54>
 8001a00:	2001      	movs	r0, #1
 8001a02:	42b1      	cmp	r1, r6
 8001a04:	d10d      	bne.n	8001a22 <__eqdf2+0x56>
 8001a06:	45bc      	cmp	ip, r7
 8001a08:	d10b      	bne.n	8001a22 <__eqdf2+0x56>
 8001a0a:	4294      	cmp	r4, r2
 8001a0c:	d109      	bne.n	8001a22 <__eqdf2+0x56>
 8001a0e:	45d3      	cmp	fp, sl
 8001a10:	d01c      	beq.n	8001a4c <__eqdf2+0x80>
 8001a12:	2900      	cmp	r1, #0
 8001a14:	d105      	bne.n	8001a22 <__eqdf2+0x56>
 8001a16:	4660      	mov	r0, ip
 8001a18:	4320      	orrs	r0, r4
 8001a1a:	1e43      	subs	r3, r0, #1
 8001a1c:	4198      	sbcs	r0, r3
 8001a1e:	e000      	b.n	8001a22 <__eqdf2+0x56>
 8001a20:	2001      	movs	r0, #1
 8001a22:	bcf0      	pop	{r4, r5, r6, r7}
 8001a24:	46bb      	mov	fp, r7
 8001a26:	46b2      	mov	sl, r6
 8001a28:	46a9      	mov	r9, r5
 8001a2a:	46a0      	mov	r8, r4
 8001a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a2e:	2001      	movs	r0, #1
 8001a30:	428e      	cmp	r6, r1
 8001a32:	d1f6      	bne.n	8001a22 <__eqdf2+0x56>
 8001a34:	4661      	mov	r1, ip
 8001a36:	4339      	orrs	r1, r7
 8001a38:	000f      	movs	r7, r1
 8001a3a:	4317      	orrs	r7, r2
 8001a3c:	4327      	orrs	r7, r4
 8001a3e:	d1f0      	bne.n	8001a22 <__eqdf2+0x56>
 8001a40:	465b      	mov	r3, fp
 8001a42:	4652      	mov	r2, sl
 8001a44:	1a98      	subs	r0, r3, r2
 8001a46:	1e43      	subs	r3, r0, #1
 8001a48:	4198      	sbcs	r0, r3
 8001a4a:	e7ea      	b.n	8001a22 <__eqdf2+0x56>
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	e7e8      	b.n	8001a22 <__eqdf2+0x56>
 8001a50:	000007ff 	.word	0x000007ff

08001a54 <__gedf2>:
 8001a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a56:	4657      	mov	r7, sl
 8001a58:	464e      	mov	r6, r9
 8001a5a:	4645      	mov	r5, r8
 8001a5c:	46de      	mov	lr, fp
 8001a5e:	b5e0      	push	{r5, r6, r7, lr}
 8001a60:	000d      	movs	r5, r1
 8001a62:	030e      	lsls	r6, r1, #12
 8001a64:	0049      	lsls	r1, r1, #1
 8001a66:	0d49      	lsrs	r1, r1, #21
 8001a68:	468a      	mov	sl, r1
 8001a6a:	0fdf      	lsrs	r7, r3, #31
 8001a6c:	0fe9      	lsrs	r1, r5, #31
 8001a6e:	46bc      	mov	ip, r7
 8001a70:	b083      	sub	sp, #12
 8001a72:	4f2f      	ldr	r7, [pc, #188]	@ (8001b30 <__gedf2+0xdc>)
 8001a74:	0004      	movs	r4, r0
 8001a76:	4680      	mov	r8, r0
 8001a78:	9101      	str	r1, [sp, #4]
 8001a7a:	0058      	lsls	r0, r3, #1
 8001a7c:	0319      	lsls	r1, r3, #12
 8001a7e:	4691      	mov	r9, r2
 8001a80:	0b36      	lsrs	r6, r6, #12
 8001a82:	0b09      	lsrs	r1, r1, #12
 8001a84:	0d40      	lsrs	r0, r0, #21
 8001a86:	45ba      	cmp	sl, r7
 8001a88:	d01d      	beq.n	8001ac6 <__gedf2+0x72>
 8001a8a:	42b8      	cmp	r0, r7
 8001a8c:	d00d      	beq.n	8001aaa <__gedf2+0x56>
 8001a8e:	4657      	mov	r7, sl
 8001a90:	2f00      	cmp	r7, #0
 8001a92:	d12a      	bne.n	8001aea <__gedf2+0x96>
 8001a94:	4334      	orrs	r4, r6
 8001a96:	2800      	cmp	r0, #0
 8001a98:	d124      	bne.n	8001ae4 <__gedf2+0x90>
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	d036      	beq.n	8001b0c <__gedf2+0xb8>
 8001a9e:	2c00      	cmp	r4, #0
 8001aa0:	d141      	bne.n	8001b26 <__gedf2+0xd2>
 8001aa2:	4663      	mov	r3, ip
 8001aa4:	0058      	lsls	r0, r3, #1
 8001aa6:	3801      	subs	r0, #1
 8001aa8:	e015      	b.n	8001ad6 <__gedf2+0x82>
 8001aaa:	4311      	orrs	r1, r2
 8001aac:	d138      	bne.n	8001b20 <__gedf2+0xcc>
 8001aae:	4653      	mov	r3, sl
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <__gedf2+0x64>
 8001ab4:	4326      	orrs	r6, r4
 8001ab6:	d0f4      	beq.n	8001aa2 <__gedf2+0x4e>
 8001ab8:	9b01      	ldr	r3, [sp, #4]
 8001aba:	4563      	cmp	r3, ip
 8001abc:	d107      	bne.n	8001ace <__gedf2+0x7a>
 8001abe:	9b01      	ldr	r3, [sp, #4]
 8001ac0:	0058      	lsls	r0, r3, #1
 8001ac2:	3801      	subs	r0, #1
 8001ac4:	e007      	b.n	8001ad6 <__gedf2+0x82>
 8001ac6:	4326      	orrs	r6, r4
 8001ac8:	d12a      	bne.n	8001b20 <__gedf2+0xcc>
 8001aca:	4550      	cmp	r0, sl
 8001acc:	d021      	beq.n	8001b12 <__gedf2+0xbe>
 8001ace:	2001      	movs	r0, #1
 8001ad0:	9b01      	ldr	r3, [sp, #4]
 8001ad2:	425f      	negs	r7, r3
 8001ad4:	4338      	orrs	r0, r7
 8001ad6:	b003      	add	sp, #12
 8001ad8:	bcf0      	pop	{r4, r5, r6, r7}
 8001ada:	46bb      	mov	fp, r7
 8001adc:	46b2      	mov	sl, r6
 8001ade:	46a9      	mov	r9, r5
 8001ae0:	46a0      	mov	r8, r4
 8001ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ae4:	2c00      	cmp	r4, #0
 8001ae6:	d0dc      	beq.n	8001aa2 <__gedf2+0x4e>
 8001ae8:	e7e6      	b.n	8001ab8 <__gedf2+0x64>
 8001aea:	2800      	cmp	r0, #0
 8001aec:	d0ef      	beq.n	8001ace <__gedf2+0x7a>
 8001aee:	9b01      	ldr	r3, [sp, #4]
 8001af0:	4563      	cmp	r3, ip
 8001af2:	d1ec      	bne.n	8001ace <__gedf2+0x7a>
 8001af4:	4582      	cmp	sl, r0
 8001af6:	dcea      	bgt.n	8001ace <__gedf2+0x7a>
 8001af8:	dbe1      	blt.n	8001abe <__gedf2+0x6a>
 8001afa:	428e      	cmp	r6, r1
 8001afc:	d8e7      	bhi.n	8001ace <__gedf2+0x7a>
 8001afe:	d1de      	bne.n	8001abe <__gedf2+0x6a>
 8001b00:	45c8      	cmp	r8, r9
 8001b02:	d8e4      	bhi.n	8001ace <__gedf2+0x7a>
 8001b04:	2000      	movs	r0, #0
 8001b06:	45c8      	cmp	r8, r9
 8001b08:	d2e5      	bcs.n	8001ad6 <__gedf2+0x82>
 8001b0a:	e7d8      	b.n	8001abe <__gedf2+0x6a>
 8001b0c:	2c00      	cmp	r4, #0
 8001b0e:	d0e2      	beq.n	8001ad6 <__gedf2+0x82>
 8001b10:	e7dd      	b.n	8001ace <__gedf2+0x7a>
 8001b12:	4311      	orrs	r1, r2
 8001b14:	d104      	bne.n	8001b20 <__gedf2+0xcc>
 8001b16:	9b01      	ldr	r3, [sp, #4]
 8001b18:	4563      	cmp	r3, ip
 8001b1a:	d1d8      	bne.n	8001ace <__gedf2+0x7a>
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	e7da      	b.n	8001ad6 <__gedf2+0x82>
 8001b20:	2002      	movs	r0, #2
 8001b22:	4240      	negs	r0, r0
 8001b24:	e7d7      	b.n	8001ad6 <__gedf2+0x82>
 8001b26:	9b01      	ldr	r3, [sp, #4]
 8001b28:	4563      	cmp	r3, ip
 8001b2a:	d0e6      	beq.n	8001afa <__gedf2+0xa6>
 8001b2c:	e7cf      	b.n	8001ace <__gedf2+0x7a>
 8001b2e:	46c0      	nop			@ (mov r8, r8)
 8001b30:	000007ff 	.word	0x000007ff

08001b34 <__ledf2>:
 8001b34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b36:	4657      	mov	r7, sl
 8001b38:	464e      	mov	r6, r9
 8001b3a:	4645      	mov	r5, r8
 8001b3c:	46de      	mov	lr, fp
 8001b3e:	b5e0      	push	{r5, r6, r7, lr}
 8001b40:	000d      	movs	r5, r1
 8001b42:	030e      	lsls	r6, r1, #12
 8001b44:	0049      	lsls	r1, r1, #1
 8001b46:	0d49      	lsrs	r1, r1, #21
 8001b48:	468a      	mov	sl, r1
 8001b4a:	0fdf      	lsrs	r7, r3, #31
 8001b4c:	0fe9      	lsrs	r1, r5, #31
 8001b4e:	46bc      	mov	ip, r7
 8001b50:	b083      	sub	sp, #12
 8001b52:	4f2e      	ldr	r7, [pc, #184]	@ (8001c0c <__ledf2+0xd8>)
 8001b54:	0004      	movs	r4, r0
 8001b56:	4680      	mov	r8, r0
 8001b58:	9101      	str	r1, [sp, #4]
 8001b5a:	0058      	lsls	r0, r3, #1
 8001b5c:	0319      	lsls	r1, r3, #12
 8001b5e:	4691      	mov	r9, r2
 8001b60:	0b36      	lsrs	r6, r6, #12
 8001b62:	0b09      	lsrs	r1, r1, #12
 8001b64:	0d40      	lsrs	r0, r0, #21
 8001b66:	45ba      	cmp	sl, r7
 8001b68:	d01e      	beq.n	8001ba8 <__ledf2+0x74>
 8001b6a:	42b8      	cmp	r0, r7
 8001b6c:	d00d      	beq.n	8001b8a <__ledf2+0x56>
 8001b6e:	4657      	mov	r7, sl
 8001b70:	2f00      	cmp	r7, #0
 8001b72:	d127      	bne.n	8001bc4 <__ledf2+0x90>
 8001b74:	4334      	orrs	r4, r6
 8001b76:	2800      	cmp	r0, #0
 8001b78:	d133      	bne.n	8001be2 <__ledf2+0xae>
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	d034      	beq.n	8001be8 <__ledf2+0xb4>
 8001b7e:	2c00      	cmp	r4, #0
 8001b80:	d140      	bne.n	8001c04 <__ledf2+0xd0>
 8001b82:	4663      	mov	r3, ip
 8001b84:	0058      	lsls	r0, r3, #1
 8001b86:	3801      	subs	r0, #1
 8001b88:	e015      	b.n	8001bb6 <__ledf2+0x82>
 8001b8a:	4311      	orrs	r1, r2
 8001b8c:	d112      	bne.n	8001bb4 <__ledf2+0x80>
 8001b8e:	4653      	mov	r3, sl
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d101      	bne.n	8001b98 <__ledf2+0x64>
 8001b94:	4326      	orrs	r6, r4
 8001b96:	d0f4      	beq.n	8001b82 <__ledf2+0x4e>
 8001b98:	9b01      	ldr	r3, [sp, #4]
 8001b9a:	4563      	cmp	r3, ip
 8001b9c:	d01d      	beq.n	8001bda <__ledf2+0xa6>
 8001b9e:	2001      	movs	r0, #1
 8001ba0:	9b01      	ldr	r3, [sp, #4]
 8001ba2:	425f      	negs	r7, r3
 8001ba4:	4338      	orrs	r0, r7
 8001ba6:	e006      	b.n	8001bb6 <__ledf2+0x82>
 8001ba8:	4326      	orrs	r6, r4
 8001baa:	d103      	bne.n	8001bb4 <__ledf2+0x80>
 8001bac:	4550      	cmp	r0, sl
 8001bae:	d1f6      	bne.n	8001b9e <__ledf2+0x6a>
 8001bb0:	4311      	orrs	r1, r2
 8001bb2:	d01c      	beq.n	8001bee <__ledf2+0xba>
 8001bb4:	2002      	movs	r0, #2
 8001bb6:	b003      	add	sp, #12
 8001bb8:	bcf0      	pop	{r4, r5, r6, r7}
 8001bba:	46bb      	mov	fp, r7
 8001bbc:	46b2      	mov	sl, r6
 8001bbe:	46a9      	mov	r9, r5
 8001bc0:	46a0      	mov	r8, r4
 8001bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bc4:	2800      	cmp	r0, #0
 8001bc6:	d0ea      	beq.n	8001b9e <__ledf2+0x6a>
 8001bc8:	9b01      	ldr	r3, [sp, #4]
 8001bca:	4563      	cmp	r3, ip
 8001bcc:	d1e7      	bne.n	8001b9e <__ledf2+0x6a>
 8001bce:	4582      	cmp	sl, r0
 8001bd0:	dce5      	bgt.n	8001b9e <__ledf2+0x6a>
 8001bd2:	db02      	blt.n	8001bda <__ledf2+0xa6>
 8001bd4:	428e      	cmp	r6, r1
 8001bd6:	d8e2      	bhi.n	8001b9e <__ledf2+0x6a>
 8001bd8:	d00e      	beq.n	8001bf8 <__ledf2+0xc4>
 8001bda:	9b01      	ldr	r3, [sp, #4]
 8001bdc:	0058      	lsls	r0, r3, #1
 8001bde:	3801      	subs	r0, #1
 8001be0:	e7e9      	b.n	8001bb6 <__ledf2+0x82>
 8001be2:	2c00      	cmp	r4, #0
 8001be4:	d0cd      	beq.n	8001b82 <__ledf2+0x4e>
 8001be6:	e7d7      	b.n	8001b98 <__ledf2+0x64>
 8001be8:	2c00      	cmp	r4, #0
 8001bea:	d0e4      	beq.n	8001bb6 <__ledf2+0x82>
 8001bec:	e7d7      	b.n	8001b9e <__ledf2+0x6a>
 8001bee:	9b01      	ldr	r3, [sp, #4]
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	4563      	cmp	r3, ip
 8001bf4:	d0df      	beq.n	8001bb6 <__ledf2+0x82>
 8001bf6:	e7d2      	b.n	8001b9e <__ledf2+0x6a>
 8001bf8:	45c8      	cmp	r8, r9
 8001bfa:	d8d0      	bhi.n	8001b9e <__ledf2+0x6a>
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	45c8      	cmp	r8, r9
 8001c00:	d2d9      	bcs.n	8001bb6 <__ledf2+0x82>
 8001c02:	e7ea      	b.n	8001bda <__ledf2+0xa6>
 8001c04:	9b01      	ldr	r3, [sp, #4]
 8001c06:	4563      	cmp	r3, ip
 8001c08:	d0e4      	beq.n	8001bd4 <__ledf2+0xa0>
 8001c0a:	e7c8      	b.n	8001b9e <__ledf2+0x6a>
 8001c0c:	000007ff 	.word	0x000007ff

08001c10 <line_following_loop>:
	left_turn_amount = 0;
	right_turn_amount = 0;
	lap_count = 0;
}

void line_following_loop(TIM_HandleTypeDef *htim) {
 8001c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	if (!moving_forward) {
 8001c18:	4b8d      	ldr	r3, [pc, #564]	@ (8001e50 <line_following_loop+0x240>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d104      	bne.n	8001c2a <line_following_loop+0x1a>
		stop_motors(htim);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	0018      	movs	r0, r3
 8001c24:	f001 f81a 	bl	8002c5c <stop_motors>
		return;
 8001c28:	e10e      	b.n	8001e48 <line_following_loop+0x238>
	}
	// Read initial IR sensor values
	taskENTER_CRITICAL();// disable interrupts
 8001c2a:	f007 fe91 	bl	8009950 <vPortEnterCritical>
	GPIO_PinState left_val = HAL_GPIO_ReadPin(LEFT_SENSOR_PORT,
 8001c2e:	250f      	movs	r5, #15
 8001c30:	197c      	adds	r4, r7, r5
 8001c32:	4b88      	ldr	r3, [pc, #544]	@ (8001e54 <line_following_loop+0x244>)
 8001c34:	2110      	movs	r1, #16
 8001c36:	0018      	movs	r0, r3
 8001c38:	f002 fbc2 	bl	80043c0 <HAL_GPIO_ReadPin>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	7023      	strb	r3, [r4, #0]
	LEFT_SENSOR_PIN);
	GPIO_PinState right_val = HAL_GPIO_ReadPin(RIGHT_SENSOR_PORT,
 8001c40:	260e      	movs	r6, #14
 8001c42:	19bc      	adds	r4, r7, r6
 8001c44:	2380      	movs	r3, #128	@ 0x80
 8001c46:	00da      	lsls	r2, r3, #3
 8001c48:	2390      	movs	r3, #144	@ 0x90
 8001c4a:	05db      	lsls	r3, r3, #23
 8001c4c:	0011      	movs	r1, r2
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f002 fbb6 	bl	80043c0 <HAL_GPIO_ReadPin>
 8001c54:	0003      	movs	r3, r0
 8001c56:	7023      	strb	r3, [r4, #0]
	RIGHT_SENSOR_PIN);
	GPIO_PinState middle_val = HAL_GPIO_ReadPin(MIDDLE_SENSOR_PORT,
 8001c58:	230d      	movs	r3, #13
 8001c5a:	18fc      	adds	r4, r7, r3
 8001c5c:	2380      	movs	r3, #128	@ 0x80
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	4a7c      	ldr	r2, [pc, #496]	@ (8001e54 <line_following_loop+0x244>)
 8001c62:	0019      	movs	r1, r3
 8001c64:	0010      	movs	r0, r2
 8001c66:	f002 fbab 	bl	80043c0 <HAL_GPIO_ReadPin>
 8001c6a:	0003      	movs	r3, r0
 8001c6c:	7023      	strb	r3, [r4, #0]
	MIDDLE_SENSOR_PIN);

	if (left_val == GPIO_PIN_SET && right_val == GPIO_PIN_SET
 8001c6e:	197b      	adds	r3, r7, r5
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d116      	bne.n	8001ca4 <line_following_loop+0x94>
 8001c76:	19bb      	adds	r3, r7, r6
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d112      	bne.n	8001ca4 <line_following_loop+0x94>
			&& middle_val == GPIO_PIN_SET) {
 8001c7e:	230d      	movs	r3, #13
 8001c80:	18fb      	adds	r3, r7, r3
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d10d      	bne.n	8001ca4 <line_following_loop+0x94>
		// Black Black Black - buggy on track so move forwards
		move_forwards(htim);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f000 ff66 	bl	8002b5c <move_forwards>
		last_turn_direction = FORWARD;
 8001c90:	4b71      	ldr	r3, [pc, #452]	@ (8001e58 <line_following_loop+0x248>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
		left_turn_amount = 0;
 8001c96:	4b71      	ldr	r3, [pc, #452]	@ (8001e5c <line_following_loop+0x24c>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
		right_turn_amount = 0;
 8001c9c:	4b70      	ldr	r3, [pc, #448]	@ (8001e60 <line_following_loop+0x250>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	e0cf      	b.n	8001e44 <line_following_loop+0x234>
	} else if (left_val == GPIO_PIN_RESET && right_val == GPIO_PIN_SET
 8001ca4:	230f      	movs	r3, #15
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d125      	bne.n	8001cfa <line_following_loop+0xea>
 8001cae:	230e      	movs	r3, #14
 8001cb0:	18fb      	adds	r3, r7, r3
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d120      	bne.n	8001cfa <line_following_loop+0xea>
			&& middle_val == GPIO_PIN_SET) {
 8001cb8:	230d      	movs	r3, #13
 8001cba:	18fb      	adds	r3, r7, r3
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d11b      	bne.n	8001cfa <line_following_loop+0xea>
		// White Black Black - buggy is veering left slightly
		right_turn_amount += right_slight_veer_step;
 8001cc2:	4b67      	ldr	r3, [pc, #412]	@ (8001e60 <line_following_loop+0x250>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	330a      	adds	r3, #10
 8001cc8:	001a      	movs	r2, r3
 8001cca:	4b65      	ldr	r3, [pc, #404]	@ (8001e60 <line_following_loop+0x250>)
 8001ccc:	601a      	str	r2, [r3, #0]
		if (right_turn_amount > FORWARDS_RIGHT_MOTOR_SPEED) {
 8001cce:	4b64      	ldr	r3, [pc, #400]	@ (8001e60 <line_following_loop+0x250>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	23c8      	movs	r3, #200	@ 0xc8
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	dd03      	ble.n	8001ce2 <line_following_loop+0xd2>
			right_turn_amount = FORWARDS_RIGHT_MOTOR_SPEED;
 8001cda:	4b61      	ldr	r3, [pc, #388]	@ (8001e60 <line_following_loop+0x250>)
 8001cdc:	22c8      	movs	r2, #200	@ 0xc8
 8001cde:	0052      	lsls	r2, r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]
		}
		veer_right(htim, right_turn_amount);
 8001ce2:	4b5f      	ldr	r3, [pc, #380]	@ (8001e60 <line_following_loop+0x250>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	0011      	movs	r1, r2
 8001cec:	0018      	movs	r0, r3
 8001cee:	f000 ff85 	bl	8002bfc <veer_right>
		last_turn_direction = RIGHT;
 8001cf2:	4b59      	ldr	r3, [pc, #356]	@ (8001e58 <line_following_loop+0x248>)
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	701a      	strb	r2, [r3, #0]
 8001cf8:	e0a4      	b.n	8001e44 <line_following_loop+0x234>
	} else if (left_val == GPIO_PIN_RESET && right_val == GPIO_PIN_SET
 8001cfa:	230f      	movs	r3, #15
 8001cfc:	18fb      	adds	r3, r7, r3
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d12e      	bne.n	8001d62 <line_following_loop+0x152>
 8001d04:	230e      	movs	r3, #14
 8001d06:	18fb      	adds	r3, r7, r3
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d129      	bne.n	8001d62 <line_following_loop+0x152>
			&& middle_val == GPIO_PIN_RESET) {
 8001d0e:	230d      	movs	r3, #13
 8001d10:	18fb      	adds	r3, r7, r3
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d124      	bne.n	8001d62 <line_following_loop+0x152>
		// White White Black - buggy may be veering left strongly or finished a lap
		if (last_turn_direction == RIGHT) {
 8001d18:	4b4f      	ldr	r3, [pc, #316]	@ (8001e58 <line_following_loop+0x248>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d118      	bne.n	8001d52 <line_following_loop+0x142>
			right_turn_amount += right_strong_veer_step;
 8001d20:	4b4f      	ldr	r3, [pc, #316]	@ (8001e60 <line_following_loop+0x250>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	3319      	adds	r3, #25
 8001d26:	001a      	movs	r2, r3
 8001d28:	4b4d      	ldr	r3, [pc, #308]	@ (8001e60 <line_following_loop+0x250>)
 8001d2a:	601a      	str	r2, [r3, #0]
			if (right_turn_amount > FORWARDS_RIGHT_MOTOR_SPEED) {
 8001d2c:	4b4c      	ldr	r3, [pc, #304]	@ (8001e60 <line_following_loop+0x250>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	23c8      	movs	r3, #200	@ 0xc8
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	429a      	cmp	r2, r3
 8001d36:	dd03      	ble.n	8001d40 <line_following_loop+0x130>
				right_turn_amount = FORWARDS_RIGHT_MOTOR_SPEED;
 8001d38:	4b49      	ldr	r3, [pc, #292]	@ (8001e60 <line_following_loop+0x250>)
 8001d3a:	22c8      	movs	r2, #200	@ 0xc8
 8001d3c:	0052      	lsls	r2, r2, #1
 8001d3e:	601a      	str	r2, [r3, #0]
			}
			veer_right(htim, right_turn_amount);
 8001d40:	4b47      	ldr	r3, [pc, #284]	@ (8001e60 <line_following_loop+0x250>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	0011      	movs	r1, r2
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f000 ff56 	bl	8002bfc <veer_right>
		if (last_turn_direction == RIGHT) {
 8001d50:	e077      	b.n	8001e42 <line_following_loop+0x232>
		} else if (last_turn_direction == FORWARD) {
 8001d52:	4b41      	ldr	r3, [pc, #260]	@ (8001e58 <line_following_loop+0x248>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d000      	beq.n	8001d5c <line_following_loop+0x14c>
 8001d5a:	e072      	b.n	8001e42 <line_following_loop+0x232>
			lap_passed();
 8001d5c:	f000 f882 	bl	8001e64 <lap_passed>
		if (last_turn_direction == RIGHT) {
 8001d60:	e06f      	b.n	8001e42 <line_following_loop+0x232>
		}
	} else if (left_val == GPIO_PIN_RESET && right_val == GPIO_PIN_RESET
 8001d62:	230f      	movs	r3, #15
 8001d64:	18fb      	adds	r3, r7, r3
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d10c      	bne.n	8001d86 <line_following_loop+0x176>
 8001d6c:	230e      	movs	r3, #14
 8001d6e:	18fb      	adds	r3, r7, r3
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d107      	bne.n	8001d86 <line_following_loop+0x176>
			&& middle_val == GPIO_PIN_RESET) {
 8001d76:	230d      	movs	r3, #13
 8001d78:	18fb      	adds	r3, r7, r3
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <line_following_loop+0x176>
		// White White White - buggy should have finished a lap - do not reset turning
		lap_passed();
 8001d80:	f000 f870 	bl	8001e64 <lap_passed>
 8001d84:	e05e      	b.n	8001e44 <line_following_loop+0x234>
	} else if (left_val == GPIO_PIN_SET && right_val == GPIO_PIN_RESET
 8001d86:	230f      	movs	r3, #15
 8001d88:	18fb      	adds	r3, r7, r3
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d125      	bne.n	8001ddc <line_following_loop+0x1cc>
 8001d90:	230e      	movs	r3, #14
 8001d92:	18fb      	adds	r3, r7, r3
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d120      	bne.n	8001ddc <line_following_loop+0x1cc>
			&& middle_val == GPIO_PIN_SET) {
 8001d9a:	230d      	movs	r3, #13
 8001d9c:	18fb      	adds	r3, r7, r3
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d11b      	bne.n	8001ddc <line_following_loop+0x1cc>
		// Black Black White - buggy is veering left slightly
		left_turn_amount += left_slight_veer_step;
 8001da4:	4b2d      	ldr	r3, [pc, #180]	@ (8001e5c <line_following_loop+0x24c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	330a      	adds	r3, #10
 8001daa:	001a      	movs	r2, r3
 8001dac:	4b2b      	ldr	r3, [pc, #172]	@ (8001e5c <line_following_loop+0x24c>)
 8001dae:	601a      	str	r2, [r3, #0]
		if (left_turn_amount > FORWARDS_LEFT_MOTOR_SPEED) {
 8001db0:	4b2a      	ldr	r3, [pc, #168]	@ (8001e5c <line_following_loop+0x24c>)
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	23c8      	movs	r3, #200	@ 0xc8
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	429a      	cmp	r2, r3
 8001dba:	dd03      	ble.n	8001dc4 <line_following_loop+0x1b4>
			left_turn_amount = FORWARDS_LEFT_MOTOR_SPEED;
 8001dbc:	4b27      	ldr	r3, [pc, #156]	@ (8001e5c <line_following_loop+0x24c>)
 8001dbe:	22c8      	movs	r2, #200	@ 0xc8
 8001dc0:	0052      	lsls	r2, r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]
		}
		veer_left(htim, left_turn_amount);
 8001dc4:	4b25      	ldr	r3, [pc, #148]	@ (8001e5c <line_following_loop+0x24c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	0011      	movs	r1, r2
 8001dce:	0018      	movs	r0, r3
 8001dd0:	f000 fee4 	bl	8002b9c <veer_left>
		last_turn_direction = LEFT;
 8001dd4:	4b20      	ldr	r3, [pc, #128]	@ (8001e58 <line_following_loop+0x248>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	701a      	strb	r2, [r3, #0]
 8001dda:	e033      	b.n	8001e44 <line_following_loop+0x234>
	} else if (left_val == GPIO_PIN_SET && right_val == GPIO_PIN_RESET
 8001ddc:	230f      	movs	r3, #15
 8001dde:	18fb      	adds	r3, r7, r3
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d12e      	bne.n	8001e44 <line_following_loop+0x234>
 8001de6:	230e      	movs	r3, #14
 8001de8:	18fb      	adds	r3, r7, r3
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d129      	bne.n	8001e44 <line_following_loop+0x234>
			&& middle_val == GPIO_PIN_RESET) {
 8001df0:	230d      	movs	r3, #13
 8001df2:	18fb      	adds	r3, r7, r3
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d124      	bne.n	8001e44 <line_following_loop+0x234>
		// Black White White - buggy may be veering left strongly or finished a lap
		if (last_turn_direction == LEFT) {
 8001dfa:	4b17      	ldr	r3, [pc, #92]	@ (8001e58 <line_following_loop+0x248>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d118      	bne.n	8001e34 <line_following_loop+0x224>
			left_turn_amount += left_strong_veer_step;
 8001e02:	4b16      	ldr	r3, [pc, #88]	@ (8001e5c <line_following_loop+0x24c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	3319      	adds	r3, #25
 8001e08:	001a      	movs	r2, r3
 8001e0a:	4b14      	ldr	r3, [pc, #80]	@ (8001e5c <line_following_loop+0x24c>)
 8001e0c:	601a      	str	r2, [r3, #0]
			if (left_turn_amount > FORWARDS_LEFT_MOTOR_SPEED) {
 8001e0e:	4b13      	ldr	r3, [pc, #76]	@ (8001e5c <line_following_loop+0x24c>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	23c8      	movs	r3, #200	@ 0xc8
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	429a      	cmp	r2, r3
 8001e18:	dd03      	ble.n	8001e22 <line_following_loop+0x212>
				left_turn_amount = FORWARDS_LEFT_MOTOR_SPEED;
 8001e1a:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <line_following_loop+0x24c>)
 8001e1c:	22c8      	movs	r2, #200	@ 0xc8
 8001e1e:	0052      	lsls	r2, r2, #1
 8001e20:	601a      	str	r2, [r3, #0]
			}
			veer_left(htim, left_turn_amount);
 8001e22:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <line_following_loop+0x24c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	0011      	movs	r1, r2
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f000 feb5 	bl	8002b9c <veer_left>
 8001e32:	e007      	b.n	8001e44 <line_following_loop+0x234>
		} else if (last_turn_direction == FORWARD) {
 8001e34:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <line_following_loop+0x248>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d103      	bne.n	8001e44 <line_following_loop+0x234>
			lap_passed();
 8001e3c:	f000 f812 	bl	8001e64 <lap_passed>
 8001e40:	e000      	b.n	8001e44 <line_following_loop+0x234>
		if (last_turn_direction == RIGHT) {
 8001e42:	46c0      	nop			@ (mov r8, r8)
		}
	}
	taskEXIT_CRITICAL(); // enable interrupts
 8001e44:	f007 fd96 	bl	8009974 <vPortExitCritical>

}
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	b005      	add	sp, #20
 8001e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e4e:	46c0      	nop			@ (mov r8, r8)
 8001e50:	2000021c 	.word	0x2000021c
 8001e54:	48000400 	.word	0x48000400
 8001e58:	20000098 	.word	0x20000098
 8001e5c:	2000009c 	.word	0x2000009c
 8001e60:	200000a0 	.word	0x200000a0

08001e64 <lap_passed>:

void lap_passed() {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
	lap_count += 1;
 8001e68:	4b03      	ldr	r3, [pc, #12]	@ (8001e78 <lap_passed+0x14>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	1c5a      	adds	r2, r3, #1
 8001e6e:	4b02      	ldr	r3, [pc, #8]	@ (8001e78 <lap_passed+0x14>)
 8001e70:	601a      	str	r2, [r3, #0]
}
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	200000a4 	.word	0x200000a4

08001e7c <HAL_TIM_IC_CaptureCallback>:

#define TRIG_PIN GPIO_PIN_9
#define TRIG_PORT GPIOA

// callback function
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001e7c:	b5b0      	push	{r4, r5, r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) // if the interrupt source is channel1
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	7f1b      	ldrb	r3, [r3, #28]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d000      	beq.n	8001e8e <HAL_TIM_IC_CaptureCallback+0x12>
 8001e8c:	e093      	b.n	8001fb6 <HAL_TIM_IC_CaptureCallback+0x13a>
			{
		if (Is_First_Captured == 0) // if the first value is not captured
 8001e8e:	4b4c      	ldr	r3, [pc, #304]	@ (8001fc0 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d11b      	bne.n	8001ece <HAL_TIM_IC_CaptureCallback+0x52>
				{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2100      	movs	r1, #0
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f004 fbae 	bl	80065fc <HAL_TIM_ReadCapturedValue>
 8001ea0:	0002      	movs	r2, r0
 8001ea2:	4b48      	ldr	r3, [pc, #288]	@ (8001fc4 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001ea4:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001ea6:	4b46      	ldr	r3, [pc, #280]	@ (8001fc0 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6a1a      	ldr	r2, [r3, #32]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	210a      	movs	r1, #10
 8001eb8:	438a      	bics	r2, r1
 8001eba:	621a      	str	r2, [r3, #32]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6a1a      	ldr	r2, [r3, #32]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2102      	movs	r1, #2
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	621a      	str	r2, [r3, #32]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
					TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8001ecc:	e073      	b.n	8001fb6 <HAL_TIM_IC_CaptureCallback+0x13a>
		else if (Is_First_Captured == 1)   // if the first is already captured
 8001ece:	4b3c      	ldr	r3, [pc, #240]	@ (8001fc0 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d16f      	bne.n	8001fb6 <HAL_TIM_IC_CaptureCallback+0x13a>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read second value
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2100      	movs	r1, #0
 8001eda:	0018      	movs	r0, r3
 8001edc:	f004 fb8e 	bl	80065fc <HAL_TIM_ReadCapturedValue>
 8001ee0:	0002      	movs	r2, r0
 8001ee2:	4b39      	ldr	r3, [pc, #228]	@ (8001fc8 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001ee4:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2200      	movs	r2, #0
 8001eec:	625a      	str	r2, [r3, #36]	@ 0x24
			if (IC_Val2 > IC_Val1) {
 8001eee:	4b36      	ldr	r3, [pc, #216]	@ (8001fc8 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	4b34      	ldr	r3, [pc, #208]	@ (8001fc4 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d907      	bls.n	8001f0a <HAL_TIM_IC_CaptureCallback+0x8e>
				Difference = IC_Val2 - IC_Val1;
 8001efa:	4b33      	ldr	r3, [pc, #204]	@ (8001fc8 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b31      	ldr	r3, [pc, #196]	@ (8001fc4 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	1ad2      	subs	r2, r2, r3
 8001f04:	4b31      	ldr	r3, [pc, #196]	@ (8001fcc <HAL_TIM_IC_CaptureCallback+0x150>)
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	e00e      	b.n	8001f28 <HAL_TIM_IC_CaptureCallback+0xac>
			else if (IC_Val1 > IC_Val2) {
 8001f0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc4 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc8 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d908      	bls.n	8001f28 <HAL_TIM_IC_CaptureCallback+0xac>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8001f16:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc8 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc4 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	4a2b      	ldr	r2, [pc, #172]	@ (8001fd0 <HAL_TIM_IC_CaptureCallback+0x154>)
 8001f22:	189a      	adds	r2, r3, r2
 8001f24:	4b29      	ldr	r3, [pc, #164]	@ (8001fcc <HAL_TIM_IC_CaptureCallback+0x150>)
 8001f26:	601a      	str	r2, [r3, #0]
			uint16_t newDistance = Difference * 0.034 / 2;
 8001f28:	4b28      	ldr	r3, [pc, #160]	@ (8001fcc <HAL_TIM_IC_CaptureCallback+0x150>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f7ff fccd 	bl	80018cc <__aeabi_ui2d>
 8001f32:	4a28      	ldr	r2, [pc, #160]	@ (8001fd4 <HAL_TIM_IC_CaptureCallback+0x158>)
 8001f34:	4b28      	ldr	r3, [pc, #160]	@ (8001fd8 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8001f36:	f7fe fd9d 	bl	8000a74 <__aeabi_dmul>
 8001f3a:	0002      	movs	r2, r0
 8001f3c:	000b      	movs	r3, r1
 8001f3e:	0010      	movs	r0, r2
 8001f40:	0019      	movs	r1, r3
 8001f42:	2200      	movs	r2, #0
 8001f44:	2380      	movs	r3, #128	@ 0x80
 8001f46:	05db      	lsls	r3, r3, #23
 8001f48:	f7fe fa7c 	bl	8000444 <__aeabi_ddiv>
 8001f4c:	0002      	movs	r2, r0
 8001f4e:	000b      	movs	r3, r1
 8001f50:	250e      	movs	r5, #14
 8001f52:	197c      	adds	r4, r7, r5
 8001f54:	0010      	movs	r0, r2
 8001f56:	0019      	movs	r1, r3
 8001f58:	f7fe fa56 	bl	8000408 <__aeabi_d2uiz>
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	8023      	strh	r3, [r4, #0]
			if (newDistance <= 50) {
 8001f60:	0029      	movs	r1, r5
 8001f62:	187b      	adds	r3, r7, r1
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	2b32      	cmp	r3, #50	@ 0x32
 8001f68:	d808      	bhi.n	8001f7c <HAL_TIM_IC_CaptureCallback+0x100>
				Distance = newDistance;
 8001f6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fdc <HAL_TIM_IC_CaptureCallback+0x160>)
 8001f6c:	187a      	adds	r2, r7, r1
 8001f6e:	8812      	ldrh	r2, [r2, #0]
 8001f70:	801a      	strh	r2, [r3, #0]
				Last_Valid_Distance = newDistance;
 8001f72:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe0 <HAL_TIM_IC_CaptureCallback+0x164>)
 8001f74:	187a      	adds	r2, r7, r1
 8001f76:	8812      	ldrh	r2, [r2, #0]
 8001f78:	801a      	strh	r2, [r3, #0]
 8001f7a:	e003      	b.n	8001f84 <HAL_TIM_IC_CaptureCallback+0x108>
				Distance = Last_Valid_Distance;
 8001f7c:	4b18      	ldr	r3, [pc, #96]	@ (8001fe0 <HAL_TIM_IC_CaptureCallback+0x164>)
 8001f7e:	881a      	ldrh	r2, [r3, #0]
 8001f80:	4b16      	ldr	r3, [pc, #88]	@ (8001fdc <HAL_TIM_IC_CaptureCallback+0x160>)
 8001f82:	801a      	strh	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8001f84:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc0 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	6a1a      	ldr	r2, [r3, #32]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	210a      	movs	r1, #10
 8001f96:	438a      	bics	r2, r1
 8001f98:	621a      	str	r2, [r3, #32]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6a12      	ldr	r2, [r2, #32]
 8001fa4:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8001fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe4 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe4 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2102      	movs	r1, #2
 8001fb2:	438a      	bics	r2, r1
 8001fb4:	60da      	str	r2, [r3, #12]
}
 8001fb6:	46c0      	nop			@ (mov r8, r8)
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	b004      	add	sp, #16
 8001fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8001fbe:	46c0      	nop			@ (mov r8, r8)
 8001fc0:	20000240 	.word	0x20000240
 8001fc4:	20000234 	.word	0x20000234
 8001fc8:	20000238 	.word	0x20000238
 8001fcc:	2000023c 	.word	0x2000023c
 8001fd0:	0000ffff 	.word	0x0000ffff
 8001fd4:	b020c49c 	.word	0xb020c49c
 8001fd8:	3fa16872 	.word	0x3fa16872
 8001fdc:	20000242 	.word	0x20000242
 8001fe0:	20000244 	.word	0x20000244
 8001fe4:	200000fc 	.word	0x200000fc

08001fe8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001fec:	f001 ff92 	bl	8003f14 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001ff0:	f000 f83e 	bl	8002070 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001ff4:	f000 f9fc 	bl	80023f0 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001ff8:	f000 f9ca 	bl	8002390 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8001ffc:	f000 f89e 	bl	800213c <MX_I2C1_Init>
	MX_TIM1_Init();
 8002000:	f000 f8dc 	bl	80021bc <MX_TIM1_Init>
	MX_TIM3_Init();
 8002004:	f000 f93a 	bl	800227c <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	SSD1306_Init();
 8002008:	f000 fe38 	bl	8002c7c <SSD1306_Init>
	display_menu();
 800200c:	f000 fac8 	bl	80025a0 <display_menu>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002010:	4b10      	ldr	r3, [pc, #64]	@ (8002054 <main+0x6c>)
 8002012:	2100      	movs	r1, #0
 8002014:	0018      	movs	r0, r3
 8002016:	f003 febd 	bl	8005d94 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800201a:	4b0e      	ldr	r3, [pc, #56]	@ (8002054 <main+0x6c>)
 800201c:	2104      	movs	r1, #4
 800201e:	0018      	movs	r0, r3
 8002020:	f003 feb8 	bl	8005d94 <HAL_TIM_PWM_Start>

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8002024:	f005 fc7c 	bl	8007920 <osKernelInitialize>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of lineFollowing */
	lineFollowingHandle = osThreadNew(lineFollowingTask, NULL,
 8002028:	4a0b      	ldr	r2, [pc, #44]	@ (8002058 <main+0x70>)
 800202a:	4b0c      	ldr	r3, [pc, #48]	@ (800205c <main+0x74>)
 800202c:	2100      	movs	r1, #0
 800202e:	0018      	movs	r0, r3
 8002030:	f005 fcd0 	bl	80079d4 <osThreadNew>
 8002034:	0002      	movs	r2, r0
 8002036:	4b0a      	ldr	r3, [pc, #40]	@ (8002060 <main+0x78>)
 8002038:	601a      	str	r2, [r3, #0]
			&lineFollowing_attributes);

	/* creation of buttonPoll */
	buttonPollHandle = osThreadNew(buttonPollTask, NULL,
 800203a:	4a0a      	ldr	r2, [pc, #40]	@ (8002064 <main+0x7c>)
 800203c:	4b0a      	ldr	r3, [pc, #40]	@ (8002068 <main+0x80>)
 800203e:	2100      	movs	r1, #0
 8002040:	0018      	movs	r0, r3
 8002042:	f005 fcc7 	bl	80079d4 <osThreadNew>
 8002046:	0002      	movs	r2, r0
 8002048:	4b08      	ldr	r3, [pc, #32]	@ (800206c <main+0x84>)
 800204a:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 800204c:	f005 fc94 	bl	8007978 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8002050:	46c0      	nop			@ (mov r8, r8)
 8002052:	e7fd      	b.n	8002050 <main+0x68>
 8002054:	20000144 	.word	0x20000144
 8002058:	0800bd88 	.word	0x0800bd88
 800205c:	08002af5 	.word	0x08002af5
 8002060:	20000214 	.word	0x20000214
 8002064:	0800bdac 	.word	0x0800bdac
 8002068:	08002b15 	.word	0x08002b15
 800206c:	20000218 	.word	0x20000218

08002070 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b099      	sub	sp, #100	@ 0x64
 8002074:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002076:	242c      	movs	r4, #44	@ 0x2c
 8002078:	193b      	adds	r3, r7, r4
 800207a:	0018      	movs	r0, r3
 800207c:	2334      	movs	r3, #52	@ 0x34
 800207e:	001a      	movs	r2, r3
 8002080:	2100      	movs	r1, #0
 8002082:	f007 fedd 	bl	8009e40 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002086:	231c      	movs	r3, #28
 8002088:	18fb      	adds	r3, r7, r3
 800208a:	0018      	movs	r0, r3
 800208c:	2310      	movs	r3, #16
 800208e:	001a      	movs	r2, r3
 8002090:	2100      	movs	r1, #0
 8002092:	f007 fed5 	bl	8009e40 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8002096:	003b      	movs	r3, r7
 8002098:	0018      	movs	r0, r3
 800209a:	231c      	movs	r3, #28
 800209c:	001a      	movs	r2, r3
 800209e:	2100      	movs	r1, #0
 80020a0:	f007 fece 	bl	8009e40 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020a4:	0021      	movs	r1, r4
 80020a6:	187b      	adds	r3, r7, r1
 80020a8:	2202      	movs	r2, #2
 80020aa:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020ac:	187b      	adds	r3, r7, r1
 80020ae:	2201      	movs	r2, #1
 80020b0:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020b2:	187b      	adds	r3, r7, r1
 80020b4:	2210      	movs	r2, #16
 80020b6:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020b8:	187b      	adds	r3, r7, r1
 80020ba:	2202      	movs	r2, #2
 80020bc:	625a      	str	r2, [r3, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020be:	187b      	adds	r3, r7, r1
 80020c0:	2280      	movs	r2, #128	@ 0x80
 80020c2:	0212      	lsls	r2, r2, #8
 80020c4:	629a      	str	r2, [r3, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80020c6:	187b      	adds	r3, r7, r1
 80020c8:	22a0      	movs	r2, #160	@ 0xa0
 80020ca:	0392      	lsls	r2, r2, #14
 80020cc:	62da      	str	r2, [r3, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80020ce:	187b      	adds	r3, r7, r1
 80020d0:	2201      	movs	r2, #1
 80020d2:	631a      	str	r2, [r3, #48]	@ 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80020d4:	187b      	adds	r3, r7, r1
 80020d6:	0018      	movs	r0, r3
 80020d8:	f002 ff46 	bl	8004f68 <HAL_RCC_OscConfig>
 80020dc:	1e03      	subs	r3, r0, #0
 80020de:	d001      	beq.n	80020e4 <SystemClock_Config+0x74>
		Error_Handler();
 80020e0:	f000 fd36 	bl	8002b50 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80020e4:	211c      	movs	r1, #28
 80020e6:	187b      	adds	r3, r7, r1
 80020e8:	2207      	movs	r2, #7
 80020ea:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020ec:	187b      	adds	r3, r7, r1
 80020ee:	2202      	movs	r2, #2
 80020f0:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020f2:	187b      	adds	r3, r7, r1
 80020f4:	2200      	movs	r2, #0
 80020f6:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020f8:	187b      	adds	r3, r7, r1
 80020fa:	2200      	movs	r2, #0
 80020fc:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80020fe:	187b      	adds	r3, r7, r1
 8002100:	2101      	movs	r1, #1
 8002102:	0018      	movs	r0, r3
 8002104:	f003 fab6 	bl	8005674 <HAL_RCC_ClockConfig>
 8002108:	1e03      	subs	r3, r0, #0
 800210a:	d001      	beq.n	8002110 <SystemClock_Config+0xa0>
		Error_Handler();
 800210c:	f000 fd20 	bl	8002b50 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8002110:	003b      	movs	r3, r7
 8002112:	2222      	movs	r2, #34	@ 0x22
 8002114:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002116:	003b      	movs	r3, r7
 8002118:	2200      	movs	r2, #0
 800211a:	60da      	str	r2, [r3, #12]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800211c:	003b      	movs	r3, r7
 800211e:	2200      	movs	r2, #0
 8002120:	615a      	str	r2, [r3, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002122:	003b      	movs	r3, r7
 8002124:	0018      	movs	r0, r3
 8002126:	f003 fc3b 	bl	80059a0 <HAL_RCCEx_PeriphCLKConfig>
 800212a:	1e03      	subs	r3, r0, #0
 800212c:	d001      	beq.n	8002132 <SystemClock_Config+0xc2>
		Error_Handler();
 800212e:	f000 fd0f 	bl	8002b50 <Error_Handler>
	}
}
 8002132:	46c0      	nop			@ (mov r8, r8)
 8002134:	46bd      	mov	sp, r7
 8002136:	b019      	add	sp, #100	@ 0x64
 8002138:	bd90      	pop	{r4, r7, pc}
	...

0800213c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8002140:	4b1b      	ldr	r3, [pc, #108]	@ (80021b0 <MX_I2C1_Init+0x74>)
 8002142:	4a1c      	ldr	r2, [pc, #112]	@ (80021b4 <MX_I2C1_Init+0x78>)
 8002144:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x0010020A;
 8002146:	4b1a      	ldr	r3, [pc, #104]	@ (80021b0 <MX_I2C1_Init+0x74>)
 8002148:	4a1b      	ldr	r2, [pc, #108]	@ (80021b8 <MX_I2C1_Init+0x7c>)
 800214a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800214c:	4b18      	ldr	r3, [pc, #96]	@ (80021b0 <MX_I2C1_Init+0x74>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002152:	4b17      	ldr	r3, [pc, #92]	@ (80021b0 <MX_I2C1_Init+0x74>)
 8002154:	2201      	movs	r2, #1
 8002156:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002158:	4b15      	ldr	r3, [pc, #84]	@ (80021b0 <MX_I2C1_Init+0x74>)
 800215a:	2200      	movs	r2, #0
 800215c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800215e:	4b14      	ldr	r3, [pc, #80]	@ (80021b0 <MX_I2C1_Init+0x74>)
 8002160:	2200      	movs	r2, #0
 8002162:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002164:	4b12      	ldr	r3, [pc, #72]	@ (80021b0 <MX_I2C1_Init+0x74>)
 8002166:	2200      	movs	r2, #0
 8002168:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800216a:	4b11      	ldr	r3, [pc, #68]	@ (80021b0 <MX_I2C1_Init+0x74>)
 800216c:	2200      	movs	r2, #0
 800216e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002170:	4b0f      	ldr	r3, [pc, #60]	@ (80021b0 <MX_I2C1_Init+0x74>)
 8002172:	2200      	movs	r2, #0
 8002174:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002176:	4b0e      	ldr	r3, [pc, #56]	@ (80021b0 <MX_I2C1_Init+0x74>)
 8002178:	0018      	movs	r0, r3
 800217a:	f002 f95b 	bl	8004434 <HAL_I2C_Init>
 800217e:	1e03      	subs	r3, r0, #0
 8002180:	d001      	beq.n	8002186 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8002182:	f000 fce5 	bl	8002b50 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8002186:	4b0a      	ldr	r3, [pc, #40]	@ (80021b0 <MX_I2C1_Init+0x74>)
 8002188:	2100      	movs	r1, #0
 800218a:	0018      	movs	r0, r3
 800218c:	f002 fe54 	bl	8004e38 <HAL_I2CEx_ConfigAnalogFilter>
 8002190:	1e03      	subs	r3, r0, #0
 8002192:	d001      	beq.n	8002198 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8002194:	f000 fcdc 	bl	8002b50 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8002198:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <MX_I2C1_Init+0x74>)
 800219a:	2100      	movs	r1, #0
 800219c:	0018      	movs	r0, r3
 800219e:	f002 fe97 	bl	8004ed0 <HAL_I2CEx_ConfigDigitalFilter>
 80021a2:	1e03      	subs	r3, r0, #0
 80021a4:	d001      	beq.n	80021aa <MX_I2C1_Init+0x6e>
		Error_Handler();
 80021a6:	f000 fcd3 	bl	8002b50 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80021aa:	46c0      	nop			@ (mov r8, r8)
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	200000a8 	.word	0x200000a8
 80021b4:	40005400 	.word	0x40005400
 80021b8:	0010020a 	.word	0x0010020a

080021bc <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80021c2:	2310      	movs	r3, #16
 80021c4:	18fb      	adds	r3, r7, r3
 80021c6:	0018      	movs	r0, r3
 80021c8:	2308      	movs	r3, #8
 80021ca:	001a      	movs	r2, r3
 80021cc:	2100      	movs	r1, #0
 80021ce:	f007 fe37 	bl	8009e40 <memset>
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 80021d2:	003b      	movs	r3, r7
 80021d4:	0018      	movs	r0, r3
 80021d6:	2310      	movs	r3, #16
 80021d8:	001a      	movs	r2, r3
 80021da:	2100      	movs	r1, #0
 80021dc:	f007 fe30 	bl	8009e40 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80021e0:	4b23      	ldr	r3, [pc, #140]	@ (8002270 <MX_TIM1_Init+0xb4>)
 80021e2:	4a24      	ldr	r2, [pc, #144]	@ (8002274 <MX_TIM1_Init+0xb8>)
 80021e4:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 47;
 80021e6:	4b22      	ldr	r3, [pc, #136]	@ (8002270 <MX_TIM1_Init+0xb4>)
 80021e8:	222f      	movs	r2, #47	@ 0x2f
 80021ea:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ec:	4b20      	ldr	r3, [pc, #128]	@ (8002270 <MX_TIM1_Init+0xb4>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 80021f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002270 <MX_TIM1_Init+0xb4>)
 80021f4:	4a20      	ldr	r2, [pc, #128]	@ (8002278 <MX_TIM1_Init+0xbc>)
 80021f6:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002270 <MX_TIM1_Init+0xb4>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80021fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002270 <MX_TIM1_Init+0xb4>)
 8002200:	2200      	movs	r2, #0
 8002202:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002204:	4b1a      	ldr	r3, [pc, #104]	@ (8002270 <MX_TIM1_Init+0xb4>)
 8002206:	2200      	movs	r2, #0
 8002208:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim1) != HAL_OK) {
 800220a:	4b19      	ldr	r3, [pc, #100]	@ (8002270 <MX_TIM1_Init+0xb4>)
 800220c:	0018      	movs	r0, r3
 800220e:	f003 fe79 	bl	8005f04 <HAL_TIM_IC_Init>
 8002212:	1e03      	subs	r3, r0, #0
 8002214:	d001      	beq.n	800221a <MX_TIM1_Init+0x5e>
		Error_Handler();
 8002216:	f000 fc9b 	bl	8002b50 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800221a:	2110      	movs	r1, #16
 800221c:	187b      	adds	r3, r7, r1
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002222:	187b      	adds	r3, r7, r1
 8002224:	2200      	movs	r2, #0
 8002226:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8002228:	187a      	adds	r2, r7, r1
 800222a:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <MX_TIM1_Init+0xb4>)
 800222c:	0011      	movs	r1, r2
 800222e:	0018      	movs	r0, r3
 8002230:	f004 fe9c 	bl	8006f6c <HAL_TIMEx_MasterConfigSynchronization>
 8002234:	1e03      	subs	r3, r0, #0
 8002236:	d001      	beq.n	800223c <MX_TIM1_Init+0x80>
			!= HAL_OK) {
		Error_Handler();
 8002238:	f000 fc8a 	bl	8002b50 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800223c:	003b      	movs	r3, r7
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002242:	003b      	movs	r3, r7
 8002244:	2201      	movs	r2, #1
 8002246:	605a      	str	r2, [r3, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002248:	003b      	movs	r3, r7
 800224a:	2200      	movs	r2, #0
 800224c:	609a      	str	r2, [r3, #8]
	sConfigIC.ICFilter = 0;
 800224e:	003b      	movs	r3, r7
 8002250:	2200      	movs	r2, #0
 8002252:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8002254:	0039      	movs	r1, r7
 8002256:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <MX_TIM1_Init+0xb4>)
 8002258:	2200      	movs	r2, #0
 800225a:	0018      	movs	r0, r3
 800225c:	f003 ff90 	bl	8006180 <HAL_TIM_IC_ConfigChannel>
 8002260:	1e03      	subs	r3, r0, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM1_Init+0xac>
		Error_Handler();
 8002264:	f000 fc74 	bl	8002b50 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8002268:	46c0      	nop			@ (mov r8, r8)
 800226a:	46bd      	mov	sp, r7
 800226c:	b006      	add	sp, #24
 800226e:	bd80      	pop	{r7, pc}
 8002270:	200000fc 	.word	0x200000fc
 8002274:	40012c00 	.word	0x40012c00
 8002278:	0000ffff 	.word	0x0000ffff

0800227c <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 800227c:	b580      	push	{r7, lr}
 800227e:	b08e      	sub	sp, #56	@ 0x38
 8002280:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002282:	2328      	movs	r3, #40	@ 0x28
 8002284:	18fb      	adds	r3, r7, r3
 8002286:	0018      	movs	r0, r3
 8002288:	2310      	movs	r3, #16
 800228a:	001a      	movs	r2, r3
 800228c:	2100      	movs	r1, #0
 800228e:	f007 fdd7 	bl	8009e40 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002292:	2320      	movs	r3, #32
 8002294:	18fb      	adds	r3, r7, r3
 8002296:	0018      	movs	r0, r3
 8002298:	2308      	movs	r3, #8
 800229a:	001a      	movs	r2, r3
 800229c:	2100      	movs	r1, #0
 800229e:	f007 fdcf 	bl	8009e40 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80022a2:	1d3b      	adds	r3, r7, #4
 80022a4:	0018      	movs	r0, r3
 80022a6:	231c      	movs	r3, #28
 80022a8:	001a      	movs	r2, r3
 80022aa:	2100      	movs	r1, #0
 80022ac:	f007 fdc8 	bl	8009e40 <memset>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80022b0:	4b34      	ldr	r3, [pc, #208]	@ (8002384 <MX_TIM3_Init+0x108>)
 80022b2:	4a35      	ldr	r2, [pc, #212]	@ (8002388 <MX_TIM3_Init+0x10c>)
 80022b4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 47;
 80022b6:	4b33      	ldr	r3, [pc, #204]	@ (8002384 <MX_TIM3_Init+0x108>)
 80022b8:	222f      	movs	r2, #47	@ 0x2f
 80022ba:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022bc:	4b31      	ldr	r3, [pc, #196]	@ (8002384 <MX_TIM3_Init+0x108>)
 80022be:	2200      	movs	r2, #0
 80022c0:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 999;
 80022c2:	4b30      	ldr	r3, [pc, #192]	@ (8002384 <MX_TIM3_Init+0x108>)
 80022c4:	4a31      	ldr	r2, [pc, #196]	@ (800238c <MX_TIM3_Init+0x110>)
 80022c6:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002384 <MX_TIM3_Init+0x108>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002384 <MX_TIM3_Init+0x108>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80022d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002384 <MX_TIM3_Init+0x108>)
 80022d6:	0018      	movs	r0, r3
 80022d8:	f003 fc62 	bl	8005ba0 <HAL_TIM_Base_Init>
 80022dc:	1e03      	subs	r3, r0, #0
 80022de:	d001      	beq.n	80022e4 <MX_TIM3_Init+0x68>
		Error_Handler();
 80022e0:	f000 fc36 	bl	8002b50 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022e4:	2128      	movs	r1, #40	@ 0x28
 80022e6:	187b      	adds	r3, r7, r1
 80022e8:	2280      	movs	r2, #128	@ 0x80
 80022ea:	0152      	lsls	r2, r2, #5
 80022ec:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80022ee:	187a      	adds	r2, r7, r1
 80022f0:	4b24      	ldr	r3, [pc, #144]	@ (8002384 <MX_TIM3_Init+0x108>)
 80022f2:	0011      	movs	r1, r2
 80022f4:	0018      	movs	r0, r3
 80022f6:	f004 f8ad 	bl	8006454 <HAL_TIM_ConfigClockSource>
 80022fa:	1e03      	subs	r3, r0, #0
 80022fc:	d001      	beq.n	8002302 <MX_TIM3_Init+0x86>
		Error_Handler();
 80022fe:	f000 fc27 	bl	8002b50 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8002302:	4b20      	ldr	r3, [pc, #128]	@ (8002384 <MX_TIM3_Init+0x108>)
 8002304:	0018      	movs	r0, r3
 8002306:	f003 fced 	bl	8005ce4 <HAL_TIM_PWM_Init>
 800230a:	1e03      	subs	r3, r0, #0
 800230c:	d001      	beq.n	8002312 <MX_TIM3_Init+0x96>
		Error_Handler();
 800230e:	f000 fc1f 	bl	8002b50 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002312:	2120      	movs	r1, #32
 8002314:	187b      	adds	r3, r7, r1
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800231a:	187b      	adds	r3, r7, r1
 800231c:	2200      	movs	r2, #0
 800231e:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8002320:	187a      	adds	r2, r7, r1
 8002322:	4b18      	ldr	r3, [pc, #96]	@ (8002384 <MX_TIM3_Init+0x108>)
 8002324:	0011      	movs	r1, r2
 8002326:	0018      	movs	r0, r3
 8002328:	f004 fe20 	bl	8006f6c <HAL_TIMEx_MasterConfigSynchronization>
 800232c:	1e03      	subs	r3, r0, #0
 800232e:	d001      	beq.n	8002334 <MX_TIM3_Init+0xb8>
			!= HAL_OK) {
		Error_Handler();
 8002330:	f000 fc0e 	bl	8002b50 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002334:	1d3b      	adds	r3, r7, #4
 8002336:	2260      	movs	r2, #96	@ 0x60
 8002338:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 800233a:	1d3b      	adds	r3, r7, #4
 800233c:	2200      	movs	r2, #0
 800233e:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002340:	1d3b      	adds	r3, r7, #4
 8002342:	2200      	movs	r2, #0
 8002344:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002346:	1d3b      	adds	r3, r7, #4
 8002348:	2200      	movs	r2, #0
 800234a:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 800234c:	1d39      	adds	r1, r7, #4
 800234e:	4b0d      	ldr	r3, [pc, #52]	@ (8002384 <MX_TIM3_Init+0x108>)
 8002350:	2200      	movs	r2, #0
 8002352:	0018      	movs	r0, r3
 8002354:	f003 ffb8 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 8002358:	1e03      	subs	r3, r0, #0
 800235a:	d001      	beq.n	8002360 <MX_TIM3_Init+0xe4>
			!= HAL_OK) {
		Error_Handler();
 800235c:	f000 fbf8 	bl	8002b50 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8002360:	1d39      	adds	r1, r7, #4
 8002362:	4b08      	ldr	r3, [pc, #32]	@ (8002384 <MX_TIM3_Init+0x108>)
 8002364:	2204      	movs	r2, #4
 8002366:	0018      	movs	r0, r3
 8002368:	f003 ffae 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 800236c:	1e03      	subs	r3, r0, #0
 800236e:	d001      	beq.n	8002374 <MX_TIM3_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 8002370:	f000 fbee 	bl	8002b50 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8002374:	4b03      	ldr	r3, [pc, #12]	@ (8002384 <MX_TIM3_Init+0x108>)
 8002376:	0018      	movs	r0, r3
 8002378:	f001 fc38 	bl	8003bec <HAL_TIM_MspPostInit>

}
 800237c:	46c0      	nop			@ (mov r8, r8)
 800237e:	46bd      	mov	sp, r7
 8002380:	b00e      	add	sp, #56	@ 0x38
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20000144 	.word	0x20000144
 8002388:	40000400 	.word	0x40000400
 800238c:	000003e7 	.word	0x000003e7

08002390 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8002394:	4b14      	ldr	r3, [pc, #80]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 8002396:	4a15      	ldr	r2, [pc, #84]	@ (80023ec <MX_USART2_UART_Init+0x5c>)
 8002398:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800239a:	4b13      	ldr	r3, [pc, #76]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 800239c:	22e1      	movs	r2, #225	@ 0xe1
 800239e:	0252      	lsls	r2, r2, #9
 80023a0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023a2:	4b11      	ldr	r3, [pc, #68]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80023a8:	4b0f      	ldr	r3, [pc, #60]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80023ae:	4b0e      	ldr	r3, [pc, #56]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80023b4:	4b0c      	ldr	r3, [pc, #48]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 80023b6:	220c      	movs	r2, #12
 80023b8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ba:	4b0b      	ldr	r3, [pc, #44]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 80023bc:	2200      	movs	r2, #0
 80023be:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023c0:	4b09      	ldr	r3, [pc, #36]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023c6:	4b08      	ldr	r3, [pc, #32]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023cc:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80023d2:	4b05      	ldr	r3, [pc, #20]	@ (80023e8 <MX_USART2_UART_Init+0x58>)
 80023d4:	0018      	movs	r0, r3
 80023d6:	f004 fe37 	bl	8007048 <HAL_UART_Init>
 80023da:	1e03      	subs	r3, r0, #0
 80023dc:	d001      	beq.n	80023e2 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 80023de:	f000 fbb7 	bl	8002b50 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80023e2:	46c0      	nop			@ (mov r8, r8)
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	2000018c 	.word	0x2000018c
 80023ec:	40004400 	.word	0x40004400

080023f0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80023f0:	b590      	push	{r4, r7, lr}
 80023f2:	b08b      	sub	sp, #44	@ 0x2c
 80023f4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80023f6:	2414      	movs	r4, #20
 80023f8:	193b      	adds	r3, r7, r4
 80023fa:	0018      	movs	r0, r3
 80023fc:	2314      	movs	r3, #20
 80023fe:	001a      	movs	r2, r3
 8002400:	2100      	movs	r1, #0
 8002402:	f007 fd1d 	bl	8009e40 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002406:	4b63      	ldr	r3, [pc, #396]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 8002408:	695a      	ldr	r2, [r3, #20]
 800240a:	4b62      	ldr	r3, [pc, #392]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 800240c:	2180      	movs	r1, #128	@ 0x80
 800240e:	0309      	lsls	r1, r1, #12
 8002410:	430a      	orrs	r2, r1
 8002412:	615a      	str	r2, [r3, #20]
 8002414:	4b5f      	ldr	r3, [pc, #380]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 8002416:	695a      	ldr	r2, [r3, #20]
 8002418:	2380      	movs	r3, #128	@ 0x80
 800241a:	031b      	lsls	r3, r3, #12
 800241c:	4013      	ands	r3, r2
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002422:	4b5c      	ldr	r3, [pc, #368]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 8002424:	695a      	ldr	r2, [r3, #20]
 8002426:	4b5b      	ldr	r3, [pc, #364]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 8002428:	2180      	movs	r1, #128	@ 0x80
 800242a:	03c9      	lsls	r1, r1, #15
 800242c:	430a      	orrs	r2, r1
 800242e:	615a      	str	r2, [r3, #20]
 8002430:	4b58      	ldr	r3, [pc, #352]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 8002432:	695a      	ldr	r2, [r3, #20]
 8002434:	2380      	movs	r3, #128	@ 0x80
 8002436:	03db      	lsls	r3, r3, #15
 8002438:	4013      	ands	r3, r2
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800243e:	4b55      	ldr	r3, [pc, #340]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 8002440:	695a      	ldr	r2, [r3, #20]
 8002442:	4b54      	ldr	r3, [pc, #336]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 8002444:	2180      	movs	r1, #128	@ 0x80
 8002446:	0289      	lsls	r1, r1, #10
 8002448:	430a      	orrs	r2, r1
 800244a:	615a      	str	r2, [r3, #20]
 800244c:	4b51      	ldr	r3, [pc, #324]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 800244e:	695a      	ldr	r2, [r3, #20]
 8002450:	2380      	movs	r3, #128	@ 0x80
 8002452:	029b      	lsls	r3, r3, #10
 8002454:	4013      	ands	r3, r2
 8002456:	60bb      	str	r3, [r7, #8]
 8002458:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800245a:	4b4e      	ldr	r3, [pc, #312]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 800245c:	695a      	ldr	r2, [r3, #20]
 800245e:	4b4d      	ldr	r3, [pc, #308]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 8002460:	2180      	movs	r1, #128	@ 0x80
 8002462:	02c9      	lsls	r1, r1, #11
 8002464:	430a      	orrs	r2, r1
 8002466:	615a      	str	r2, [r3, #20]
 8002468:	4b4a      	ldr	r3, [pc, #296]	@ (8002594 <MX_GPIO_Init+0x1a4>)
 800246a:	695a      	ldr	r2, [r3, #20]
 800246c:	2380      	movs	r3, #128	@ 0x80
 800246e:	02db      	lsls	r3, r3, #11
 8002470:	4013      	ands	r3, r2
 8002472:	607b      	str	r3, [r7, #4]
 8002474:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin | Trig_Pin, GPIO_PIN_RESET);
 8002476:	2388      	movs	r3, #136	@ 0x88
 8002478:	0099      	lsls	r1, r3, #2
 800247a:	2390      	movs	r3, #144	@ 0x90
 800247c:	05db      	lsls	r3, r3, #23
 800247e:	2200      	movs	r2, #0
 8002480:	0018      	movs	r0, r3
 8002482:	f001 ffba 	bl	80043fa <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8002486:	4b44      	ldr	r3, [pc, #272]	@ (8002598 <MX_GPIO_Init+0x1a8>)
 8002488:	2200      	movs	r2, #0
 800248a:	2168      	movs	r1, #104	@ 0x68
 800248c:	0018      	movs	r0, r3
 800248e:	f001 ffb4 	bl	80043fa <HAL_GPIO_WritePin>
			Motor_Output_Pin | Motor_OutputB5_Pin | LED_D10_PB6_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8002492:	193b      	adds	r3, r7, r4
 8002494:	2280      	movs	r2, #128	@ 0x80
 8002496:	0192      	lsls	r2, r2, #6
 8002498:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800249a:	193b      	adds	r3, r7, r4
 800249c:	2284      	movs	r2, #132	@ 0x84
 800249e:	0392      	lsls	r2, r2, #14
 80024a0:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	193b      	adds	r3, r7, r4
 80024a4:	2200      	movs	r2, #0
 80024a6:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80024a8:	193b      	adds	r3, r7, r4
 80024aa:	4a3c      	ldr	r2, [pc, #240]	@ (800259c <MX_GPIO_Init+0x1ac>)
 80024ac:	0019      	movs	r1, r3
 80024ae:	0010      	movs	r0, r2
 80024b0:	f001 fe0e 	bl	80040d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : Btn1_A0_Pin Btn2_A1_Pin Btn3_A2_Pin */
	GPIO_InitStruct.Pin = Btn1_A0_Pin | Btn2_A1_Pin | Btn3_A2_Pin;
 80024b4:	193b      	adds	r3, r7, r4
 80024b6:	2213      	movs	r2, #19
 80024b8:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024ba:	193b      	adds	r3, r7, r4
 80024bc:	2200      	movs	r2, #0
 80024be:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024c0:	193b      	adds	r3, r7, r4
 80024c2:	2202      	movs	r2, #2
 80024c4:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c6:	193a      	adds	r2, r7, r4
 80024c8:	2390      	movs	r3, #144	@ 0x90
 80024ca:	05db      	lsls	r3, r3, #23
 80024cc:	0011      	movs	r1, r2
 80024ce:	0018      	movs	r0, r3
 80024d0:	f001 fdfe 	bl	80040d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD2_Pin Trig_Pin */
	GPIO_InitStruct.Pin = LD2_Pin | Trig_Pin;
 80024d4:	0021      	movs	r1, r4
 80024d6:	187b      	adds	r3, r7, r1
 80024d8:	2288      	movs	r2, #136	@ 0x88
 80024da:	0092      	lsls	r2, r2, #2
 80024dc:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024de:	000c      	movs	r4, r1
 80024e0:	193b      	adds	r3, r7, r4
 80024e2:	2201      	movs	r2, #1
 80024e4:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	193b      	adds	r3, r7, r4
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ec:	193b      	adds	r3, r7, r4
 80024ee:	2200      	movs	r2, #0
 80024f0:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f2:	193a      	adds	r2, r7, r4
 80024f4:	2390      	movs	r3, #144	@ 0x90
 80024f6:	05db      	lsls	r3, r3, #23
 80024f8:	0011      	movs	r1, r2
 80024fa:	0018      	movs	r0, r3
 80024fc:	f001 fde8 	bl	80040d0 <HAL_GPIO_Init>

	/*Configure GPIO pin : Btn4_A3_Pin */
	GPIO_InitStruct.Pin = Btn4_A3_Pin;
 8002500:	193b      	adds	r3, r7, r4
 8002502:	2201      	movs	r2, #1
 8002504:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002506:	193b      	adds	r3, r7, r4
 8002508:	2200      	movs	r2, #0
 800250a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800250c:	193b      	adds	r3, r7, r4
 800250e:	2202      	movs	r2, #2
 8002510:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(Btn4_A3_GPIO_Port, &GPIO_InitStruct);
 8002512:	193b      	adds	r3, r7, r4
 8002514:	4a20      	ldr	r2, [pc, #128]	@ (8002598 <MX_GPIO_Init+0x1a8>)
 8002516:	0019      	movs	r1, r3
 8002518:	0010      	movs	r0, r2
 800251a:	f001 fdd9 	bl	80040d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : Middle_sensor_Pin Left_sensor_Pin */
	GPIO_InitStruct.Pin = Middle_sensor_Pin | Left_sensor_Pin;
 800251e:	0021      	movs	r1, r4
 8002520:	187b      	adds	r3, r7, r1
 8002522:	2282      	movs	r2, #130	@ 0x82
 8002524:	00d2      	lsls	r2, r2, #3
 8002526:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002528:	000c      	movs	r4, r1
 800252a:	193b      	adds	r3, r7, r4
 800252c:	2200      	movs	r2, #0
 800252e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	193b      	adds	r3, r7, r4
 8002532:	2200      	movs	r2, #0
 8002534:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002536:	193b      	adds	r3, r7, r4
 8002538:	4a17      	ldr	r2, [pc, #92]	@ (8002598 <MX_GPIO_Init+0x1a8>)
 800253a:	0019      	movs	r1, r3
 800253c:	0010      	movs	r0, r2
 800253e:	f001 fdc7 	bl	80040d0 <HAL_GPIO_Init>

	/*Configure GPIO pin : Right_sensor_Pin */
	GPIO_InitStruct.Pin = Right_sensor_Pin;
 8002542:	193b      	adds	r3, r7, r4
 8002544:	2280      	movs	r2, #128	@ 0x80
 8002546:	00d2      	lsls	r2, r2, #3
 8002548:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800254a:	193b      	adds	r3, r7, r4
 800254c:	2200      	movs	r2, #0
 800254e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002550:	193b      	adds	r3, r7, r4
 8002552:	2200      	movs	r2, #0
 8002554:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(Right_sensor_GPIO_Port, &GPIO_InitStruct);
 8002556:	193a      	adds	r2, r7, r4
 8002558:	2390      	movs	r3, #144	@ 0x90
 800255a:	05db      	lsls	r3, r3, #23
 800255c:	0011      	movs	r1, r2
 800255e:	0018      	movs	r0, r3
 8002560:	f001 fdb6 	bl	80040d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : Motor_Output_Pin Motor_OutputB5_Pin LED_D10_PB6_Pin */
	GPIO_InitStruct.Pin = Motor_Output_Pin | Motor_OutputB5_Pin
 8002564:	0021      	movs	r1, r4
 8002566:	187b      	adds	r3, r7, r1
 8002568:	2268      	movs	r2, #104	@ 0x68
 800256a:	601a      	str	r2, [r3, #0]
			| LED_D10_PB6_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800256c:	187b      	adds	r3, r7, r1
 800256e:	2201      	movs	r2, #1
 8002570:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002572:	187b      	adds	r3, r7, r1
 8002574:	2200      	movs	r2, #0
 8002576:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002578:	187b      	adds	r3, r7, r1
 800257a:	2200      	movs	r2, #0
 800257c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800257e:	187b      	adds	r3, r7, r1
 8002580:	4a05      	ldr	r2, [pc, #20]	@ (8002598 <MX_GPIO_Init+0x1a8>)
 8002582:	0019      	movs	r1, r3
 8002584:	0010      	movs	r0, r2
 8002586:	f001 fda3 	bl	80040d0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 800258a:	46c0      	nop			@ (mov r8, r8)
 800258c:	46bd      	mov	sp, r7
 800258e:	b00b      	add	sp, #44	@ 0x2c
 8002590:	bd90      	pop	{r4, r7, pc}
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	40021000 	.word	0x40021000
 8002598:	48000400 	.word	0x48000400
 800259c:	48000800 	.word	0x48000800

080025a0 <display_menu>:

/* USER CODE BEGIN 4 */
void display_menu(void) {
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 80025a4:	f001 f984 	bl	80038b0 <SSD1306_Clear>

	SSD1306_GotoXY(5, 0);
 80025a8:	2100      	movs	r1, #0
 80025aa:	2005      	movs	r0, #5
 80025ac:	f000 fcf6 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts("B1: Sponsors", &Font_7x10, 1);
 80025b0:	4914      	ldr	r1, [pc, #80]	@ (8002604 <display_menu+0x64>)
 80025b2:	4b15      	ldr	r3, [pc, #84]	@ (8002608 <display_menu+0x68>)
 80025b4:	2201      	movs	r2, #1
 80025b6:	0018      	movs	r0, r3
 80025b8:	f000 fd8a 	bl	80030d0 <SSD1306_Puts>

	SSD1306_GotoXY(5, 12);
 80025bc:	210c      	movs	r1, #12
 80025be:	2005      	movs	r0, #5
 80025c0:	f000 fcec 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts("B2: Lap Times", &Font_7x10, 1);
 80025c4:	490f      	ldr	r1, [pc, #60]	@ (8002604 <display_menu+0x64>)
 80025c6:	4b11      	ldr	r3, [pc, #68]	@ (800260c <display_menu+0x6c>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	0018      	movs	r0, r3
 80025cc:	f000 fd80 	bl	80030d0 <SSD1306_Puts>

	SSD1306_GotoXY(5, 24);
 80025d0:	2118      	movs	r1, #24
 80025d2:	2005      	movs	r0, #5
 80025d4:	f000 fce2 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts("B3: Line Following", &Font_7x10, 1);
 80025d8:	490a      	ldr	r1, [pc, #40]	@ (8002604 <display_menu+0x64>)
 80025da:	4b0d      	ldr	r3, [pc, #52]	@ (8002610 <display_menu+0x70>)
 80025dc:	2201      	movs	r2, #1
 80025de:	0018      	movs	r0, r3
 80025e0:	f000 fd76 	bl	80030d0 <SSD1306_Puts>

	SSD1306_GotoXY(5, 36);
 80025e4:	2124      	movs	r1, #36	@ 0x24
 80025e6:	2005      	movs	r0, #5
 80025e8:	f000 fcd8 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts("B4: Main Menu", &Font_7x10, 1);
 80025ec:	4905      	ldr	r1, [pc, #20]	@ (8002604 <display_menu+0x64>)
 80025ee:	4b09      	ldr	r3, [pc, #36]	@ (8002614 <display_menu+0x74>)
 80025f0:	2201      	movs	r2, #1
 80025f2:	0018      	movs	r0, r3
 80025f4:	f000 fd6c 	bl	80030d0 <SSD1306_Puts>

	SSD1306_UpdateScreen();
 80025f8:	f000 fc04 	bl	8002e04 <SSD1306_UpdateScreen>
}
 80025fc:	46c0      	nop			@ (mov r8, r8)
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	46c0      	nop			@ (mov r8, r8)
 8002604:	20000000 	.word	0x20000000
 8002608:	0800a76c 	.word	0x0800a76c
 800260c:	0800a77c 	.word	0x0800a77c
 8002610:	0800a78c 	.word	0x0800a78c
 8002614:	0800a7a0 	.word	0x0800a7a0

08002618 <draw_dmc_logo>:
    "Libyan Plutonium",
    "BiffCo Enterprise"
};

// DMC logo
void draw_dmc_logo(void) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af02      	add	r7, sp, #8
    // Circle
    SSD1306_DrawCircle(64, 24, 14, SSD1306_COLOR_WHITE);
 800261e:	2301      	movs	r3, #1
 8002620:	220e      	movs	r2, #14
 8002622:	2118      	movs	r1, #24
 8002624:	2040      	movs	r0, #64	@ 0x40
 8002626:	f001 f80b 	bl	8003640 <SSD1306_DrawCircle>

    // Inverted DMC text (white block, black text)
    SSD1306_DrawFilledRectangle(43, 18, 38, 12, SSD1306_COLOR_WHITE);
 800262a:	2301      	movs	r3, #1
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	230c      	movs	r3, #12
 8002630:	2226      	movs	r2, #38	@ 0x26
 8002632:	2112      	movs	r1, #18
 8002634:	202b      	movs	r0, #43	@ 0x2b
 8002636:	f000 ff97 	bl	8003568 <SSD1306_DrawFilledRectangle>

    SSD1306_GotoXY(55, 20);
 800263a:	2114      	movs	r1, #20
 800263c:	2037      	movs	r0, #55	@ 0x37
 800263e:	f000 fcad 	bl	8002f9c <SSD1306_GotoXY>
    SSD1306_Puts("DMC", &Font_7x10, SSD1306_COLOR_BLACK);
 8002642:	4904      	ldr	r1, [pc, #16]	@ (8002654 <draw_dmc_logo+0x3c>)
 8002644:	4b04      	ldr	r3, [pc, #16]	@ (8002658 <draw_dmc_logo+0x40>)
 8002646:	2200      	movs	r2, #0
 8002648:	0018      	movs	r0, r3
 800264a:	f000 fd41 	bl	80030d0 <SSD1306_Puts>
}
 800264e:	46c0      	nop			@ (mov r8, r8)
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	20000000 	.word	0x20000000
 8002658:	0800a7e4 	.word	0x0800a7e4

0800265c <draw_flux_capacitor>:

// Flux Capacitor Graphic
void draw_flux_capacitor(void) {
 800265c:	b590      	push	{r4, r7, lr}
 800265e:	b08d      	sub	sp, #52	@ 0x34
 8002660:	af02      	add	r7, sp, #8
    int cx = 64;
 8002662:	2340      	movs	r3, #64	@ 0x40
 8002664:	627b      	str	r3, [r7, #36]	@ 0x24
    int cy = 22;
 8002666:	2316      	movs	r3, #22
 8002668:	623b      	str	r3, [r7, #32]
    int radius = 5;
 800266a:	2305      	movs	r3, #5
 800266c:	61fb      	str	r3, [r7, #28]

    int topX = cx;
 800266e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002670:	61bb      	str	r3, [r7, #24]
    int topY = cy - 14;
 8002672:	6a3b      	ldr	r3, [r7, #32]
 8002674:	3b0e      	subs	r3, #14
 8002676:	617b      	str	r3, [r7, #20]

    int leftX = cx - 18;
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	3b12      	subs	r3, #18
 800267c:	613b      	str	r3, [r7, #16]
    int leftY = cy + 10;
 800267e:	6a3b      	ldr	r3, [r7, #32]
 8002680:	330a      	adds	r3, #10
 8002682:	60fb      	str	r3, [r7, #12]

    int rightX = cx + 18;
 8002684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002686:	3312      	adds	r3, #18
 8002688:	60bb      	str	r3, [r7, #8]
    int rightY = cy + 10;
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	330a      	adds	r3, #10
 800268e:	607b      	str	r3, [r7, #4]

    SSD1306_DrawCircle(topX, topY, radius, SSD1306_COLOR_WHITE);
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	b218      	sxth	r0, r3
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	b219      	sxth	r1, r3
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	b21a      	sxth	r2, r3
 800269c:	2301      	movs	r3, #1
 800269e:	f000 ffcf 	bl	8003640 <SSD1306_DrawCircle>
    SSD1306_DrawCircle(leftX, leftY, radius, SSD1306_COLOR_WHITE);
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	b218      	sxth	r0, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	b219      	sxth	r1, r3
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	b21a      	sxth	r2, r3
 80026ae:	2301      	movs	r3, #1
 80026b0:	f000 ffc6 	bl	8003640 <SSD1306_DrawCircle>
    SSD1306_DrawCircle(rightX, rightY, radius, SSD1306_COLOR_WHITE);
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	b218      	sxth	r0, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	b219      	sxth	r1, r3
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	b21a      	sxth	r2, r3
 80026c0:	2301      	movs	r3, #1
 80026c2:	f000 ffbd 	bl	8003640 <SSD1306_DrawCircle>

    SSD1306_DrawLine(topX, topY + radius, cx, cy, SSD1306_COLOR_WHITE);
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	b298      	uxth	r0, r3
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	18d3      	adds	r3, r2, r3
 80026d4:	b299      	uxth	r1, r3
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	b29a      	uxth	r2, r3
 80026da:	6a3b      	ldr	r3, [r7, #32]
 80026dc:	b29b      	uxth	r3, r3
 80026de:	2401      	movs	r4, #1
 80026e0:	9400      	str	r4, [sp, #0]
 80026e2:	f000 fd1b 	bl	800311c <SSD1306_DrawLine>
    SSD1306_DrawLine(leftX + radius, leftY - radius, cx, cy, SSD1306_COLOR_WHITE);
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	18d3      	adds	r3, r2, r3
 80026f0:	b298      	uxth	r0, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	b299      	uxth	r1, r3
 80026fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002700:	b29a      	uxth	r2, r3
 8002702:	6a3b      	ldr	r3, [r7, #32]
 8002704:	b29b      	uxth	r3, r3
 8002706:	2401      	movs	r4, #1
 8002708:	9400      	str	r4, [sp, #0]
 800270a:	f000 fd07 	bl	800311c <SSD1306_DrawLine>
    SSD1306_DrawLine(rightX - radius, rightY - radius, cx, cy, SSD1306_COLOR_WHITE);
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	b29a      	uxth	r2, r3
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	b29b      	uxth	r3, r3
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	b298      	uxth	r0, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	b29a      	uxth	r2, r3
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	b29b      	uxth	r3, r3
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	b299      	uxth	r1, r3
 8002726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002728:	b29a      	uxth	r2, r3
 800272a:	6a3b      	ldr	r3, [r7, #32]
 800272c:	b29b      	uxth	r3, r3
 800272e:	2401      	movs	r4, #1
 8002730:	9400      	str	r4, [sp, #0]
 8002732:	f000 fcf3 	bl	800311c <SSD1306_DrawLine>
}
 8002736:	46c0      	nop			@ (mov r8, r8)
 8002738:	46bd      	mov	sp, r7
 800273a:	b00b      	add	sp, #44	@ 0x2c
 800273c:	bd90      	pop	{r4, r7, pc}
	...

08002740 <draw_biffco_logo>:

void draw_biffco_logo(void) {
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af02      	add	r7, sp, #8

    // Outer thick rectangle (smaller height: 6  30)
    SSD1306_DrawRectangle(34, 6, 60, 30, SSD1306_COLOR_WHITE);
 8002746:	2301      	movs	r3, #1
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	231e      	movs	r3, #30
 800274c:	223c      	movs	r2, #60	@ 0x3c
 800274e:	2106      	movs	r1, #6
 8002750:	2022      	movs	r0, #34	@ 0x22
 8002752:	f000 fe72 	bl	800343a <SSD1306_DrawRectangle>
    SSD1306_DrawRectangle(36, 8, 56, 26, SSD1306_COLOR_WHITE);
 8002756:	2301      	movs	r3, #1
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	231a      	movs	r3, #26
 800275c:	2238      	movs	r2, #56	@ 0x38
 800275e:	2108      	movs	r1, #8
 8002760:	2024      	movs	r0, #36	@ 0x24
 8002762:	f000 fe6a 	bl	800343a <SSD1306_DrawRectangle>

    // Diagonal slash (adjusted to fit inside shorter box)
    SSD1306_DrawLine(34, 6, 94, 30, SSD1306_COLOR_WHITE);
 8002766:	2301      	movs	r3, #1
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	231e      	movs	r3, #30
 800276c:	225e      	movs	r2, #94	@ 0x5e
 800276e:	2106      	movs	r1, #6
 8002770:	2022      	movs	r0, #34	@ 0x22
 8002772:	f000 fcd3 	bl	800311c <SSD1306_DrawLine>
    SSD1306_DrawLine(36, 8, 92, 28, SSD1306_COLOR_WHITE);
 8002776:	2301      	movs	r3, #1
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	231c      	movs	r3, #28
 800277c:	225c      	movs	r2, #92	@ 0x5c
 800277e:	2108      	movs	r1, #8
 8002780:	2024      	movs	r0, #36	@ 0x24
 8002782:	f000 fccb 	bl	800311c <SSD1306_DrawLine>

    // Big center B (moved upward so it stays inside box)
    SSD1306_GotoXY(58, 12);
 8002786:	210c      	movs	r1, #12
 8002788:	203a      	movs	r0, #58	@ 0x3a
 800278a:	f000 fc07 	bl	8002f9c <SSD1306_GotoXY>
    SSD1306_Puts("B", &Font_11x18, SSD1306_COLOR_WHITE);
 800278e:	4904      	ldr	r1, [pc, #16]	@ (80027a0 <draw_biffco_logo+0x60>)
 8002790:	4b04      	ldr	r3, [pc, #16]	@ (80027a4 <draw_biffco_logo+0x64>)
 8002792:	2201      	movs	r2, #1
 8002794:	0018      	movs	r0, r3
 8002796:	f000 fc9b 	bl	80030d0 <SSD1306_Puts>
}
 800279a:	46c0      	nop			@ (mov r8, r8)
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	20000008 	.word	0x20000008
 80027a4:	0800a7e8 	.word	0x0800a7e8

080027a8 <display_logo>:

void display_logo(void) {
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
    SSD1306_Clear();
 80027ac:	f001 f880 	bl	80038b0 <SSD1306_Clear>

    // --- Draw correct logo based on sponsor ---
    if (sponsor_index == 0) {
 80027b0:	4b18      	ldr	r3, [pc, #96]	@ (8002814 <display_logo+0x6c>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d102      	bne.n	80027be <display_logo+0x16>
        draw_dmc_logo();
 80027b8:	f7ff ff2e 	bl	8002618 <draw_dmc_logo>
 80027bc:	e00c      	b.n	80027d8 <display_logo+0x30>
    }
    else if (sponsor_index == 1) {
 80027be:	4b15      	ldr	r3, [pc, #84]	@ (8002814 <display_logo+0x6c>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d102      	bne.n	80027cc <display_logo+0x24>
        draw_flux_capacitor();
 80027c6:	f7ff ff49 	bl	800265c <draw_flux_capacitor>
 80027ca:	e005      	b.n	80027d8 <display_logo+0x30>
    }
    else if (sponsor_index == 2) {
 80027cc:	4b11      	ldr	r3, [pc, #68]	@ (8002814 <display_logo+0x6c>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d101      	bne.n	80027d8 <display_logo+0x30>
        draw_biffco_logo();
 80027d4:	f7ff ffb4 	bl	8002740 <draw_biffco_logo>
    }

    SSD1306_GotoXY(10, 40);
 80027d8:	2128      	movs	r1, #40	@ 0x28
 80027da:	200a      	movs	r0, #10
 80027dc:	f000 fbde 	bl	8002f9c <SSD1306_GotoXY>
    SSD1306_Puts("Sponsored by:", &Font_7x10, SSD1306_COLOR_WHITE);
 80027e0:	490d      	ldr	r1, [pc, #52]	@ (8002818 <display_logo+0x70>)
 80027e2:	4b0e      	ldr	r3, [pc, #56]	@ (800281c <display_logo+0x74>)
 80027e4:	2201      	movs	r2, #1
 80027e6:	0018      	movs	r0, r3
 80027e8:	f000 fc72 	bl	80030d0 <SSD1306_Puts>

    // Sponsor name (bottom)
    SSD1306_GotoXY(10, 52);
 80027ec:	2134      	movs	r1, #52	@ 0x34
 80027ee:	200a      	movs	r0, #10
 80027f0:	f000 fbd4 	bl	8002f9c <SSD1306_GotoXY>
    SSD1306_Puts(sponsors[sponsor_index], &Font_7x10, SSD1306_COLOR_WHITE);
 80027f4:	4b07      	ldr	r3, [pc, #28]	@ (8002814 <display_logo+0x6c>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	001a      	movs	r2, r3
 80027fa:	4b09      	ldr	r3, [pc, #36]	@ (8002820 <display_logo+0x78>)
 80027fc:	0092      	lsls	r2, r2, #2
 80027fe:	58d3      	ldr	r3, [r2, r3]
 8002800:	4905      	ldr	r1, [pc, #20]	@ (8002818 <display_logo+0x70>)
 8002802:	2201      	movs	r2, #1
 8002804:	0018      	movs	r0, r3
 8002806:	f000 fc63 	bl	80030d0 <SSD1306_Puts>

    SSD1306_UpdateScreen();
 800280a:	f000 fafb 	bl	8002e04 <SSD1306_UpdateScreen>
}
 800280e:	46c0      	nop			@ (mov r8, r8)
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20000230 	.word	0x20000230
 8002818:	20000000 	.word	0x20000000
 800281c:	0800a7ec 	.word	0x0800a7ec
 8002820:	20000010 	.word	0x20000010

08002824 <display_lap_times>:


void display_lap_times(void) {
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 800282a:	f001 f841 	bl	80038b0 <SSD1306_Clear>
	char buf[32];

	// ---------- LAP 1 ----------
	snprintf(buf, sizeof(buf), "Lap1: 12.3 sec");     // <-- change here
 800282e:	4a33      	ldr	r2, [pc, #204]	@ (80028fc <display_lap_times+0xd8>)
 8002830:	003b      	movs	r3, r7
 8002832:	2120      	movs	r1, #32
 8002834:	0018      	movs	r0, r3
 8002836:	f007 facd 	bl	8009dd4 <sniprintf>
	SSD1306_GotoXY(5, 0);
 800283a:	2100      	movs	r1, #0
 800283c:	2005      	movs	r0, #5
 800283e:	f000 fbad 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 8002842:	492f      	ldr	r1, [pc, #188]	@ (8002900 <display_lap_times+0xdc>)
 8002844:	003b      	movs	r3, r7
 8002846:	2201      	movs	r2, #1
 8002848:	0018      	movs	r0, r3
 800284a:	f000 fc41 	bl	80030d0 <SSD1306_Puts>

	snprintf(buf, sizeof(buf), "Avg Speed:0.25m/s");  // <-- and here
 800284e:	4a2d      	ldr	r2, [pc, #180]	@ (8002904 <display_lap_times+0xe0>)
 8002850:	003b      	movs	r3, r7
 8002852:	2120      	movs	r1, #32
 8002854:	0018      	movs	r0, r3
 8002856:	f007 fabd 	bl	8009dd4 <sniprintf>
	SSD1306_GotoXY(5, 10);
 800285a:	210a      	movs	r1, #10
 800285c:	2005      	movs	r0, #5
 800285e:	f000 fb9d 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 8002862:	4927      	ldr	r1, [pc, #156]	@ (8002900 <display_lap_times+0xdc>)
 8002864:	003b      	movs	r3, r7
 8002866:	2201      	movs	r2, #1
 8002868:	0018      	movs	r0, r3
 800286a:	f000 fc31 	bl	80030d0 <SSD1306_Puts>

	// ---------- LAP 2 ----------
	snprintf(buf, sizeof(buf), "Lap2: 15.8 sec");     // <-- change here
 800286e:	4a26      	ldr	r2, [pc, #152]	@ (8002908 <display_lap_times+0xe4>)
 8002870:	003b      	movs	r3, r7
 8002872:	2120      	movs	r1, #32
 8002874:	0018      	movs	r0, r3
 8002876:	f007 faad 	bl	8009dd4 <sniprintf>
	SSD1306_GotoXY(5, 20);
 800287a:	2114      	movs	r1, #20
 800287c:	2005      	movs	r0, #5
 800287e:	f000 fb8d 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 8002882:	491f      	ldr	r1, [pc, #124]	@ (8002900 <display_lap_times+0xdc>)
 8002884:	003b      	movs	r3, r7
 8002886:	2201      	movs	r2, #1
 8002888:	0018      	movs	r0, r3
 800288a:	f000 fc21 	bl	80030d0 <SSD1306_Puts>

	snprintf(buf, sizeof(buf), "Avg Speed:0.30m/s");  // <-- and here
 800288e:	4a1f      	ldr	r2, [pc, #124]	@ (800290c <display_lap_times+0xe8>)
 8002890:	003b      	movs	r3, r7
 8002892:	2120      	movs	r1, #32
 8002894:	0018      	movs	r0, r3
 8002896:	f007 fa9d 	bl	8009dd4 <sniprintf>
	SSD1306_GotoXY(5, 30);
 800289a:	211e      	movs	r1, #30
 800289c:	2005      	movs	r0, #5
 800289e:	f000 fb7d 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 80028a2:	4917      	ldr	r1, [pc, #92]	@ (8002900 <display_lap_times+0xdc>)
 80028a4:	003b      	movs	r3, r7
 80028a6:	2201      	movs	r2, #1
 80028a8:	0018      	movs	r0, r3
 80028aa:	f000 fc11 	bl	80030d0 <SSD1306_Puts>

	// ---------- LAP 3 ----------
	snprintf(buf, sizeof(buf), "Lap3: 9.6 sec");      // <-- change here
 80028ae:	4a18      	ldr	r2, [pc, #96]	@ (8002910 <display_lap_times+0xec>)
 80028b0:	003b      	movs	r3, r7
 80028b2:	2120      	movs	r1, #32
 80028b4:	0018      	movs	r0, r3
 80028b6:	f007 fa8d 	bl	8009dd4 <sniprintf>
	SSD1306_GotoXY(5, 40);
 80028ba:	2128      	movs	r1, #40	@ 0x28
 80028bc:	2005      	movs	r0, #5
 80028be:	f000 fb6d 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 80028c2:	490f      	ldr	r1, [pc, #60]	@ (8002900 <display_lap_times+0xdc>)
 80028c4:	003b      	movs	r3, r7
 80028c6:	2201      	movs	r2, #1
 80028c8:	0018      	movs	r0, r3
 80028ca:	f000 fc01 	bl	80030d0 <SSD1306_Puts>

	snprintf(buf, sizeof(buf), "Avg Speed:0.40m/s");  // <-- and here
 80028ce:	4a11      	ldr	r2, [pc, #68]	@ (8002914 <display_lap_times+0xf0>)
 80028d0:	003b      	movs	r3, r7
 80028d2:	2120      	movs	r1, #32
 80028d4:	0018      	movs	r0, r3
 80028d6:	f007 fa7d 	bl	8009dd4 <sniprintf>
	SSD1306_GotoXY(5, 50);
 80028da:	2132      	movs	r1, #50	@ 0x32
 80028dc:	2005      	movs	r0, #5
 80028de:	f000 fb5d 	bl	8002f9c <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 80028e2:	4907      	ldr	r1, [pc, #28]	@ (8002900 <display_lap_times+0xdc>)
 80028e4:	003b      	movs	r3, r7
 80028e6:	2201      	movs	r2, #1
 80028e8:	0018      	movs	r0, r3
 80028ea:	f000 fbf1 	bl	80030d0 <SSD1306_Puts>

	SSD1306_UpdateScreen();
 80028ee:	f000 fa89 	bl	8002e04 <SSD1306_UpdateScreen>
}
 80028f2:	46c0      	nop			@ (mov r8, r8)
 80028f4:	46bd      	mov	sp, r7
 80028f6:	b008      	add	sp, #32
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	46c0      	nop			@ (mov r8, r8)
 80028fc:	0800a7fc 	.word	0x0800a7fc
 8002900:	20000000 	.word	0x20000000
 8002904:	0800a80c 	.word	0x0800a80c
 8002908:	0800a820 	.word	0x0800a820
 800290c:	0800a830 	.word	0x0800a830
 8002910:	0800a844 	.word	0x0800a844
 8002914:	0800a854 	.word	0x0800a854

08002918 <blink_logo_led>:

// Head light flashes
void blink_logo_led(uint8_t times) {
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	0002      	movs	r2, r0
 8002920:	1dfb      	adds	r3, r7, #7
 8002922:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < times; i++) {
 8002924:	230f      	movs	r3, #15
 8002926:	18fb      	adds	r3, r7, r3
 8002928:	2200      	movs	r2, #0
 800292a:	701a      	strb	r2, [r3, #0]
 800292c:	e019      	b.n	8002962 <blink_logo_led+0x4a>
		HAL_GPIO_WritePin(LOGO_LED_GPIO_PORT, LOGO_LED_PIN, GPIO_PIN_SET);
 800292e:	4b13      	ldr	r3, [pc, #76]	@ (800297c <blink_logo_led+0x64>)
 8002930:	2201      	movs	r2, #1
 8002932:	2140      	movs	r1, #64	@ 0x40
 8002934:	0018      	movs	r0, r3
 8002936:	f001 fd60 	bl	80043fa <HAL_GPIO_WritePin>
		osDelay(500); // LED ON  500 ms
 800293a:	23fa      	movs	r3, #250	@ 0xfa
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	0018      	movs	r0, r3
 8002940:	f005 f8f0 	bl	8007b24 <osDelay>

		HAL_GPIO_WritePin(LOGO_LED_GPIO_PORT, LOGO_LED_PIN, GPIO_PIN_RESET);
 8002944:	4b0d      	ldr	r3, [pc, #52]	@ (800297c <blink_logo_led+0x64>)
 8002946:	2200      	movs	r2, #0
 8002948:	2140      	movs	r1, #64	@ 0x40
 800294a:	0018      	movs	r0, r3
 800294c:	f001 fd55 	bl	80043fa <HAL_GPIO_WritePin>
		osDelay(250); // LED OFF 250 ms
 8002950:	20fa      	movs	r0, #250	@ 0xfa
 8002952:	f005 f8e7 	bl	8007b24 <osDelay>
	for (uint8_t i = 0; i < times; i++) {
 8002956:	210f      	movs	r1, #15
 8002958:	187b      	adds	r3, r7, r1
 800295a:	781a      	ldrb	r2, [r3, #0]
 800295c:	187b      	adds	r3, r7, r1
 800295e:	3201      	adds	r2, #1
 8002960:	701a      	strb	r2, [r3, #0]
 8002962:	230f      	movs	r3, #15
 8002964:	18fa      	adds	r2, r7, r3
 8002966:	1dfb      	adds	r3, r7, #7
 8002968:	7812      	ldrb	r2, [r2, #0]
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	429a      	cmp	r2, r3
 800296e:	d3de      	bcc.n	800292e <blink_logo_led+0x16>
	}
}
 8002970:	46c0      	nop			@ (mov r8, r8)
 8002972:	46c0      	nop			@ (mov r8, r8)
 8002974:	46bd      	mov	sp, r7
 8002976:	b004      	add	sp, #16
 8002978:	bd80      	pop	{r7, pc}
 800297a:	46c0      	nop			@ (mov r8, r8)
 800297c:	48000400 	.word	0x48000400

08002980 <poll_buttons>:

void poll_buttons(void) {
 8002980:	b590      	push	{r4, r7, lr}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
	static uint8_t btn1_prev = 0;
	static uint8_t btn2_prev = 0;
	static uint8_t btn3_prev = 0;
	static uint8_t btn4_prev = 0;
	uint32_t t = HAL_GetTick();
 8002986:	f001 faeb 	bl	8003f60 <HAL_GetTick>
 800298a:	0003      	movs	r3, r0
 800298c:	607b      	str	r3, [r7, #4]

	uint8_t btn1_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 800298e:	1cfc      	adds	r4, r7, #3
 8002990:	2390      	movs	r3, #144	@ 0x90
 8002992:	05db      	lsls	r3, r3, #23
 8002994:	2101      	movs	r1, #1
 8002996:	0018      	movs	r0, r3
 8002998:	f001 fd12 	bl	80043c0 <HAL_GPIO_ReadPin>
 800299c:	0003      	movs	r3, r0
 800299e:	7023      	strb	r3, [r4, #0]
	uint8_t btn2_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 80029a0:	1cbc      	adds	r4, r7, #2
 80029a2:	2390      	movs	r3, #144	@ 0x90
 80029a4:	05db      	lsls	r3, r3, #23
 80029a6:	2102      	movs	r1, #2
 80029a8:	0018      	movs	r0, r3
 80029aa:	f001 fd09 	bl	80043c0 <HAL_GPIO_ReadPin>
 80029ae:	0003      	movs	r3, r0
 80029b0:	7023      	strb	r3, [r4, #0]
	uint8_t btn3_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 80029b2:	1c7c      	adds	r4, r7, #1
 80029b4:	2390      	movs	r3, #144	@ 0x90
 80029b6:	05db      	lsls	r3, r3, #23
 80029b8:	2110      	movs	r1, #16
 80029ba:	0018      	movs	r0, r3
 80029bc:	f001 fd00 	bl	80043c0 <HAL_GPIO_ReadPin>
 80029c0:	0003      	movs	r3, r0
 80029c2:	7023      	strb	r3, [r4, #0]
	uint8_t btn4_now = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 80029c4:	003c      	movs	r4, r7
 80029c6:	4b40      	ldr	r3, [pc, #256]	@ (8002ac8 <poll_buttons+0x148>)
 80029c8:	2101      	movs	r1, #1
 80029ca:	0018      	movs	r0, r3
 80029cc:	f001 fcf8 	bl	80043c0 <HAL_GPIO_ReadPin>
 80029d0:	0003      	movs	r3, r0
 80029d2:	7023      	strb	r3, [r4, #0]

	// Button 1: Display company logo
	if (btn1_now == GPIO_PIN_SET && btn1_prev == 0
 80029d4:	1cfb      	adds	r3, r7, #3
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d11c      	bne.n	8002a16 <poll_buttons+0x96>
 80029dc:	4b3b      	ldr	r3, [pc, #236]	@ (8002acc <poll_buttons+0x14c>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d118      	bne.n	8002a16 <poll_buttons+0x96>
	    && (t - btn1_last > DEBOUNCE_MS)) {
 80029e4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ad0 <poll_buttons+0x150>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2bc8      	cmp	r3, #200	@ 0xc8
 80029ee:	d912      	bls.n	8002a16 <poll_buttons+0x96>

	    // move to next sponsor
	    sponsor_index = (sponsor_index + 1) % 3;
 80029f0:	4b38      	ldr	r3, [pc, #224]	@ (8002ad4 <poll_buttons+0x154>)
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	3301      	adds	r3, #1
 80029f6:	2103      	movs	r1, #3
 80029f8:	0018      	movs	r0, r3
 80029fa:	f7fd fcff 	bl	80003fc <__aeabi_idivmod>
 80029fe:	000b      	movs	r3, r1
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	4b34      	ldr	r3, [pc, #208]	@ (8002ad4 <poll_buttons+0x154>)
 8002a04:	701a      	strb	r2, [r3, #0]

	    // redraw logo with new sponsor
	    display_logo();
 8002a06:	f7ff fecf 	bl	80027a8 <display_logo>

	    blink_logo_led(2);  // shorter blink for sponsor switch
 8002a0a:	2002      	movs	r0, #2
 8002a0c:	f7ff ff84 	bl	8002918 <blink_logo_led>
	    btn1_last = t;
 8002a10:	4b2f      	ldr	r3, [pc, #188]	@ (8002ad0 <poll_buttons+0x150>)
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	601a      	str	r2, [r3, #0]
	}

	btn1_prev = btn1_now;
 8002a16:	4b2d      	ldr	r3, [pc, #180]	@ (8002acc <poll_buttons+0x14c>)
 8002a18:	1cfa      	adds	r2, r7, #3
 8002a1a:	7812      	ldrb	r2, [r2, #0]
 8002a1c:	701a      	strb	r2, [r3, #0]

	// Button 2: Display lap times
	if (btn2_now == GPIO_PIN_SET && btn2_prev == 0
 8002a1e:	1cbb      	adds	r3, r7, #2
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d10e      	bne.n	8002a44 <poll_buttons+0xc4>
 8002a26:	4b2c      	ldr	r3, [pc, #176]	@ (8002ad8 <poll_buttons+0x158>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10a      	bne.n	8002a44 <poll_buttons+0xc4>
			&& (t - btn2_last > DEBOUNCE_MS)) {
 8002a2e:	4b2b      	ldr	r3, [pc, #172]	@ (8002adc <poll_buttons+0x15c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2bc8      	cmp	r3, #200	@ 0xc8
 8002a38:	d904      	bls.n	8002a44 <poll_buttons+0xc4>
		display_lap_times();
 8002a3a:	f7ff fef3 	bl	8002824 <display_lap_times>
		btn2_last = t;
 8002a3e:	4b27      	ldr	r3, [pc, #156]	@ (8002adc <poll_buttons+0x15c>)
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	601a      	str	r2, [r3, #0]

	}
	btn2_prev = btn2_now;
 8002a44:	4b24      	ldr	r3, [pc, #144]	@ (8002ad8 <poll_buttons+0x158>)
 8002a46:	1cba      	adds	r2, r7, #2
 8002a48:	7812      	ldrb	r2, [r2, #0]
 8002a4a:	701a      	strb	r2, [r3, #0]

	// Button 3: Display logo and move forward
	if (btn3_now == GPIO_PIN_SET && btn3_prev == 0
 8002a4c:	1c7b      	adds	r3, r7, #1
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d119      	bne.n	8002a88 <poll_buttons+0x108>
 8002a54:	4b22      	ldr	r3, [pc, #136]	@ (8002ae0 <poll_buttons+0x160>)
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d115      	bne.n	8002a88 <poll_buttons+0x108>
			&& (t - btn3_last > DEBOUNCE_MS)) {
 8002a5c:	4b21      	ldr	r3, [pc, #132]	@ (8002ae4 <poll_buttons+0x164>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	2bc8      	cmp	r3, #200	@ 0xc8
 8002a66:	d90f      	bls.n	8002a88 <poll_buttons+0x108>
		if (moving_forward)
 8002a68:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae8 <poll_buttons+0x168>)
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d003      	beq.n	8002a78 <poll_buttons+0xf8>
		{
			moving_forward = 0;
 8002a70:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae8 <poll_buttons+0x168>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	701a      	strb	r2, [r3, #0]
 8002a76:	e002      	b.n	8002a7e <poll_buttons+0xfe>
		} else {
			moving_forward = 1;
 8002a78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae8 <poll_buttons+0x168>)
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	701a      	strb	r2, [r3, #0]
		}
//		moving_forward = moving_forward==1 ? 0 : 1;

		display_logo();
 8002a7e:	f7ff fe93 	bl	80027a8 <display_logo>

		btn3_last = t;
 8002a82:	4b18      	ldr	r3, [pc, #96]	@ (8002ae4 <poll_buttons+0x164>)
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	601a      	str	r2, [r3, #0]
	}
	btn3_prev = btn3_now;
 8002a88:	4b15      	ldr	r3, [pc, #84]	@ (8002ae0 <poll_buttons+0x160>)
 8002a8a:	1c7a      	adds	r2, r7, #1
 8002a8c:	7812      	ldrb	r2, [r2, #0]
 8002a8e:	701a      	strb	r2, [r3, #0]

	// Button 4: Return to main menu
	if (btn4_now == GPIO_PIN_SET && btn4_prev == 0
 8002a90:	003b      	movs	r3, r7
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d10e      	bne.n	8002ab6 <poll_buttons+0x136>
 8002a98:	4b14      	ldr	r3, [pc, #80]	@ (8002aec <poll_buttons+0x16c>)
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d10a      	bne.n	8002ab6 <poll_buttons+0x136>
			&& (t - btn4_last > DEBOUNCE_MS)) {
 8002aa0:	4b13      	ldr	r3, [pc, #76]	@ (8002af0 <poll_buttons+0x170>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2bc8      	cmp	r3, #200	@ 0xc8
 8002aaa:	d904      	bls.n	8002ab6 <poll_buttons+0x136>
		display_menu();   // redraw the selection screen
 8002aac:	f7ff fd78 	bl	80025a0 <display_menu>
		btn4_last = t;
 8002ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8002af0 <poll_buttons+0x170>)
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	601a      	str	r2, [r3, #0]
	}
	btn4_prev = btn4_now;
 8002ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8002aec <poll_buttons+0x16c>)
 8002ab8:	003a      	movs	r2, r7
 8002aba:	7812      	ldrb	r2, [r2, #0]
 8002abc:	701a      	strb	r2, [r3, #0]
}
 8002abe:	46c0      	nop			@ (mov r8, r8)
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	b003      	add	sp, #12
 8002ac4:	bd90      	pop	{r4, r7, pc}
 8002ac6:	46c0      	nop			@ (mov r8, r8)
 8002ac8:	48000400 	.word	0x48000400
 8002acc:	20000246 	.word	0x20000246
 8002ad0:	20000220 	.word	0x20000220
 8002ad4:	20000230 	.word	0x20000230
 8002ad8:	20000247 	.word	0x20000247
 8002adc:	20000224 	.word	0x20000224
 8002ae0:	20000248 	.word	0x20000248
 8002ae4:	20000228 	.word	0x20000228
 8002ae8:	2000021c 	.word	0x2000021c
 8002aec:	20000249 	.word	0x20000249
 8002af0:	2000022c 	.word	0x2000022c

08002af4 <lineFollowingTask>:
 * @brief  Function implementing the lineFollowing thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_lineFollowingTask */
void lineFollowingTask(void *argument) {
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		line_following_loop(&htim3);
 8002afc:	4b04      	ldr	r3, [pc, #16]	@ (8002b10 <lineFollowingTask+0x1c>)
 8002afe:	0018      	movs	r0, r3
 8002b00:	f7ff f886 	bl	8001c10 <line_following_loop>
		osDelay(10);
 8002b04:	200a      	movs	r0, #10
 8002b06:	f005 f80d 	bl	8007b24 <osDelay>
		line_following_loop(&htim3);
 8002b0a:	46c0      	nop			@ (mov r8, r8)
 8002b0c:	e7f6      	b.n	8002afc <lineFollowingTask+0x8>
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	20000144 	.word	0x20000144

08002b14 <buttonPollTask>:
 * @brief Function implementing the buttonPoll thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_buttonPollTask */
void buttonPollTask(void *argument) {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN buttonPollTask */
	/* Infinite loop */
	for (;;) {
		poll_buttons();
 8002b1c:	f7ff ff30 	bl	8002980 <poll_buttons>
		osDelay(50);
 8002b20:	2032      	movs	r0, #50	@ 0x32
 8002b22:	f004 ffff 	bl	8007b24 <osDelay>
		poll_buttons();
 8002b26:	46c0      	nop			@ (mov r8, r8)
 8002b28:	e7f8      	b.n	8002b1c <buttonPollTask+0x8>
	...

08002b2c <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a04      	ldr	r2, [pc, #16]	@ (8002b4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d101      	bne.n	8002b42 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8002b3e:	f001 f9fd 	bl	8003f3c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8002b42:	46c0      	nop			@ (mov r8, r8)
 8002b44:	46bd      	mov	sp, r7
 8002b46:	b002      	add	sp, #8
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	46c0      	nop			@ (mov r8, r8)
 8002b4c:	40001000 	.word	0x40001000

08002b50 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b54:	b672      	cpsid	i
}
 8002b56:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002b58:	46c0      	nop			@ (mov r8, r8)
 8002b5a:	e7fd      	b.n	8002b58 <Error_Handler+0x8>

08002b5c <move_forwards>:
 */

#include "motor_control.h"
#include "ssd1306.h"

void move_forwards(TIM_HandleTypeDef *htim) {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, FORWARDS_LEFT_MOTOR_SPEED); // Left
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	22c8      	movs	r2, #200	@ 0xc8
 8002b6a:	0052      	lsls	r2, r2, #1
 8002b6c:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, FORWARDS_RIGHT_MOTOR_SPEED); // Right
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	22c8      	movs	r2, #200	@ 0xc8
 8002b74:	0052      	lsls	r2, r2, #1
 8002b76:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); // Left DIR = forward
 8002b78:	2390      	movs	r3, #144	@ 0x90
 8002b7a:	05db      	lsls	r3, r3, #23
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	2140      	movs	r1, #64	@ 0x40
 8002b80:	0018      	movs	r0, r3
 8002b82:	f001 fc3a 	bl	80043fa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Right DIR = forward
 8002b86:	2390      	movs	r3, #144	@ 0x90
 8002b88:	05db      	lsls	r3, r3, #23
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	2180      	movs	r1, #128	@ 0x80
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f001 fc33 	bl	80043fa <HAL_GPIO_WritePin>
}
 8002b94:	46c0      	nop			@ (mov r8, r8)
 8002b96:	46bd      	mov	sp, r7
 8002b98:	b002      	add	sp, #8
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <veer_left>:

void veer_left(TIM_HandleTypeDef *htim, uint16_t veer_amount) {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	000a      	movs	r2, r1
 8002ba6:	1cbb      	adds	r3, r7, #2
 8002ba8:	801a      	strh	r2, [r3, #0]
	if (veer_amount == FORWARDS_LEFT_MOTOR_SPEED) {
 8002baa:	1cbb      	adds	r3, r7, #2
 8002bac:	881a      	ldrh	r2, [r3, #0]
 8002bae:	23c8      	movs	r3, #200	@ 0xc8
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d103      	bne.n	8002bbe <veer_left+0x22>
		veer_amount = FORWARDS_LEFT_MOTOR_SPEED;
 8002bb6:	1cbb      	adds	r3, r7, #2
 8002bb8:	22c8      	movs	r2, #200	@ 0xc8
 8002bba:	0052      	lsls	r2, r2, #1
 8002bbc:	801a      	strh	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, FORWARDS_LEFT_MOTOR_SPEED - veer_amount); // Left motor (slow)
 8002bbe:	1cbb      	adds	r3, r7, #2
 8002bc0:	881b      	ldrh	r3, [r3, #0]
 8002bc2:	22c8      	movs	r2, #200	@ 0xc8
 8002bc4:	0052      	lsls	r2, r2, #1
 8002bc6:	1ad2      	subs	r2, r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, FORWARDS_RIGHT_MOTOR_SPEED); // Right motor (fast)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	22c8      	movs	r2, #200	@ 0xc8
 8002bd4:	0052      	lsls	r2, r2, #1
 8002bd6:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); // Left DIR = forward
 8002bd8:	2390      	movs	r3, #144	@ 0x90
 8002bda:	05db      	lsls	r3, r3, #23
 8002bdc:	2200      	movs	r2, #0
 8002bde:	2140      	movs	r1, #64	@ 0x40
 8002be0:	0018      	movs	r0, r3
 8002be2:	f001 fc0a 	bl	80043fa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Right DIR = forward
 8002be6:	2390      	movs	r3, #144	@ 0x90
 8002be8:	05db      	lsls	r3, r3, #23
 8002bea:	2200      	movs	r2, #0
 8002bec:	2180      	movs	r1, #128	@ 0x80
 8002bee:	0018      	movs	r0, r3
 8002bf0:	f001 fc03 	bl	80043fa <HAL_GPIO_WritePin>
}
 8002bf4:	46c0      	nop			@ (mov r8, r8)
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	b002      	add	sp, #8
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <veer_right>:

void veer_right(TIM_HandleTypeDef *htim, uint16_t veer_amount) {
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	000a      	movs	r2, r1
 8002c06:	1cbb      	adds	r3, r7, #2
 8002c08:	801a      	strh	r2, [r3, #0]
	if (veer_amount == FORWARDS_RIGHT_MOTOR_SPEED) {
 8002c0a:	1cbb      	adds	r3, r7, #2
 8002c0c:	881a      	ldrh	r2, [r3, #0]
 8002c0e:	23c8      	movs	r3, #200	@ 0xc8
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d103      	bne.n	8002c1e <veer_right+0x22>
			veer_amount = FORWARDS_RIGHT_MOTOR_SPEED;
 8002c16:	1cbb      	adds	r3, r7, #2
 8002c18:	22c8      	movs	r2, #200	@ 0xc8
 8002c1a:	0052      	lsls	r2, r2, #1
 8002c1c:	801a      	strh	r2, [r3, #0]
		}
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, FORWARDS_LEFT_MOTOR_SPEED); // Left motor (fast)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	22c8      	movs	r2, #200	@ 0xc8
 8002c24:	0052      	lsls	r2, r2, #1
 8002c26:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, FORWARDS_RIGHT_MOTOR_SPEED - veer_amount); // Right motor (slow)
 8002c28:	1cbb      	adds	r3, r7, #2
 8002c2a:	881b      	ldrh	r3, [r3, #0]
 8002c2c:	22c8      	movs	r2, #200	@ 0xc8
 8002c2e:	0052      	lsls	r2, r2, #1
 8002c30:	1ad2      	subs	r2, r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); // Left DIR = forward
 8002c38:	2390      	movs	r3, #144	@ 0x90
 8002c3a:	05db      	lsls	r3, r3, #23
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	2140      	movs	r1, #64	@ 0x40
 8002c40:	0018      	movs	r0, r3
 8002c42:	f001 fbda 	bl	80043fa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Right DIR = forward
 8002c46:	2390      	movs	r3, #144	@ 0x90
 8002c48:	05db      	lsls	r3, r3, #23
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2180      	movs	r1, #128	@ 0x80
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f001 fbd3 	bl	80043fa <HAL_GPIO_WritePin>
}
 8002c54:	46c0      	nop			@ (mov r8, r8)
 8002c56:	46bd      	mov	sp, r7
 8002c58:	b002      	add	sp, #8
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <stop_motors>:

void stop_motors(TIM_HandleTypeDef *htim) {
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2200      	movs	r2, #0
 8002c72:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002c74:	46c0      	nop			@ (mov r8, r8)
 8002c76:	46bd      	mov	sp, r7
 8002c78:	b002      	add	sp, #8
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8002c82:	f000 fe1f 	bl	80038c4 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002c86:	4b5b      	ldr	r3, [pc, #364]	@ (8002df4 <SSD1306_Init+0x178>)
 8002c88:	485b      	ldr	r0, [pc, #364]	@ (8002df8 <SSD1306_Init+0x17c>)
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	2178      	movs	r1, #120	@ 0x78
 8002c8e:	f001 fda1 	bl	80047d4 <HAL_I2C_IsDeviceReady>
 8002c92:	1e03      	subs	r3, r0, #0
 8002c94:	d001      	beq.n	8002c9a <SSD1306_Init+0x1e>
		/* Return false */
		return 0;
 8002c96:	2300      	movs	r3, #0
 8002c98:	e0a8      	b.n	8002dec <SSD1306_Init+0x170>
	}

	/* A little delay */
	uint32_t p = 2500;
 8002c9a:	4b58      	ldr	r3, [pc, #352]	@ (8002dfc <SSD1306_Init+0x180>)
 8002c9c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002c9e:	e002      	b.n	8002ca6 <SSD1306_Init+0x2a>
		p--;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1f9      	bne.n	8002ca0 <SSD1306_Init+0x24>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8002cac:	22ae      	movs	r2, #174	@ 0xae
 8002cae:	2100      	movs	r1, #0
 8002cb0:	2078      	movs	r0, #120	@ 0x78
 8002cb2:	f000 fe87 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	2100      	movs	r1, #0
 8002cba:	2078      	movs	r0, #120	@ 0x78
 8002cbc:	f000 fe82 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002cc0:	2210      	movs	r2, #16
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	2078      	movs	r0, #120	@ 0x78
 8002cc6:	f000 fe7d 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002cca:	22b0      	movs	r2, #176	@ 0xb0
 8002ccc:	2100      	movs	r1, #0
 8002cce:	2078      	movs	r0, #120	@ 0x78
 8002cd0:	f000 fe78 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002cd4:	22c8      	movs	r2, #200	@ 0xc8
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	2078      	movs	r0, #120	@ 0x78
 8002cda:	f000 fe73 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002cde:	2200      	movs	r2, #0
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	2078      	movs	r0, #120	@ 0x78
 8002ce4:	f000 fe6e 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002ce8:	2210      	movs	r2, #16
 8002cea:	2100      	movs	r1, #0
 8002cec:	2078      	movs	r0, #120	@ 0x78
 8002cee:	f000 fe69 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002cf2:	2240      	movs	r2, #64	@ 0x40
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	2078      	movs	r0, #120	@ 0x78
 8002cf8:	f000 fe64 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8002cfc:	2281      	movs	r2, #129	@ 0x81
 8002cfe:	2100      	movs	r1, #0
 8002d00:	2078      	movs	r0, #120	@ 0x78
 8002d02:	f000 fe5f 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002d06:	22ff      	movs	r2, #255	@ 0xff
 8002d08:	2100      	movs	r1, #0
 8002d0a:	2078      	movs	r0, #120	@ 0x78
 8002d0c:	f000 fe5a 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8002d10:	22a1      	movs	r2, #161	@ 0xa1
 8002d12:	2100      	movs	r1, #0
 8002d14:	2078      	movs	r0, #120	@ 0x78
 8002d16:	f000 fe55 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002d1a:	22a6      	movs	r2, #166	@ 0xa6
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	2078      	movs	r0, #120	@ 0x78
 8002d20:	f000 fe50 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002d24:	22a8      	movs	r2, #168	@ 0xa8
 8002d26:	2100      	movs	r1, #0
 8002d28:	2078      	movs	r0, #120	@ 0x78
 8002d2a:	f000 fe4b 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002d2e:	223f      	movs	r2, #63	@ 0x3f
 8002d30:	2100      	movs	r1, #0
 8002d32:	2078      	movs	r0, #120	@ 0x78
 8002d34:	f000 fe46 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002d38:	22a4      	movs	r2, #164	@ 0xa4
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	2078      	movs	r0, #120	@ 0x78
 8002d3e:	f000 fe41 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002d42:	22d3      	movs	r2, #211	@ 0xd3
 8002d44:	2100      	movs	r1, #0
 8002d46:	2078      	movs	r0, #120	@ 0x78
 8002d48:	f000 fe3c 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2100      	movs	r1, #0
 8002d50:	2078      	movs	r0, #120	@ 0x78
 8002d52:	f000 fe37 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002d56:	22d5      	movs	r2, #213	@ 0xd5
 8002d58:	2100      	movs	r1, #0
 8002d5a:	2078      	movs	r0, #120	@ 0x78
 8002d5c:	f000 fe32 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8002d60:	22f0      	movs	r2, #240	@ 0xf0
 8002d62:	2100      	movs	r1, #0
 8002d64:	2078      	movs	r0, #120	@ 0x78
 8002d66:	f000 fe2d 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8002d6a:	22d9      	movs	r2, #217	@ 0xd9
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	2078      	movs	r0, #120	@ 0x78
 8002d70:	f000 fe28 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002d74:	2222      	movs	r2, #34	@ 0x22
 8002d76:	2100      	movs	r1, #0
 8002d78:	2078      	movs	r0, #120	@ 0x78
 8002d7a:	f000 fe23 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002d7e:	22da      	movs	r2, #218	@ 0xda
 8002d80:	2100      	movs	r1, #0
 8002d82:	2078      	movs	r0, #120	@ 0x78
 8002d84:	f000 fe1e 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002d88:	2212      	movs	r2, #18
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	2078      	movs	r0, #120	@ 0x78
 8002d8e:	f000 fe19 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002d92:	22db      	movs	r2, #219	@ 0xdb
 8002d94:	2100      	movs	r1, #0
 8002d96:	2078      	movs	r0, #120	@ 0x78
 8002d98:	f000 fe14 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8002d9c:	2220      	movs	r2, #32
 8002d9e:	2100      	movs	r1, #0
 8002da0:	2078      	movs	r0, #120	@ 0x78
 8002da2:	f000 fe0f 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002da6:	228d      	movs	r2, #141	@ 0x8d
 8002da8:	2100      	movs	r1, #0
 8002daa:	2078      	movs	r0, #120	@ 0x78
 8002dac:	f000 fe0a 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8002db0:	2214      	movs	r2, #20
 8002db2:	2100      	movs	r1, #0
 8002db4:	2078      	movs	r0, #120	@ 0x78
 8002db6:	f000 fe05 	bl	80039c4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002dba:	22af      	movs	r2, #175	@ 0xaf
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	2078      	movs	r0, #120	@ 0x78
 8002dc0:	f000 fe00 	bl	80039c4 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002dc4:	222e      	movs	r2, #46	@ 0x2e
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	2078      	movs	r0, #120	@ 0x78
 8002dca:	f000 fdfb 	bl	80039c4 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002dce:	2000      	movs	r0, #0
 8002dd0:	f000 f850 	bl	8002e74 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8002dd4:	f000 f816 	bl	8002e04 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8002dd8:	4b09      	ldr	r3, [pc, #36]	@ (8002e00 <SSD1306_Init+0x184>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002dde:	4b08      	ldr	r3, [pc, #32]	@ (8002e00 <SSD1306_Init+0x184>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8002de4:	4b06      	ldr	r3, [pc, #24]	@ (8002e00 <SSD1306_Init+0x184>)
 8002de6:	2201      	movs	r2, #1
 8002de8:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8002dea:	2301      	movs	r3, #1
}
 8002dec:	0018      	movs	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	b002      	add	sp, #8
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	00004e20 	.word	0x00004e20
 8002df8:	200000a8 	.word	0x200000a8
 8002dfc:	000009c4 	.word	0x000009c4
 8002e00:	2000065c 	.word	0x2000065c

08002e04 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8002e0a:	1dfb      	adds	r3, r7, #7
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	701a      	strb	r2, [r3, #0]
 8002e10:	e025      	b.n	8002e5e <SSD1306_UpdateScreen+0x5a>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002e12:	1dfb      	adds	r3, r7, #7
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	3b50      	subs	r3, #80	@ 0x50
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	001a      	movs	r2, r3
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	2078      	movs	r0, #120	@ 0x78
 8002e20:	f000 fdd0 	bl	80039c4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002e24:	2200      	movs	r2, #0
 8002e26:	2100      	movs	r1, #0
 8002e28:	2078      	movs	r0, #120	@ 0x78
 8002e2a:	f000 fdcb 	bl	80039c4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002e2e:	2210      	movs	r2, #16
 8002e30:	2100      	movs	r1, #0
 8002e32:	2078      	movs	r0, #120	@ 0x78
 8002e34:	f000 fdc6 	bl	80039c4 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002e38:	1dfb      	adds	r3, r7, #7
 8002e3a:	781a      	ldrb	r2, [r3, #0]
 8002e3c:	0013      	movs	r3, r2
 8002e3e:	019b      	lsls	r3, r3, #6
 8002e40:	189b      	adds	r3, r3, r2
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	001a      	movs	r2, r3
 8002e46:	4b0a      	ldr	r3, [pc, #40]	@ (8002e70 <SSD1306_UpdateScreen+0x6c>)
 8002e48:	18d2      	adds	r2, r2, r3
 8002e4a:	2382      	movs	r3, #130	@ 0x82
 8002e4c:	2140      	movs	r1, #64	@ 0x40
 8002e4e:	2078      	movs	r0, #120	@ 0x78
 8002e50:	f000 fd4c 	bl	80038ec <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8002e54:	1dfb      	adds	r3, r7, #7
 8002e56:	781a      	ldrb	r2, [r3, #0]
 8002e58:	1dfb      	adds	r3, r7, #7
 8002e5a:	3201      	adds	r2, #1
 8002e5c:	701a      	strb	r2, [r3, #0]
 8002e5e:	1dfb      	adds	r3, r7, #7
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b07      	cmp	r3, #7
 8002e64:	d9d5      	bls.n	8002e12 <SSD1306_UpdateScreen+0xe>
	}
}
 8002e66:	46c0      	nop			@ (mov r8, r8)
 8002e68:	46c0      	nop			@ (mov r8, r8)
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	b002      	add	sp, #8
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	2000024c 	.word	0x2000024c

08002e74 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	0002      	movs	r2, r0
 8002e7c:	1dfb      	adds	r3, r7, #7
 8002e7e:	701a      	strb	r2, [r3, #0]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002e80:	1dfb      	adds	r3, r7, #7
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <SSD1306_Fill+0x18>
 8002e88:	2300      	movs	r3, #0
 8002e8a:	e000      	b.n	8002e8e <SSD1306_Fill+0x1a>
 8002e8c:	23ff      	movs	r3, #255	@ 0xff
 8002e8e:	2282      	movs	r2, #130	@ 0x82
 8002e90:	00d2      	lsls	r2, r2, #3
 8002e92:	4804      	ldr	r0, [pc, #16]	@ (8002ea4 <SSD1306_Fill+0x30>)
 8002e94:	0019      	movs	r1, r3
 8002e96:	f006 ffd3 	bl	8009e40 <memset>
}
 8002e9a:	46c0      	nop			@ (mov r8, r8)
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	b002      	add	sp, #8
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	46c0      	nop			@ (mov r8, r8)
 8002ea4:	2000024c 	.word	0x2000024c

08002ea8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8002ea8:	b590      	push	{r4, r7, lr}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	0004      	movs	r4, r0
 8002eb0:	0008      	movs	r0, r1
 8002eb2:	0011      	movs	r1, r2
 8002eb4:	1dbb      	adds	r3, r7, #6
 8002eb6:	1c22      	adds	r2, r4, #0
 8002eb8:	801a      	strh	r2, [r3, #0]
 8002eba:	1d3b      	adds	r3, r7, #4
 8002ebc:	1c02      	adds	r2, r0, #0
 8002ebe:	801a      	strh	r2, [r3, #0]
 8002ec0:	1cfb      	adds	r3, r7, #3
 8002ec2:	1c0a      	adds	r2, r1, #0
 8002ec4:	701a      	strb	r2, [r3, #0]
	if (
 8002ec6:	1dbb      	adds	r3, r7, #6
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	2b81      	cmp	r3, #129	@ 0x81
 8002ecc:	d85e      	bhi.n	8002f8c <SSD1306_DrawPixel+0xe4>
		x >= SSD1306_WIDTH ||
 8002ece:	1d3b      	adds	r3, r7, #4
 8002ed0:	881b      	ldrh	r3, [r3, #0]
 8002ed2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ed4:	d85a      	bhi.n	8002f8c <SSD1306_DrawPixel+0xe4>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8002ed6:	4b2f      	ldr	r3, [pc, #188]	@ (8002f94 <SSD1306_DrawPixel+0xec>)
 8002ed8:	791b      	ldrb	r3, [r3, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d006      	beq.n	8002eec <SSD1306_DrawPixel+0x44>
		color = (SSD1306_COLOR_t)!color;
 8002ede:	1cfb      	adds	r3, r7, #3
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	425a      	negs	r2, r3
 8002ee4:	4153      	adcs	r3, r2
 8002ee6:	b2da      	uxtb	r2, r3
 8002ee8:	1cfb      	adds	r3, r7, #3
 8002eea:	701a      	strb	r2, [r3, #0]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8002eec:	1cfb      	adds	r3, r7, #3
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d124      	bne.n	8002f3e <SSD1306_DrawPixel+0x96>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002ef4:	1dbb      	adds	r3, r7, #6
 8002ef6:	881a      	ldrh	r2, [r3, #0]
 8002ef8:	1d3b      	adds	r3, r7, #4
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	08db      	lsrs	r3, r3, #3
 8002efe:	b298      	uxth	r0, r3
 8002f00:	0001      	movs	r1, r0
 8002f02:	000b      	movs	r3, r1
 8002f04:	019b      	lsls	r3, r3, #6
 8002f06:	185b      	adds	r3, r3, r1
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	18d3      	adds	r3, r2, r3
 8002f0c:	4a22      	ldr	r2, [pc, #136]	@ (8002f98 <SSD1306_DrawPixel+0xf0>)
 8002f0e:	5cd3      	ldrb	r3, [r2, r3]
 8002f10:	b25a      	sxtb	r2, r3
 8002f12:	1d3b      	adds	r3, r7, #4
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	2107      	movs	r1, #7
 8002f18:	400b      	ands	r3, r1
 8002f1a:	2101      	movs	r1, #1
 8002f1c:	4099      	lsls	r1, r3
 8002f1e:	000b      	movs	r3, r1
 8002f20:	b25b      	sxtb	r3, r3
 8002f22:	4313      	orrs	r3, r2
 8002f24:	b25c      	sxtb	r4, r3
 8002f26:	1dbb      	adds	r3, r7, #6
 8002f28:	881a      	ldrh	r2, [r3, #0]
 8002f2a:	0001      	movs	r1, r0
 8002f2c:	000b      	movs	r3, r1
 8002f2e:	019b      	lsls	r3, r3, #6
 8002f30:	185b      	adds	r3, r3, r1
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	18d3      	adds	r3, r2, r3
 8002f36:	b2e1      	uxtb	r1, r4
 8002f38:	4a17      	ldr	r2, [pc, #92]	@ (8002f98 <SSD1306_DrawPixel+0xf0>)
 8002f3a:	54d1      	strb	r1, [r2, r3]
 8002f3c:	e027      	b.n	8002f8e <SSD1306_DrawPixel+0xe6>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002f3e:	1dbb      	adds	r3, r7, #6
 8002f40:	881a      	ldrh	r2, [r3, #0]
 8002f42:	1d3b      	adds	r3, r7, #4
 8002f44:	881b      	ldrh	r3, [r3, #0]
 8002f46:	08db      	lsrs	r3, r3, #3
 8002f48:	b298      	uxth	r0, r3
 8002f4a:	0001      	movs	r1, r0
 8002f4c:	000b      	movs	r3, r1
 8002f4e:	019b      	lsls	r3, r3, #6
 8002f50:	185b      	adds	r3, r3, r1
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	18d3      	adds	r3, r2, r3
 8002f56:	4a10      	ldr	r2, [pc, #64]	@ (8002f98 <SSD1306_DrawPixel+0xf0>)
 8002f58:	5cd3      	ldrb	r3, [r2, r3]
 8002f5a:	b25b      	sxtb	r3, r3
 8002f5c:	1d3a      	adds	r2, r7, #4
 8002f5e:	8812      	ldrh	r2, [r2, #0]
 8002f60:	2107      	movs	r1, #7
 8002f62:	400a      	ands	r2, r1
 8002f64:	2101      	movs	r1, #1
 8002f66:	4091      	lsls	r1, r2
 8002f68:	000a      	movs	r2, r1
 8002f6a:	b252      	sxtb	r2, r2
 8002f6c:	43d2      	mvns	r2, r2
 8002f6e:	b252      	sxtb	r2, r2
 8002f70:	4013      	ands	r3, r2
 8002f72:	b25c      	sxtb	r4, r3
 8002f74:	1dbb      	adds	r3, r7, #6
 8002f76:	881a      	ldrh	r2, [r3, #0]
 8002f78:	0001      	movs	r1, r0
 8002f7a:	000b      	movs	r3, r1
 8002f7c:	019b      	lsls	r3, r3, #6
 8002f7e:	185b      	adds	r3, r3, r1
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	18d3      	adds	r3, r2, r3
 8002f84:	b2e1      	uxtb	r1, r4
 8002f86:	4a04      	ldr	r2, [pc, #16]	@ (8002f98 <SSD1306_DrawPixel+0xf0>)
 8002f88:	54d1      	strb	r1, [r2, r3]
 8002f8a:	e000      	b.n	8002f8e <SSD1306_DrawPixel+0xe6>
		return;
 8002f8c:	46c0      	nop			@ (mov r8, r8)
	}
}
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	b003      	add	sp, #12
 8002f92:	bd90      	pop	{r4, r7, pc}
 8002f94:	2000065c 	.word	0x2000065c
 8002f98:	2000024c 	.word	0x2000024c

08002f9c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	0002      	movs	r2, r0
 8002fa4:	1dbb      	adds	r3, r7, #6
 8002fa6:	801a      	strh	r2, [r3, #0]
 8002fa8:	1d3b      	adds	r3, r7, #4
 8002faa:	1c0a      	adds	r2, r1, #0
 8002fac:	801a      	strh	r2, [r3, #0]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002fae:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <SSD1306_GotoXY+0x2c>)
 8002fb0:	1dba      	adds	r2, r7, #6
 8002fb2:	8812      	ldrh	r2, [r2, #0]
 8002fb4:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8002fb6:	4b04      	ldr	r3, [pc, #16]	@ (8002fc8 <SSD1306_GotoXY+0x2c>)
 8002fb8:	1d3a      	adds	r2, r7, #4
 8002fba:	8812      	ldrh	r2, [r2, #0]
 8002fbc:	805a      	strh	r2, [r3, #2]
}
 8002fbe:	46c0      	nop			@ (mov r8, r8)
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	b002      	add	sp, #8
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	46c0      	nop			@ (mov r8, r8)
 8002fc8:	2000065c 	.word	0x2000065c

08002fcc <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6039      	str	r1, [r7, #0]
 8002fd4:	0011      	movs	r1, r2
 8002fd6:	1dfb      	adds	r3, r7, #7
 8002fd8:	1c02      	adds	r2, r0, #0
 8002fda:	701a      	strb	r2, [r3, #0]
 8002fdc:	1dbb      	adds	r3, r7, #6
 8002fde:	1c0a      	adds	r2, r1, #0
 8002fe0:	701a      	strb	r2, [r3, #0]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002fe2:	4b3a      	ldr	r3, [pc, #232]	@ (80030cc <SSD1306_Putc+0x100>)
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	001a      	movs	r2, r3
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	18d3      	adds	r3, r2, r3
	if (
 8002fee:	2b81      	cmp	r3, #129	@ 0x81
 8002ff0:	dc07      	bgt.n	8003002 <SSD1306_Putc+0x36>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8002ff2:	4b36      	ldr	r3, [pc, #216]	@ (80030cc <SSD1306_Putc+0x100>)
 8002ff4:	885b      	ldrh	r3, [r3, #2]
 8002ff6:	001a      	movs	r2, r3
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	785b      	ldrb	r3, [r3, #1]
 8002ffc:	18d3      	adds	r3, r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002ffe:	2b3f      	cmp	r3, #63	@ 0x3f
 8003000:	dd01      	ble.n	8003006 <SSD1306_Putc+0x3a>
	) {
		/* Error */
		return 0;
 8003002:	2300      	movs	r3, #0
 8003004:	e05d      	b.n	80030c2 <SSD1306_Putc+0xf6>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8003006:	2300      	movs	r3, #0
 8003008:	617b      	str	r3, [r7, #20]
 800300a:	e04a      	b.n	80030a2 <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	1dfb      	adds	r3, r7, #7
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	3b20      	subs	r3, #32
 8003016:	6839      	ldr	r1, [r7, #0]
 8003018:	7849      	ldrb	r1, [r1, #1]
 800301a:	434b      	muls	r3, r1
 800301c:	0019      	movs	r1, r3
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	18cb      	adds	r3, r1, r3
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	18d3      	adds	r3, r2, r3
 8003026:	881b      	ldrh	r3, [r3, #0]
 8003028:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800302a:	2300      	movs	r3, #0
 800302c:	613b      	str	r3, [r7, #16]
 800302e:	e02f      	b.n	8003090 <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	409a      	lsls	r2, r3
 8003036:	2380      	movs	r3, #128	@ 0x80
 8003038:	021b      	lsls	r3, r3, #8
 800303a:	4013      	ands	r3, r2
 800303c:	d011      	beq.n	8003062 <SSD1306_Putc+0x96>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800303e:	4b23      	ldr	r3, [pc, #140]	@ (80030cc <SSD1306_Putc+0x100>)
 8003040:	881a      	ldrh	r2, [r3, #0]
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	b29b      	uxth	r3, r3
 8003046:	18d3      	adds	r3, r2, r3
 8003048:	b298      	uxth	r0, r3
 800304a:	4b20      	ldr	r3, [pc, #128]	@ (80030cc <SSD1306_Putc+0x100>)
 800304c:	885a      	ldrh	r2, [r3, #2]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	b29b      	uxth	r3, r3
 8003052:	18d3      	adds	r3, r2, r3
 8003054:	b299      	uxth	r1, r3
 8003056:	1dbb      	adds	r3, r7, #6
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	001a      	movs	r2, r3
 800305c:	f7ff ff24 	bl	8002ea8 <SSD1306_DrawPixel>
 8003060:	e013      	b.n	800308a <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8003062:	4b1a      	ldr	r3, [pc, #104]	@ (80030cc <SSD1306_Putc+0x100>)
 8003064:	881a      	ldrh	r2, [r3, #0]
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	b29b      	uxth	r3, r3
 800306a:	18d3      	adds	r3, r2, r3
 800306c:	b298      	uxth	r0, r3
 800306e:	4b17      	ldr	r3, [pc, #92]	@ (80030cc <SSD1306_Putc+0x100>)
 8003070:	885a      	ldrh	r2, [r3, #2]
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	b29b      	uxth	r3, r3
 8003076:	18d3      	adds	r3, r2, r3
 8003078:	b299      	uxth	r1, r3
 800307a:	1dbb      	adds	r3, r7, #6
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	425a      	negs	r2, r3
 8003080:	4153      	adcs	r3, r2
 8003082:	b2db      	uxtb	r3, r3
 8003084:	001a      	movs	r2, r3
 8003086:	f7ff ff0f 	bl	8002ea8 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	3301      	adds	r3, #1
 800308e:	613b      	str	r3, [r7, #16]
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	001a      	movs	r2, r3
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	4293      	cmp	r3, r2
 800309a:	d3c9      	bcc.n	8003030 <SSD1306_Putc+0x64>
	for (i = 0; i < Font->FontHeight; i++) {
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	3301      	adds	r3, #1
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	785b      	ldrb	r3, [r3, #1]
 80030a6:	001a      	movs	r2, r3
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d3ae      	bcc.n	800300c <SSD1306_Putc+0x40>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80030ae:	4b07      	ldr	r3, [pc, #28]	@ (80030cc <SSD1306_Putc+0x100>)
 80030b0:	881b      	ldrh	r3, [r3, #0]
 80030b2:	683a      	ldr	r2, [r7, #0]
 80030b4:	7812      	ldrb	r2, [r2, #0]
 80030b6:	189b      	adds	r3, r3, r2
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	4b04      	ldr	r3, [pc, #16]	@ (80030cc <SSD1306_Putc+0x100>)
 80030bc:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80030be:	1dfb      	adds	r3, r7, #7
 80030c0:	781b      	ldrb	r3, [r3, #0]
}
 80030c2:	0018      	movs	r0, r3
 80030c4:	46bd      	mov	sp, r7
 80030c6:	b006      	add	sp, #24
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	46c0      	nop			@ (mov r8, r8)
 80030cc:	2000065c 	.word	0x2000065c

080030d0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	1dfb      	adds	r3, r7, #7
 80030dc:	701a      	strb	r2, [r3, #0]
	/* Write characters */
	while (*str) {
 80030de:	e013      	b.n	8003108 <SSD1306_Puts+0x38>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	7818      	ldrb	r0, [r3, #0]
 80030e4:	1dfb      	adds	r3, r7, #7
 80030e6:	781a      	ldrb	r2, [r3, #0]
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	0019      	movs	r1, r3
 80030ec:	f7ff ff6e 	bl	8002fcc <SSD1306_Putc>
 80030f0:	0003      	movs	r3, r0
 80030f2:	001a      	movs	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d002      	beq.n	8003102 <SSD1306_Puts+0x32>
			/* Return error */
			return *str;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	e008      	b.n	8003114 <SSD1306_Puts+0x44>
		}

		/* Increase string pointer */
		str++;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	3301      	adds	r3, #1
 8003106:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1e7      	bne.n	80030e0 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	781b      	ldrb	r3, [r3, #0]
}
 8003114:	0018      	movs	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	b004      	add	sp, #16
 800311a:	bd80      	pop	{r7, pc}

0800311c <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 800311c:	b5b0      	push	{r4, r5, r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	0005      	movs	r5, r0
 8003124:	000c      	movs	r4, r1
 8003126:	0010      	movs	r0, r2
 8003128:	0019      	movs	r1, r3
 800312a:	1dbb      	adds	r3, r7, #6
 800312c:	1c2a      	adds	r2, r5, #0
 800312e:	801a      	strh	r2, [r3, #0]
 8003130:	1d3b      	adds	r3, r7, #4
 8003132:	1c22      	adds	r2, r4, #0
 8003134:	801a      	strh	r2, [r3, #0]
 8003136:	1cbb      	adds	r3, r7, #2
 8003138:	1c02      	adds	r2, r0, #0
 800313a:	801a      	strh	r2, [r3, #0]
 800313c:	003b      	movs	r3, r7
 800313e:	1c0a      	adds	r2, r1, #0
 8003140:	801a      	strh	r2, [r3, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8003142:	1dbb      	adds	r3, r7, #6
 8003144:	881b      	ldrh	r3, [r3, #0]
 8003146:	2b81      	cmp	r3, #129	@ 0x81
 8003148:	d902      	bls.n	8003150 <SSD1306_DrawLine+0x34>
		x0 = SSD1306_WIDTH - 1;
 800314a:	1dbb      	adds	r3, r7, #6
 800314c:	2281      	movs	r2, #129	@ 0x81
 800314e:	801a      	strh	r2, [r3, #0]
	}
	if (x1 >= SSD1306_WIDTH) {
 8003150:	1cbb      	adds	r3, r7, #2
 8003152:	881b      	ldrh	r3, [r3, #0]
 8003154:	2b81      	cmp	r3, #129	@ 0x81
 8003156:	d902      	bls.n	800315e <SSD1306_DrawLine+0x42>
		x1 = SSD1306_WIDTH - 1;
 8003158:	1cbb      	adds	r3, r7, #2
 800315a:	2281      	movs	r2, #129	@ 0x81
 800315c:	801a      	strh	r2, [r3, #0]
	}
	if (y0 >= SSD1306_HEIGHT) {
 800315e:	1d3b      	adds	r3, r7, #4
 8003160:	881b      	ldrh	r3, [r3, #0]
 8003162:	2b3f      	cmp	r3, #63	@ 0x3f
 8003164:	d902      	bls.n	800316c <SSD1306_DrawLine+0x50>
		y0 = SSD1306_HEIGHT - 1;
 8003166:	1d3b      	adds	r3, r7, #4
 8003168:	223f      	movs	r2, #63	@ 0x3f
 800316a:	801a      	strh	r2, [r3, #0]
	}
	if (y1 >= SSD1306_HEIGHT) {
 800316c:	003b      	movs	r3, r7
 800316e:	881b      	ldrh	r3, [r3, #0]
 8003170:	2b3f      	cmp	r3, #63	@ 0x3f
 8003172:	d902      	bls.n	800317a <SSD1306_DrawLine+0x5e>
		y1 = SSD1306_HEIGHT - 1;
 8003174:	003b      	movs	r3, r7
 8003176:	223f      	movs	r2, #63	@ 0x3f
 8003178:	801a      	strh	r2, [r3, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 800317a:	1dba      	adds	r2, r7, #6
 800317c:	1cbb      	adds	r3, r7, #2
 800317e:	8812      	ldrh	r2, [r2, #0]
 8003180:	881b      	ldrh	r3, [r3, #0]
 8003182:	429a      	cmp	r2, r3
 8003184:	d207      	bcs.n	8003196 <SSD1306_DrawLine+0x7a>
 8003186:	1cba      	adds	r2, r7, #2
 8003188:	1dbb      	adds	r3, r7, #6
 800318a:	8812      	ldrh	r2, [r2, #0]
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	b29b      	uxth	r3, r3
 8003192:	b21b      	sxth	r3, r3
 8003194:	e006      	b.n	80031a4 <SSD1306_DrawLine+0x88>
 8003196:	1dba      	adds	r2, r7, #6
 8003198:	1cbb      	adds	r3, r7, #2
 800319a:	8812      	ldrh	r2, [r2, #0]
 800319c:	881b      	ldrh	r3, [r3, #0]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	b21b      	sxth	r3, r3
 80031a4:	2212      	movs	r2, #18
 80031a6:	18ba      	adds	r2, r7, r2
 80031a8:	8013      	strh	r3, [r2, #0]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 80031aa:	1d3a      	adds	r2, r7, #4
 80031ac:	003b      	movs	r3, r7
 80031ae:	8812      	ldrh	r2, [r2, #0]
 80031b0:	881b      	ldrh	r3, [r3, #0]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d207      	bcs.n	80031c6 <SSD1306_DrawLine+0xaa>
 80031b6:	003a      	movs	r2, r7
 80031b8:	1d3b      	adds	r3, r7, #4
 80031ba:	8812      	ldrh	r2, [r2, #0]
 80031bc:	881b      	ldrh	r3, [r3, #0]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	b21b      	sxth	r3, r3
 80031c4:	e006      	b.n	80031d4 <SSD1306_DrawLine+0xb8>
 80031c6:	1d3a      	adds	r2, r7, #4
 80031c8:	003b      	movs	r3, r7
 80031ca:	8812      	ldrh	r2, [r2, #0]
 80031cc:	881b      	ldrh	r3, [r3, #0]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	b21b      	sxth	r3, r3
 80031d4:	2210      	movs	r2, #16
 80031d6:	18ba      	adds	r2, r7, r2
 80031d8:	8013      	strh	r3, [r2, #0]
	sx = (x0 < x1) ? 1 : -1;
 80031da:	1dba      	adds	r2, r7, #6
 80031dc:	1cbb      	adds	r3, r7, #2
 80031de:	8812      	ldrh	r2, [r2, #0]
 80031e0:	881b      	ldrh	r3, [r3, #0]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d201      	bcs.n	80031ea <SSD1306_DrawLine+0xce>
 80031e6:	2201      	movs	r2, #1
 80031e8:	e001      	b.n	80031ee <SSD1306_DrawLine+0xd2>
 80031ea:	2301      	movs	r3, #1
 80031ec:	425a      	negs	r2, r3
 80031ee:	230e      	movs	r3, #14
 80031f0:	18fb      	adds	r3, r7, r3
 80031f2:	801a      	strh	r2, [r3, #0]
	sy = (y0 < y1) ? 1 : -1;
 80031f4:	1d3a      	adds	r2, r7, #4
 80031f6:	003b      	movs	r3, r7
 80031f8:	8812      	ldrh	r2, [r2, #0]
 80031fa:	881b      	ldrh	r3, [r3, #0]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d201      	bcs.n	8003204 <SSD1306_DrawLine+0xe8>
 8003200:	2201      	movs	r2, #1
 8003202:	e001      	b.n	8003208 <SSD1306_DrawLine+0xec>
 8003204:	2301      	movs	r3, #1
 8003206:	425a      	negs	r2, r3
 8003208:	230c      	movs	r3, #12
 800320a:	18fb      	adds	r3, r7, r3
 800320c:	801a      	strh	r2, [r3, #0]
	err = ((dx > dy) ? dx : -dy) / 2;
 800320e:	2112      	movs	r1, #18
 8003210:	187a      	adds	r2, r7, r1
 8003212:	2310      	movs	r3, #16
 8003214:	18fb      	adds	r3, r7, r3
 8003216:	2000      	movs	r0, #0
 8003218:	5e12      	ldrsh	r2, [r2, r0]
 800321a:	2000      	movs	r0, #0
 800321c:	5e1b      	ldrsh	r3, [r3, r0]
 800321e:	429a      	cmp	r2, r3
 8003220:	dd08      	ble.n	8003234 <SSD1306_DrawLine+0x118>
 8003222:	187b      	adds	r3, r7, r1
 8003224:	2200      	movs	r2, #0
 8003226:	5e9b      	ldrsh	r3, [r3, r2]
 8003228:	2b00      	cmp	r3, #0
 800322a:	da00      	bge.n	800322e <SSD1306_DrawLine+0x112>
 800322c:	3301      	adds	r3, #1
 800322e:	105b      	asrs	r3, r3, #1
 8003230:	b21b      	sxth	r3, r3
 8003232:	e009      	b.n	8003248 <SSD1306_DrawLine+0x12c>
 8003234:	2310      	movs	r3, #16
 8003236:	18fb      	adds	r3, r7, r3
 8003238:	2200      	movs	r2, #0
 800323a:	5e9b      	ldrsh	r3, [r3, r2]
 800323c:	2b00      	cmp	r3, #0
 800323e:	da00      	bge.n	8003242 <SSD1306_DrawLine+0x126>
 8003240:	3301      	adds	r3, #1
 8003242:	105b      	asrs	r3, r3, #1
 8003244:	425b      	negs	r3, r3
 8003246:	b21b      	sxth	r3, r3
 8003248:	2216      	movs	r2, #22
 800324a:	18ba      	adds	r2, r7, r2
 800324c:	8013      	strh	r3, [r2, #0]

	if (dx == 0) {
 800324e:	2312      	movs	r3, #18
 8003250:	18fb      	adds	r3, r7, r3
 8003252:	2200      	movs	r2, #0
 8003254:	5e9b      	ldrsh	r3, [r3, r2]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d148      	bne.n	80032ec <SSD1306_DrawLine+0x1d0>
		if (y1 < y0) {
 800325a:	003a      	movs	r2, r7
 800325c:	1d3b      	adds	r3, r7, #4
 800325e:	8812      	ldrh	r2, [r2, #0]
 8003260:	881b      	ldrh	r3, [r3, #0]
 8003262:	429a      	cmp	r2, r3
 8003264:	d20c      	bcs.n	8003280 <SSD1306_DrawLine+0x164>
			tmp = y1;
 8003266:	2108      	movs	r1, #8
 8003268:	187b      	adds	r3, r7, r1
 800326a:	003a      	movs	r2, r7
 800326c:	8812      	ldrh	r2, [r2, #0]
 800326e:	801a      	strh	r2, [r3, #0]
			y1 = y0;
 8003270:	003b      	movs	r3, r7
 8003272:	1d3a      	adds	r2, r7, #4
 8003274:	8812      	ldrh	r2, [r2, #0]
 8003276:	801a      	strh	r2, [r3, #0]
			y0 = tmp;
 8003278:	1d3b      	adds	r3, r7, #4
 800327a:	187a      	adds	r2, r7, r1
 800327c:	8812      	ldrh	r2, [r2, #0]
 800327e:	801a      	strh	r2, [r3, #0]
		}

		if (x1 < x0) {
 8003280:	1cba      	adds	r2, r7, #2
 8003282:	1dbb      	adds	r3, r7, #6
 8003284:	8812      	ldrh	r2, [r2, #0]
 8003286:	881b      	ldrh	r3, [r3, #0]
 8003288:	429a      	cmp	r2, r3
 800328a:	d20c      	bcs.n	80032a6 <SSD1306_DrawLine+0x18a>
			tmp = x1;
 800328c:	2108      	movs	r1, #8
 800328e:	187b      	adds	r3, r7, r1
 8003290:	1cba      	adds	r2, r7, #2
 8003292:	8812      	ldrh	r2, [r2, #0]
 8003294:	801a      	strh	r2, [r3, #0]
			x1 = x0;
 8003296:	1cbb      	adds	r3, r7, #2
 8003298:	1dba      	adds	r2, r7, #6
 800329a:	8812      	ldrh	r2, [r2, #0]
 800329c:	801a      	strh	r2, [r3, #0]
			x0 = tmp;
 800329e:	1dbb      	adds	r3, r7, #6
 80032a0:	187a      	adds	r2, r7, r1
 80032a2:	8812      	ldrh	r2, [r2, #0]
 80032a4:	801a      	strh	r2, [r3, #0]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80032a6:	2314      	movs	r3, #20
 80032a8:	18fb      	adds	r3, r7, r3
 80032aa:	1d3a      	adds	r2, r7, #4
 80032ac:	8812      	ldrh	r2, [r2, #0]
 80032ae:	801a      	strh	r2, [r3, #0]
 80032b0:	e013      	b.n	80032da <SSD1306_DrawLine+0x1be>
			SSD1306_DrawPixel(x0, i, c);
 80032b2:	2414      	movs	r4, #20
 80032b4:	193b      	adds	r3, r7, r4
 80032b6:	8819      	ldrh	r1, [r3, #0]
 80032b8:	2328      	movs	r3, #40	@ 0x28
 80032ba:	18fb      	adds	r3, r7, r3
 80032bc:	781a      	ldrb	r2, [r3, #0]
 80032be:	1dbb      	adds	r3, r7, #6
 80032c0:	881b      	ldrh	r3, [r3, #0]
 80032c2:	0018      	movs	r0, r3
 80032c4:	f7ff fdf0 	bl	8002ea8 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80032c8:	0021      	movs	r1, r4
 80032ca:	187b      	adds	r3, r7, r1
 80032cc:	2200      	movs	r2, #0
 80032ce:	5e9b      	ldrsh	r3, [r3, r2]
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	3301      	adds	r3, #1
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	187b      	adds	r3, r7, r1
 80032d8:	801a      	strh	r2, [r3, #0]
 80032da:	2314      	movs	r3, #20
 80032dc:	18fb      	adds	r3, r7, r3
 80032de:	2200      	movs	r2, #0
 80032e0:	5e9a      	ldrsh	r2, [r3, r2]
 80032e2:	003b      	movs	r3, r7
 80032e4:	881b      	ldrh	r3, [r3, #0]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	dde3      	ble.n	80032b2 <SSD1306_DrawLine+0x196>
		}

		/* Return from function */
		return;
 80032ea:	e0a3      	b.n	8003434 <SSD1306_DrawLine+0x318>
	}

	if (dy == 0) {
 80032ec:	2310      	movs	r3, #16
 80032ee:	18fb      	adds	r3, r7, r3
 80032f0:	2200      	movs	r2, #0
 80032f2:	5e9b      	ldrsh	r3, [r3, r2]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d148      	bne.n	800338a <SSD1306_DrawLine+0x26e>
		if (y1 < y0) {
 80032f8:	003a      	movs	r2, r7
 80032fa:	1d3b      	adds	r3, r7, #4
 80032fc:	8812      	ldrh	r2, [r2, #0]
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	429a      	cmp	r2, r3
 8003302:	d20c      	bcs.n	800331e <SSD1306_DrawLine+0x202>
			tmp = y1;
 8003304:	2108      	movs	r1, #8
 8003306:	187b      	adds	r3, r7, r1
 8003308:	003a      	movs	r2, r7
 800330a:	8812      	ldrh	r2, [r2, #0]
 800330c:	801a      	strh	r2, [r3, #0]
			y1 = y0;
 800330e:	003b      	movs	r3, r7
 8003310:	1d3a      	adds	r2, r7, #4
 8003312:	8812      	ldrh	r2, [r2, #0]
 8003314:	801a      	strh	r2, [r3, #0]
			y0 = tmp;
 8003316:	1d3b      	adds	r3, r7, #4
 8003318:	187a      	adds	r2, r7, r1
 800331a:	8812      	ldrh	r2, [r2, #0]
 800331c:	801a      	strh	r2, [r3, #0]
		}

		if (x1 < x0) {
 800331e:	1cba      	adds	r2, r7, #2
 8003320:	1dbb      	adds	r3, r7, #6
 8003322:	8812      	ldrh	r2, [r2, #0]
 8003324:	881b      	ldrh	r3, [r3, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d20c      	bcs.n	8003344 <SSD1306_DrawLine+0x228>
			tmp = x1;
 800332a:	2108      	movs	r1, #8
 800332c:	187b      	adds	r3, r7, r1
 800332e:	1cba      	adds	r2, r7, #2
 8003330:	8812      	ldrh	r2, [r2, #0]
 8003332:	801a      	strh	r2, [r3, #0]
			x1 = x0;
 8003334:	1cbb      	adds	r3, r7, #2
 8003336:	1dba      	adds	r2, r7, #6
 8003338:	8812      	ldrh	r2, [r2, #0]
 800333a:	801a      	strh	r2, [r3, #0]
			x0 = tmp;
 800333c:	1dbb      	adds	r3, r7, #6
 800333e:	187a      	adds	r2, r7, r1
 8003340:	8812      	ldrh	r2, [r2, #0]
 8003342:	801a      	strh	r2, [r3, #0]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8003344:	2314      	movs	r3, #20
 8003346:	18fb      	adds	r3, r7, r3
 8003348:	1dba      	adds	r2, r7, #6
 800334a:	8812      	ldrh	r2, [r2, #0]
 800334c:	801a      	strh	r2, [r3, #0]
 800334e:	e013      	b.n	8003378 <SSD1306_DrawLine+0x25c>
			SSD1306_DrawPixel(i, y0, c);
 8003350:	2414      	movs	r4, #20
 8003352:	193b      	adds	r3, r7, r4
 8003354:	8818      	ldrh	r0, [r3, #0]
 8003356:	2328      	movs	r3, #40	@ 0x28
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	781a      	ldrb	r2, [r3, #0]
 800335c:	1d3b      	adds	r3, r7, #4
 800335e:	881b      	ldrh	r3, [r3, #0]
 8003360:	0019      	movs	r1, r3
 8003362:	f7ff fda1 	bl	8002ea8 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8003366:	0021      	movs	r1, r4
 8003368:	187b      	adds	r3, r7, r1
 800336a:	2200      	movs	r2, #0
 800336c:	5e9b      	ldrsh	r3, [r3, r2]
 800336e:	b29b      	uxth	r3, r3
 8003370:	3301      	adds	r3, #1
 8003372:	b29a      	uxth	r2, r3
 8003374:	187b      	adds	r3, r7, r1
 8003376:	801a      	strh	r2, [r3, #0]
 8003378:	2314      	movs	r3, #20
 800337a:	18fb      	adds	r3, r7, r3
 800337c:	2200      	movs	r2, #0
 800337e:	5e9a      	ldrsh	r2, [r3, r2]
 8003380:	1cbb      	adds	r3, r7, #2
 8003382:	881b      	ldrh	r3, [r3, #0]
 8003384:	429a      	cmp	r2, r3
 8003386:	dde3      	ble.n	8003350 <SSD1306_DrawLine+0x234>
		}

		/* Return from function */
		return;
 8003388:	e054      	b.n	8003434 <SSD1306_DrawLine+0x318>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 800338a:	2328      	movs	r3, #40	@ 0x28
 800338c:	18fb      	adds	r3, r7, r3
 800338e:	781a      	ldrb	r2, [r3, #0]
 8003390:	1d3b      	adds	r3, r7, #4
 8003392:	8819      	ldrh	r1, [r3, #0]
 8003394:	1dbb      	adds	r3, r7, #6
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	0018      	movs	r0, r3
 800339a:	f7ff fd85 	bl	8002ea8 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 800339e:	1dba      	adds	r2, r7, #6
 80033a0:	1cbb      	adds	r3, r7, #2
 80033a2:	8812      	ldrh	r2, [r2, #0]
 80033a4:	881b      	ldrh	r3, [r3, #0]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d105      	bne.n	80033b6 <SSD1306_DrawLine+0x29a>
 80033aa:	1d3a      	adds	r2, r7, #4
 80033ac:	003b      	movs	r3, r7
 80033ae:	8812      	ldrh	r2, [r2, #0]
 80033b0:	881b      	ldrh	r3, [r3, #0]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d03d      	beq.n	8003432 <SSD1306_DrawLine+0x316>
			break;
		}
		e2 = err;
 80033b6:	200a      	movs	r0, #10
 80033b8:	183b      	adds	r3, r7, r0
 80033ba:	2116      	movs	r1, #22
 80033bc:	187a      	adds	r2, r7, r1
 80033be:	8812      	ldrh	r2, [r2, #0]
 80033c0:	801a      	strh	r2, [r3, #0]
		if (e2 > -dx) {
 80033c2:	183b      	adds	r3, r7, r0
 80033c4:	2200      	movs	r2, #0
 80033c6:	5e9a      	ldrsh	r2, [r3, r2]
 80033c8:	2312      	movs	r3, #18
 80033ca:	18fb      	adds	r3, r7, r3
 80033cc:	2000      	movs	r0, #0
 80033ce:	5e1b      	ldrsh	r3, [r3, r0]
 80033d0:	425b      	negs	r3, r3
 80033d2:	429a      	cmp	r2, r3
 80033d4:	dd10      	ble.n	80033f8 <SSD1306_DrawLine+0x2dc>
			err -= dy;
 80033d6:	187b      	adds	r3, r7, r1
 80033d8:	881a      	ldrh	r2, [r3, #0]
 80033da:	2310      	movs	r3, #16
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	881b      	ldrh	r3, [r3, #0]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	187b      	adds	r3, r7, r1
 80033e6:	801a      	strh	r2, [r3, #0]
			x0 += sx;
 80033e8:	230e      	movs	r3, #14
 80033ea:	18fb      	adds	r3, r7, r3
 80033ec:	8819      	ldrh	r1, [r3, #0]
 80033ee:	1dbb      	adds	r3, r7, #6
 80033f0:	1dba      	adds	r2, r7, #6
 80033f2:	8812      	ldrh	r2, [r2, #0]
 80033f4:	188a      	adds	r2, r1, r2
 80033f6:	801a      	strh	r2, [r3, #0]
		}
		if (e2 < dy) {
 80033f8:	230a      	movs	r3, #10
 80033fa:	18fa      	adds	r2, r7, r3
 80033fc:	2310      	movs	r3, #16
 80033fe:	18fb      	adds	r3, r7, r3
 8003400:	2100      	movs	r1, #0
 8003402:	5e52      	ldrsh	r2, [r2, r1]
 8003404:	2100      	movs	r1, #0
 8003406:	5e5b      	ldrsh	r3, [r3, r1]
 8003408:	429a      	cmp	r2, r3
 800340a:	dabe      	bge.n	800338a <SSD1306_DrawLine+0x26e>
			err += dx;
 800340c:	2116      	movs	r1, #22
 800340e:	187b      	adds	r3, r7, r1
 8003410:	881a      	ldrh	r2, [r3, #0]
 8003412:	2312      	movs	r3, #18
 8003414:	18fb      	adds	r3, r7, r3
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	18d3      	adds	r3, r2, r3
 800341a:	b29a      	uxth	r2, r3
 800341c:	187b      	adds	r3, r7, r1
 800341e:	801a      	strh	r2, [r3, #0]
			y0 += sy;
 8003420:	230c      	movs	r3, #12
 8003422:	18fb      	adds	r3, r7, r3
 8003424:	8819      	ldrh	r1, [r3, #0]
 8003426:	1d3b      	adds	r3, r7, #4
 8003428:	1d3a      	adds	r2, r7, #4
 800342a:	8812      	ldrh	r2, [r2, #0]
 800342c:	188a      	adds	r2, r1, r2
 800342e:	801a      	strh	r2, [r3, #0]
		SSD1306_DrawPixel(x0, y0, c);
 8003430:	e7ab      	b.n	800338a <SSD1306_DrawLine+0x26e>
			break;
 8003432:	46c0      	nop			@ (mov r8, r8)
		}
	}
}
 8003434:	46bd      	mov	sp, r7
 8003436:	b006      	add	sp, #24
 8003438:	bdb0      	pop	{r4, r5, r7, pc}

0800343a <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 800343a:	b5b0      	push	{r4, r5, r7, lr}
 800343c:	b084      	sub	sp, #16
 800343e:	af02      	add	r7, sp, #8
 8003440:	0005      	movs	r5, r0
 8003442:	000c      	movs	r4, r1
 8003444:	0010      	movs	r0, r2
 8003446:	0019      	movs	r1, r3
 8003448:	1dbb      	adds	r3, r7, #6
 800344a:	1c2a      	adds	r2, r5, #0
 800344c:	801a      	strh	r2, [r3, #0]
 800344e:	1d3b      	adds	r3, r7, #4
 8003450:	1c22      	adds	r2, r4, #0
 8003452:	801a      	strh	r2, [r3, #0]
 8003454:	1cbb      	adds	r3, r7, #2
 8003456:	1c02      	adds	r2, r0, #0
 8003458:	801a      	strh	r2, [r3, #0]
 800345a:	003b      	movs	r3, r7
 800345c:	1c0a      	adds	r2, r1, #0
 800345e:	801a      	strh	r2, [r3, #0]
	/* Check input parameters */
	if (
 8003460:	1dbb      	adds	r3, r7, #6
 8003462:	881b      	ldrh	r3, [r3, #0]
 8003464:	2b81      	cmp	r3, #129	@ 0x81
 8003466:	d900      	bls.n	800346a <SSD1306_DrawRectangle+0x30>
 8003468:	e07a      	b.n	8003560 <SSD1306_DrawRectangle+0x126>
		x >= SSD1306_WIDTH ||
 800346a:	1d3b      	adds	r3, r7, #4
 800346c:	881b      	ldrh	r3, [r3, #0]
 800346e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003470:	d900      	bls.n	8003474 <SSD1306_DrawRectangle+0x3a>
 8003472:	e075      	b.n	8003560 <SSD1306_DrawRectangle+0x126>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8003474:	1dbb      	adds	r3, r7, #6
 8003476:	881a      	ldrh	r2, [r3, #0]
 8003478:	1cbb      	adds	r3, r7, #2
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	18d3      	adds	r3, r2, r3
 800347e:	2b81      	cmp	r3, #129	@ 0x81
 8003480:	dd05      	ble.n	800348e <SSD1306_DrawRectangle+0x54>
		w = SSD1306_WIDTH - x;
 8003482:	1cbb      	adds	r3, r7, #2
 8003484:	1dba      	adds	r2, r7, #6
 8003486:	8812      	ldrh	r2, [r2, #0]
 8003488:	2182      	movs	r1, #130	@ 0x82
 800348a:	1a8a      	subs	r2, r1, r2
 800348c:	801a      	strh	r2, [r3, #0]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800348e:	1d3b      	adds	r3, r7, #4
 8003490:	881a      	ldrh	r2, [r3, #0]
 8003492:	003b      	movs	r3, r7
 8003494:	881b      	ldrh	r3, [r3, #0]
 8003496:	18d3      	adds	r3, r2, r3
 8003498:	2b3f      	cmp	r3, #63	@ 0x3f
 800349a:	dd05      	ble.n	80034a8 <SSD1306_DrawRectangle+0x6e>
		h = SSD1306_HEIGHT - y;
 800349c:	003b      	movs	r3, r7
 800349e:	1d3a      	adds	r2, r7, #4
 80034a0:	8812      	ldrh	r2, [r2, #0]
 80034a2:	2140      	movs	r1, #64	@ 0x40
 80034a4:	1a8a      	subs	r2, r1, r2
 80034a6:	801a      	strh	r2, [r3, #0]
	}

	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 80034a8:	1dba      	adds	r2, r7, #6
 80034aa:	1cbb      	adds	r3, r7, #2
 80034ac:	8812      	ldrh	r2, [r2, #0]
 80034ae:	881b      	ldrh	r3, [r3, #0]
 80034b0:	18d3      	adds	r3, r2, r3
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	1d3b      	adds	r3, r7, #4
 80034b6:	881c      	ldrh	r4, [r3, #0]
 80034b8:	1d3b      	adds	r3, r7, #4
 80034ba:	8819      	ldrh	r1, [r3, #0]
 80034bc:	1dbb      	adds	r3, r7, #6
 80034be:	8818      	ldrh	r0, [r3, #0]
 80034c0:	2518      	movs	r5, #24
 80034c2:	197b      	adds	r3, r7, r5
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	0023      	movs	r3, r4
 80034ca:	f7ff fe27 	bl	800311c <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 80034ce:	1d3a      	adds	r2, r7, #4
 80034d0:	003b      	movs	r3, r7
 80034d2:	8812      	ldrh	r2, [r2, #0]
 80034d4:	881b      	ldrh	r3, [r3, #0]
 80034d6:	18d3      	adds	r3, r2, r3
 80034d8:	b299      	uxth	r1, r3
 80034da:	1dba      	adds	r2, r7, #6
 80034dc:	1cbb      	adds	r3, r7, #2
 80034de:	8812      	ldrh	r2, [r2, #0]
 80034e0:	881b      	ldrh	r3, [r3, #0]
 80034e2:	18d3      	adds	r3, r2, r3
 80034e4:	b29c      	uxth	r4, r3
 80034e6:	1d3a      	adds	r2, r7, #4
 80034e8:	003b      	movs	r3, r7
 80034ea:	8812      	ldrh	r2, [r2, #0]
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	18d3      	adds	r3, r2, r3
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	1dbb      	adds	r3, r7, #6
 80034f4:	8818      	ldrh	r0, [r3, #0]
 80034f6:	197b      	adds	r3, r7, r5
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	0013      	movs	r3, r2
 80034fe:	0022      	movs	r2, r4
 8003500:	f7ff fe0c 	bl	800311c <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 8003504:	1d3a      	adds	r2, r7, #4
 8003506:	003b      	movs	r3, r7
 8003508:	8812      	ldrh	r2, [r2, #0]
 800350a:	881b      	ldrh	r3, [r3, #0]
 800350c:	18d3      	adds	r3, r2, r3
 800350e:	b29c      	uxth	r4, r3
 8003510:	1dbb      	adds	r3, r7, #6
 8003512:	881a      	ldrh	r2, [r3, #0]
 8003514:	1d3b      	adds	r3, r7, #4
 8003516:	8819      	ldrh	r1, [r3, #0]
 8003518:	1dbb      	adds	r3, r7, #6
 800351a:	8818      	ldrh	r0, [r3, #0]
 800351c:	197b      	adds	r3, r7, r5
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	0023      	movs	r3, r4
 8003524:	f7ff fdfa 	bl	800311c <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8003528:	1dba      	adds	r2, r7, #6
 800352a:	1cbb      	adds	r3, r7, #2
 800352c:	8812      	ldrh	r2, [r2, #0]
 800352e:	881b      	ldrh	r3, [r3, #0]
 8003530:	18d3      	adds	r3, r2, r3
 8003532:	b298      	uxth	r0, r3
 8003534:	1dba      	adds	r2, r7, #6
 8003536:	1cbb      	adds	r3, r7, #2
 8003538:	8812      	ldrh	r2, [r2, #0]
 800353a:	881b      	ldrh	r3, [r3, #0]
 800353c:	18d3      	adds	r3, r2, r3
 800353e:	b29c      	uxth	r4, r3
 8003540:	1d3a      	adds	r2, r7, #4
 8003542:	003b      	movs	r3, r7
 8003544:	8812      	ldrh	r2, [r2, #0]
 8003546:	881b      	ldrh	r3, [r3, #0]
 8003548:	18d3      	adds	r3, r2, r3
 800354a:	b29a      	uxth	r2, r3
 800354c:	1d3b      	adds	r3, r7, #4
 800354e:	8819      	ldrh	r1, [r3, #0]
 8003550:	197b      	adds	r3, r7, r5
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	0013      	movs	r3, r2
 8003558:	0022      	movs	r2, r4
 800355a:	f7ff fddf 	bl	800311c <SSD1306_DrawLine>
 800355e:	e000      	b.n	8003562 <SSD1306_DrawRectangle+0x128>
		return;
 8003560:	46c0      	nop			@ (mov r8, r8)
}
 8003562:	46bd      	mov	sp, r7
 8003564:	b002      	add	sp, #8
 8003566:	bdb0      	pop	{r4, r5, r7, pc}

08003568 <SSD1306_DrawFilledRectangle>:

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8003568:	b5b0      	push	{r4, r5, r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af02      	add	r7, sp, #8
 800356e:	0005      	movs	r5, r0
 8003570:	000c      	movs	r4, r1
 8003572:	0010      	movs	r0, r2
 8003574:	0019      	movs	r1, r3
 8003576:	1dbb      	adds	r3, r7, #6
 8003578:	1c2a      	adds	r2, r5, #0
 800357a:	801a      	strh	r2, [r3, #0]
 800357c:	1d3b      	adds	r3, r7, #4
 800357e:	1c22      	adds	r2, r4, #0
 8003580:	801a      	strh	r2, [r3, #0]
 8003582:	1cbb      	adds	r3, r7, #2
 8003584:	1c02      	adds	r2, r0, #0
 8003586:	801a      	strh	r2, [r3, #0]
 8003588:	003b      	movs	r3, r7
 800358a:	1c0a      	adds	r2, r1, #0
 800358c:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 800358e:	1dbb      	adds	r3, r7, #6
 8003590:	881b      	ldrh	r3, [r3, #0]
 8003592:	2b81      	cmp	r3, #129	@ 0x81
 8003594:	d850      	bhi.n	8003638 <SSD1306_DrawFilledRectangle+0xd0>
		x >= SSD1306_WIDTH ||
 8003596:	1d3b      	adds	r3, r7, #4
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	2b3f      	cmp	r3, #63	@ 0x3f
 800359c:	d84c      	bhi.n	8003638 <SSD1306_DrawFilledRectangle+0xd0>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 800359e:	1dbb      	adds	r3, r7, #6
 80035a0:	881a      	ldrh	r2, [r3, #0]
 80035a2:	1cbb      	adds	r3, r7, #2
 80035a4:	881b      	ldrh	r3, [r3, #0]
 80035a6:	18d3      	adds	r3, r2, r3
 80035a8:	2b81      	cmp	r3, #129	@ 0x81
 80035aa:	dd05      	ble.n	80035b8 <SSD1306_DrawFilledRectangle+0x50>
		w = SSD1306_WIDTH - x;
 80035ac:	1cbb      	adds	r3, r7, #2
 80035ae:	1dba      	adds	r2, r7, #6
 80035b0:	8812      	ldrh	r2, [r2, #0]
 80035b2:	2182      	movs	r1, #130	@ 0x82
 80035b4:	1a8a      	subs	r2, r1, r2
 80035b6:	801a      	strh	r2, [r3, #0]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80035b8:	1d3b      	adds	r3, r7, #4
 80035ba:	881a      	ldrh	r2, [r3, #0]
 80035bc:	003b      	movs	r3, r7
 80035be:	881b      	ldrh	r3, [r3, #0]
 80035c0:	18d3      	adds	r3, r2, r3
 80035c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80035c4:	dd05      	ble.n	80035d2 <SSD1306_DrawFilledRectangle+0x6a>
		h = SSD1306_HEIGHT - y;
 80035c6:	003b      	movs	r3, r7
 80035c8:	1d3a      	adds	r2, r7, #4
 80035ca:	8812      	ldrh	r2, [r2, #0]
 80035cc:	2140      	movs	r1, #64	@ 0x40
 80035ce:	1a8a      	subs	r2, r1, r2
 80035d0:	801a      	strh	r2, [r3, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 80035d2:	230f      	movs	r3, #15
 80035d4:	18fb      	adds	r3, r7, r3
 80035d6:	2200      	movs	r2, #0
 80035d8:	701a      	strb	r2, [r3, #0]
 80035da:	e024      	b.n	8003626 <SSD1306_DrawFilledRectangle+0xbe>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 80035dc:	200f      	movs	r0, #15
 80035de:	183b      	adds	r3, r7, r0
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	1d3b      	adds	r3, r7, #4
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	18d3      	adds	r3, r2, r3
 80035ea:	b299      	uxth	r1, r3
 80035ec:	1dba      	adds	r2, r7, #6
 80035ee:	1cbb      	adds	r3, r7, #2
 80035f0:	8812      	ldrh	r2, [r2, #0]
 80035f2:	881b      	ldrh	r3, [r3, #0]
 80035f4:	18d3      	adds	r3, r2, r3
 80035f6:	b29c      	uxth	r4, r3
 80035f8:	0005      	movs	r5, r0
 80035fa:	183b      	adds	r3, r7, r0
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	b29a      	uxth	r2, r3
 8003600:	1d3b      	adds	r3, r7, #4
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	18d3      	adds	r3, r2, r3
 8003606:	b29a      	uxth	r2, r3
 8003608:	1dbb      	adds	r3, r7, #6
 800360a:	8818      	ldrh	r0, [r3, #0]
 800360c:	2320      	movs	r3, #32
 800360e:	18fb      	adds	r3, r7, r3
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	0013      	movs	r3, r2
 8003616:	0022      	movs	r2, r4
 8003618:	f7ff fd80 	bl	800311c <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 800361c:	197b      	adds	r3, r7, r5
 800361e:	781a      	ldrb	r2, [r3, #0]
 8003620:	197b      	adds	r3, r7, r5
 8003622:	3201      	adds	r2, #1
 8003624:	701a      	strb	r2, [r3, #0]
 8003626:	230f      	movs	r3, #15
 8003628:	18fb      	adds	r3, r7, r3
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	b29b      	uxth	r3, r3
 800362e:	003a      	movs	r2, r7
 8003630:	8812      	ldrh	r2, [r2, #0]
 8003632:	429a      	cmp	r2, r3
 8003634:	d2d2      	bcs.n	80035dc <SSD1306_DrawFilledRectangle+0x74>
 8003636:	e000      	b.n	800363a <SSD1306_DrawFilledRectangle+0xd2>
		return;
 8003638:	46c0      	nop			@ (mov r8, r8)
	}
}
 800363a:	46bd      	mov	sp, r7
 800363c:	b004      	add	sp, #16
 800363e:	bdb0      	pop	{r4, r5, r7, pc}

08003640 <SSD1306_DrawCircle>:
		x += xinc2;
		y += yinc2;
	}
}

void SSD1306_DrawCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) {
 8003640:	b5b0      	push	{r4, r5, r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	0005      	movs	r5, r0
 8003648:	000c      	movs	r4, r1
 800364a:	0010      	movs	r0, r2
 800364c:	0019      	movs	r1, r3
 800364e:	1dbb      	adds	r3, r7, #6
 8003650:	1c2a      	adds	r2, r5, #0
 8003652:	801a      	strh	r2, [r3, #0]
 8003654:	1d3b      	adds	r3, r7, #4
 8003656:	1c22      	adds	r2, r4, #0
 8003658:	801a      	strh	r2, [r3, #0]
 800365a:	1cbb      	adds	r3, r7, #2
 800365c:	1c02      	adds	r2, r0, #0
 800365e:	801a      	strh	r2, [r3, #0]
 8003660:	1c7b      	adds	r3, r7, #1
 8003662:	1c0a      	adds	r2, r1, #0
 8003664:	701a      	strb	r2, [r3, #0]
	int16_t f = 1 - r;
 8003666:	1cbb      	adds	r3, r7, #2
 8003668:	881b      	ldrh	r3, [r3, #0]
 800366a:	2201      	movs	r2, #1
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	b29a      	uxth	r2, r3
 8003670:	2316      	movs	r3, #22
 8003672:	18fb      	adds	r3, r7, r3
 8003674:	801a      	strh	r2, [r3, #0]
	int16_t ddF_x = 1;
 8003676:	2314      	movs	r3, #20
 8003678:	18fb      	adds	r3, r7, r3
 800367a:	2201      	movs	r2, #1
 800367c:	801a      	strh	r2, [r3, #0]
	int16_t ddF_y = -2 * r;
 800367e:	1cbb      	adds	r3, r7, #2
 8003680:	881b      	ldrh	r3, [r3, #0]
 8003682:	1c1a      	adds	r2, r3, #0
 8003684:	03d2      	lsls	r2, r2, #15
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	18db      	adds	r3, r3, r3
 800368a:	b29a      	uxth	r2, r3
 800368c:	2312      	movs	r3, #18
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	801a      	strh	r2, [r3, #0]
	int16_t x = 0;
 8003692:	2310      	movs	r3, #16
 8003694:	18fb      	adds	r3, r7, r3
 8003696:	2200      	movs	r2, #0
 8003698:	801a      	strh	r2, [r3, #0]
	int16_t y = r;
 800369a:	230e      	movs	r3, #14
 800369c:	18fb      	adds	r3, r7, r3
 800369e:	1cba      	adds	r2, r7, #2
 80036a0:	8812      	ldrh	r2, [r2, #0]
 80036a2:	801a      	strh	r2, [r3, #0]

    SSD1306_DrawPixel(x0, y0 + r, c);
 80036a4:	1dbb      	adds	r3, r7, #6
 80036a6:	8818      	ldrh	r0, [r3, #0]
 80036a8:	1d3b      	adds	r3, r7, #4
 80036aa:	881a      	ldrh	r2, [r3, #0]
 80036ac:	1cbb      	adds	r3, r7, #2
 80036ae:	881b      	ldrh	r3, [r3, #0]
 80036b0:	18d3      	adds	r3, r2, r3
 80036b2:	b299      	uxth	r1, r3
 80036b4:	1c7b      	adds	r3, r7, #1
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	001a      	movs	r2, r3
 80036ba:	f7ff fbf5 	bl	8002ea8 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0, y0 - r, c);
 80036be:	1dbb      	adds	r3, r7, #6
 80036c0:	8818      	ldrh	r0, [r3, #0]
 80036c2:	1d3b      	adds	r3, r7, #4
 80036c4:	881a      	ldrh	r2, [r3, #0]
 80036c6:	1cbb      	adds	r3, r7, #2
 80036c8:	881b      	ldrh	r3, [r3, #0]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	b299      	uxth	r1, r3
 80036ce:	1c7b      	adds	r3, r7, #1
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	001a      	movs	r2, r3
 80036d4:	f7ff fbe8 	bl	8002ea8 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 + r, y0, c);
 80036d8:	1dbb      	adds	r3, r7, #6
 80036da:	881a      	ldrh	r2, [r3, #0]
 80036dc:	1cbb      	adds	r3, r7, #2
 80036de:	881b      	ldrh	r3, [r3, #0]
 80036e0:	18d3      	adds	r3, r2, r3
 80036e2:	b298      	uxth	r0, r3
 80036e4:	1d3b      	adds	r3, r7, #4
 80036e6:	8819      	ldrh	r1, [r3, #0]
 80036e8:	1c7b      	adds	r3, r7, #1
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	001a      	movs	r2, r3
 80036ee:	f7ff fbdb 	bl	8002ea8 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 - r, y0, c);
 80036f2:	1dbb      	adds	r3, r7, #6
 80036f4:	881a      	ldrh	r2, [r3, #0]
 80036f6:	1cbb      	adds	r3, r7, #2
 80036f8:	881b      	ldrh	r3, [r3, #0]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	b298      	uxth	r0, r3
 80036fe:	1d3b      	adds	r3, r7, #4
 8003700:	8819      	ldrh	r1, [r3, #0]
 8003702:	1c7b      	adds	r3, r7, #1
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	001a      	movs	r2, r3
 8003708:	f7ff fbce 	bl	8002ea8 <SSD1306_DrawPixel>

    while (x < y) {
 800370c:	e0c0      	b.n	8003890 <SSD1306_DrawCircle+0x250>
        if (f >= 0) {
 800370e:	2116      	movs	r1, #22
 8003710:	187b      	adds	r3, r7, r1
 8003712:	2200      	movs	r2, #0
 8003714:	5e9b      	ldrsh	r3, [r3, r2]
 8003716:	2b00      	cmp	r3, #0
 8003718:	db17      	blt.n	800374a <SSD1306_DrawCircle+0x10a>
            y--;
 800371a:	200e      	movs	r0, #14
 800371c:	183b      	adds	r3, r7, r0
 800371e:	2200      	movs	r2, #0
 8003720:	5e9b      	ldrsh	r3, [r3, r2]
 8003722:	b29b      	uxth	r3, r3
 8003724:	3b01      	subs	r3, #1
 8003726:	b29a      	uxth	r2, r3
 8003728:	183b      	adds	r3, r7, r0
 800372a:	801a      	strh	r2, [r3, #0]
            ddF_y += 2;
 800372c:	2012      	movs	r0, #18
 800372e:	183b      	adds	r3, r7, r0
 8003730:	881b      	ldrh	r3, [r3, #0]
 8003732:	3302      	adds	r3, #2
 8003734:	b29a      	uxth	r2, r3
 8003736:	183b      	adds	r3, r7, r0
 8003738:	801a      	strh	r2, [r3, #0]
            f += ddF_y;
 800373a:	187b      	adds	r3, r7, r1
 800373c:	881a      	ldrh	r2, [r3, #0]
 800373e:	183b      	adds	r3, r7, r0
 8003740:	881b      	ldrh	r3, [r3, #0]
 8003742:	18d3      	adds	r3, r2, r3
 8003744:	b29a      	uxth	r2, r3
 8003746:	187b      	adds	r3, r7, r1
 8003748:	801a      	strh	r2, [r3, #0]
        }
        x++;
 800374a:	2110      	movs	r1, #16
 800374c:	187b      	adds	r3, r7, r1
 800374e:	2200      	movs	r2, #0
 8003750:	5e9b      	ldrsh	r3, [r3, r2]
 8003752:	b29b      	uxth	r3, r3
 8003754:	3301      	adds	r3, #1
 8003756:	b29a      	uxth	r2, r3
 8003758:	187b      	adds	r3, r7, r1
 800375a:	801a      	strh	r2, [r3, #0]
        ddF_x += 2;
 800375c:	2014      	movs	r0, #20
 800375e:	183b      	adds	r3, r7, r0
 8003760:	881b      	ldrh	r3, [r3, #0]
 8003762:	3302      	adds	r3, #2
 8003764:	b29a      	uxth	r2, r3
 8003766:	183b      	adds	r3, r7, r0
 8003768:	801a      	strh	r2, [r3, #0]
        f += ddF_x;
 800376a:	2416      	movs	r4, #22
 800376c:	193b      	adds	r3, r7, r4
 800376e:	881a      	ldrh	r2, [r3, #0]
 8003770:	183b      	adds	r3, r7, r0
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	18d3      	adds	r3, r2, r3
 8003776:	b29a      	uxth	r2, r3
 8003778:	193b      	adds	r3, r7, r4
 800377a:	801a      	strh	r2, [r3, #0]

        SSD1306_DrawPixel(x0 + x, y0 + y, c);
 800377c:	1dbb      	adds	r3, r7, #6
 800377e:	881a      	ldrh	r2, [r3, #0]
 8003780:	000c      	movs	r4, r1
 8003782:	193b      	adds	r3, r7, r4
 8003784:	881b      	ldrh	r3, [r3, #0]
 8003786:	18d3      	adds	r3, r2, r3
 8003788:	b298      	uxth	r0, r3
 800378a:	1d3b      	adds	r3, r7, #4
 800378c:	881a      	ldrh	r2, [r3, #0]
 800378e:	250e      	movs	r5, #14
 8003790:	197b      	adds	r3, r7, r5
 8003792:	881b      	ldrh	r3, [r3, #0]
 8003794:	18d3      	adds	r3, r2, r3
 8003796:	b299      	uxth	r1, r3
 8003798:	1c7b      	adds	r3, r7, #1
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	001a      	movs	r2, r3
 800379e:	f7ff fb83 	bl	8002ea8 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 + y, c);
 80037a2:	1dbb      	adds	r3, r7, #6
 80037a4:	881a      	ldrh	r2, [r3, #0]
 80037a6:	193b      	adds	r3, r7, r4
 80037a8:	881b      	ldrh	r3, [r3, #0]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	b298      	uxth	r0, r3
 80037ae:	1d3b      	adds	r3, r7, #4
 80037b0:	881a      	ldrh	r2, [r3, #0]
 80037b2:	197b      	adds	r3, r7, r5
 80037b4:	881b      	ldrh	r3, [r3, #0]
 80037b6:	18d3      	adds	r3, r2, r3
 80037b8:	b299      	uxth	r1, r3
 80037ba:	1c7b      	adds	r3, r7, #1
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	001a      	movs	r2, r3
 80037c0:	f7ff fb72 	bl	8002ea8 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + x, y0 - y, c);
 80037c4:	1dbb      	adds	r3, r7, #6
 80037c6:	881a      	ldrh	r2, [r3, #0]
 80037c8:	193b      	adds	r3, r7, r4
 80037ca:	881b      	ldrh	r3, [r3, #0]
 80037cc:	18d3      	adds	r3, r2, r3
 80037ce:	b298      	uxth	r0, r3
 80037d0:	1d3b      	adds	r3, r7, #4
 80037d2:	881a      	ldrh	r2, [r3, #0]
 80037d4:	197b      	adds	r3, r7, r5
 80037d6:	881b      	ldrh	r3, [r3, #0]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	b299      	uxth	r1, r3
 80037dc:	1c7b      	adds	r3, r7, #1
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	001a      	movs	r2, r3
 80037e2:	f7ff fb61 	bl	8002ea8 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 - y, c);
 80037e6:	1dbb      	adds	r3, r7, #6
 80037e8:	881a      	ldrh	r2, [r3, #0]
 80037ea:	193b      	adds	r3, r7, r4
 80037ec:	881b      	ldrh	r3, [r3, #0]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	b298      	uxth	r0, r3
 80037f2:	1d3b      	adds	r3, r7, #4
 80037f4:	881a      	ldrh	r2, [r3, #0]
 80037f6:	197b      	adds	r3, r7, r5
 80037f8:	881b      	ldrh	r3, [r3, #0]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	b299      	uxth	r1, r3
 80037fe:	1c7b      	adds	r3, r7, #1
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	001a      	movs	r2, r3
 8003804:	f7ff fb50 	bl	8002ea8 <SSD1306_DrawPixel>

        SSD1306_DrawPixel(x0 + y, y0 + x, c);
 8003808:	1dbb      	adds	r3, r7, #6
 800380a:	881a      	ldrh	r2, [r3, #0]
 800380c:	197b      	adds	r3, r7, r5
 800380e:	881b      	ldrh	r3, [r3, #0]
 8003810:	18d3      	adds	r3, r2, r3
 8003812:	b298      	uxth	r0, r3
 8003814:	1d3b      	adds	r3, r7, #4
 8003816:	881a      	ldrh	r2, [r3, #0]
 8003818:	193b      	adds	r3, r7, r4
 800381a:	881b      	ldrh	r3, [r3, #0]
 800381c:	18d3      	adds	r3, r2, r3
 800381e:	b299      	uxth	r1, r3
 8003820:	1c7b      	adds	r3, r7, #1
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	001a      	movs	r2, r3
 8003826:	f7ff fb3f 	bl	8002ea8 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 + x, c);
 800382a:	1dbb      	adds	r3, r7, #6
 800382c:	881a      	ldrh	r2, [r3, #0]
 800382e:	197b      	adds	r3, r7, r5
 8003830:	881b      	ldrh	r3, [r3, #0]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	b298      	uxth	r0, r3
 8003836:	1d3b      	adds	r3, r7, #4
 8003838:	881a      	ldrh	r2, [r3, #0]
 800383a:	193b      	adds	r3, r7, r4
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	18d3      	adds	r3, r2, r3
 8003840:	b299      	uxth	r1, r3
 8003842:	1c7b      	adds	r3, r7, #1
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	001a      	movs	r2, r3
 8003848:	f7ff fb2e 	bl	8002ea8 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + y, y0 - x, c);
 800384c:	1dbb      	adds	r3, r7, #6
 800384e:	881a      	ldrh	r2, [r3, #0]
 8003850:	197b      	adds	r3, r7, r5
 8003852:	881b      	ldrh	r3, [r3, #0]
 8003854:	18d3      	adds	r3, r2, r3
 8003856:	b298      	uxth	r0, r3
 8003858:	1d3b      	adds	r3, r7, #4
 800385a:	881a      	ldrh	r2, [r3, #0]
 800385c:	193b      	adds	r3, r7, r4
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	b299      	uxth	r1, r3
 8003864:	1c7b      	adds	r3, r7, #1
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	001a      	movs	r2, r3
 800386a:	f7ff fb1d 	bl	8002ea8 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 - x, c);
 800386e:	1dbb      	adds	r3, r7, #6
 8003870:	881a      	ldrh	r2, [r3, #0]
 8003872:	197b      	adds	r3, r7, r5
 8003874:	881b      	ldrh	r3, [r3, #0]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	b298      	uxth	r0, r3
 800387a:	1d3b      	adds	r3, r7, #4
 800387c:	881a      	ldrh	r2, [r3, #0]
 800387e:	193b      	adds	r3, r7, r4
 8003880:	881b      	ldrh	r3, [r3, #0]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	b299      	uxth	r1, r3
 8003886:	1c7b      	adds	r3, r7, #1
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	001a      	movs	r2, r3
 800388c:	f7ff fb0c 	bl	8002ea8 <SSD1306_DrawPixel>
    while (x < y) {
 8003890:	2310      	movs	r3, #16
 8003892:	18fa      	adds	r2, r7, r3
 8003894:	230e      	movs	r3, #14
 8003896:	18fb      	adds	r3, r7, r3
 8003898:	2100      	movs	r1, #0
 800389a:	5e52      	ldrsh	r2, [r2, r1]
 800389c:	2100      	movs	r1, #0
 800389e:	5e5b      	ldrsh	r3, [r3, r1]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	da00      	bge.n	80038a6 <SSD1306_DrawCircle+0x266>
 80038a4:	e733      	b.n	800370e <SSD1306_DrawCircle+0xce>
    }
}
 80038a6:	46c0      	nop			@ (mov r8, r8)
 80038a8:	46c0      	nop			@ (mov r8, r8)
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b006      	add	sp, #24
 80038ae:	bdb0      	pop	{r4, r5, r7, pc}

080038b0 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80038b4:	2000      	movs	r0, #0
 80038b6:	f7ff fadd 	bl	8002e74 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80038ba:	f7ff faa3 	bl	8002e04 <SSD1306_UpdateScreen>
}
 80038be:	46c0      	nop			@ (mov r8, r8)
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80038ca:	4b07      	ldr	r3, [pc, #28]	@ (80038e8 <ssd1306_I2C_Init+0x24>)
 80038cc:	607b      	str	r3, [r7, #4]
	while(p>0)
 80038ce:	e002      	b.n	80038d6 <ssd1306_I2C_Init+0x12>
		p--;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3b01      	subs	r3, #1
 80038d4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1f9      	bne.n	80038d0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80038dc:	46c0      	nop			@ (mov r8, r8)
 80038de:	46c0      	nop			@ (mov r8, r8)
 80038e0:	46bd      	mov	sp, r7
 80038e2:	b002      	add	sp, #8
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	46c0      	nop			@ (mov r8, r8)
 80038e8:	0003d090 	.word	0x0003d090

080038ec <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80038ec:	b5b0      	push	{r4, r5, r7, lr}
 80038ee:	b0c6      	sub	sp, #280	@ 0x118
 80038f0:	af02      	add	r7, sp, #8
 80038f2:	0004      	movs	r4, r0
 80038f4:	0008      	movs	r0, r1
 80038f6:	603a      	str	r2, [r7, #0]
 80038f8:	0019      	movs	r1, r3
 80038fa:	4b2d      	ldr	r3, [pc, #180]	@ (80039b0 <ssd1306_I2C_WriteMulti+0xc4>)
 80038fc:	2588      	movs	r5, #136	@ 0x88
 80038fe:	006d      	lsls	r5, r5, #1
 8003900:	195b      	adds	r3, r3, r5
 8003902:	19db      	adds	r3, r3, r7
 8003904:	1c22      	adds	r2, r4, #0
 8003906:	701a      	strb	r2, [r3, #0]
 8003908:	4b2a      	ldr	r3, [pc, #168]	@ (80039b4 <ssd1306_I2C_WriteMulti+0xc8>)
 800390a:	002c      	movs	r4, r5
 800390c:	191b      	adds	r3, r3, r4
 800390e:	19db      	adds	r3, r3, r7
 8003910:	1c02      	adds	r2, r0, #0
 8003912:	701a      	strb	r2, [r3, #0]
 8003914:	4b28      	ldr	r3, [pc, #160]	@ (80039b8 <ssd1306_I2C_WriteMulti+0xcc>)
 8003916:	0020      	movs	r0, r4
 8003918:	181b      	adds	r3, r3, r0
 800391a:	19db      	adds	r3, r3, r7
 800391c:	1c0a      	adds	r2, r1, #0
 800391e:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8003920:	4b26      	ldr	r3, [pc, #152]	@ (80039bc <ssd1306_I2C_WriteMulti+0xd0>)
 8003922:	181b      	adds	r3, r3, r0
 8003924:	19db      	adds	r3, r3, r7
 8003926:	4a23      	ldr	r2, [pc, #140]	@ (80039b4 <ssd1306_I2C_WriteMulti+0xc8>)
 8003928:	1812      	adds	r2, r2, r0
 800392a:	19d2      	adds	r2, r2, r7
 800392c:	7812      	ldrb	r2, [r2, #0]
 800392e:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8003930:	2310      	movs	r3, #16
 8003932:	33ff      	adds	r3, #255	@ 0xff
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	2200      	movs	r2, #0
 8003938:	701a      	strb	r2, [r3, #0]
 800393a:	e014      	b.n	8003966 <ssd1306_I2C_WriteMulti+0x7a>
dt[i+1] = data[i];
 800393c:	2010      	movs	r0, #16
 800393e:	30ff      	adds	r0, #255	@ 0xff
 8003940:	183b      	adds	r3, r7, r0
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	18d2      	adds	r2, r2, r3
 8003948:	183b      	adds	r3, r7, r0
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	3301      	adds	r3, #1
 800394e:	7811      	ldrb	r1, [r2, #0]
 8003950:	4a1a      	ldr	r2, [pc, #104]	@ (80039bc <ssd1306_I2C_WriteMulti+0xd0>)
 8003952:	2488      	movs	r4, #136	@ 0x88
 8003954:	0064      	lsls	r4, r4, #1
 8003956:	1912      	adds	r2, r2, r4
 8003958:	19d2      	adds	r2, r2, r7
 800395a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800395c:	183b      	adds	r3, r7, r0
 800395e:	781a      	ldrb	r2, [r3, #0]
 8003960:	183b      	adds	r3, r7, r0
 8003962:	3201      	adds	r2, #1
 8003964:	701a      	strb	r2, [r3, #0]
 8003966:	2310      	movs	r3, #16
 8003968:	33ff      	adds	r3, #255	@ 0xff
 800396a:	18fb      	adds	r3, r7, r3
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	b29b      	uxth	r3, r3
 8003970:	4a11      	ldr	r2, [pc, #68]	@ (80039b8 <ssd1306_I2C_WriteMulti+0xcc>)
 8003972:	2188      	movs	r1, #136	@ 0x88
 8003974:	0049      	lsls	r1, r1, #1
 8003976:	1852      	adds	r2, r2, r1
 8003978:	19d2      	adds	r2, r2, r7
 800397a:	8812      	ldrh	r2, [r2, #0]
 800397c:	429a      	cmp	r2, r3
 800397e:	d8dd      	bhi.n	800393c <ssd1306_I2C_WriteMulti+0x50>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8003980:	4b0b      	ldr	r3, [pc, #44]	@ (80039b0 <ssd1306_I2C_WriteMulti+0xc4>)
 8003982:	000a      	movs	r2, r1
 8003984:	189b      	adds	r3, r3, r2
 8003986:	19db      	adds	r3, r3, r7
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	b299      	uxth	r1, r3
 800398c:	4b0a      	ldr	r3, [pc, #40]	@ (80039b8 <ssd1306_I2C_WriteMulti+0xcc>)
 800398e:	189b      	adds	r3, r3, r2
 8003990:	19db      	adds	r3, r3, r7
 8003992:	881b      	ldrh	r3, [r3, #0]
 8003994:	3301      	adds	r3, #1
 8003996:	b29b      	uxth	r3, r3
 8003998:	220c      	movs	r2, #12
 800399a:	18ba      	adds	r2, r7, r2
 800399c:	4808      	ldr	r0, [pc, #32]	@ (80039c0 <ssd1306_I2C_WriteMulti+0xd4>)
 800399e:	240a      	movs	r4, #10
 80039a0:	9400      	str	r4, [sp, #0]
 80039a2:	f000 fded 	bl	8004580 <HAL_I2C_Master_Transmit>
}
 80039a6:	46c0      	nop			@ (mov r8, r8)
 80039a8:	46bd      	mov	sp, r7
 80039aa:	b044      	add	sp, #272	@ 0x110
 80039ac:	bdb0      	pop	{r4, r5, r7, pc}
 80039ae:	46c0      	nop			@ (mov r8, r8)
 80039b0:	fffffef7 	.word	0xfffffef7
 80039b4:	fffffef6 	.word	0xfffffef6
 80039b8:	fffffef4 	.word	0xfffffef4
 80039bc:	fffffefc 	.word	0xfffffefc
 80039c0:	200000a8 	.word	0x200000a8

080039c4 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80039c4:	b590      	push	{r4, r7, lr}
 80039c6:	b087      	sub	sp, #28
 80039c8:	af02      	add	r7, sp, #8
 80039ca:	0004      	movs	r4, r0
 80039cc:	0008      	movs	r0, r1
 80039ce:	0011      	movs	r1, r2
 80039d0:	1dfb      	adds	r3, r7, #7
 80039d2:	1c22      	adds	r2, r4, #0
 80039d4:	701a      	strb	r2, [r3, #0]
 80039d6:	1dbb      	adds	r3, r7, #6
 80039d8:	1c02      	adds	r2, r0, #0
 80039da:	701a      	strb	r2, [r3, #0]
 80039dc:	1d7b      	adds	r3, r7, #5
 80039de:	1c0a      	adds	r2, r1, #0
 80039e0:	701a      	strb	r2, [r3, #0]
	uint8_t dt[2];
	dt[0] = reg;
 80039e2:	200c      	movs	r0, #12
 80039e4:	183b      	adds	r3, r7, r0
 80039e6:	1dba      	adds	r2, r7, #6
 80039e8:	7812      	ldrb	r2, [r2, #0]
 80039ea:	701a      	strb	r2, [r3, #0]
	dt[1] = data;
 80039ec:	183b      	adds	r3, r7, r0
 80039ee:	1d7a      	adds	r2, r7, #5
 80039f0:	7812      	ldrb	r2, [r2, #0]
 80039f2:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80039f4:	1dfb      	adds	r3, r7, #7
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	b299      	uxth	r1, r3
 80039fa:	183a      	adds	r2, r7, r0
 80039fc:	4804      	ldr	r0, [pc, #16]	@ (8003a10 <ssd1306_I2C_Write+0x4c>)
 80039fe:	230a      	movs	r3, #10
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	2302      	movs	r3, #2
 8003a04:	f000 fdbc 	bl	8004580 <HAL_I2C_Master_Transmit>
}
 8003a08:	46c0      	nop			@ (mov r8, r8)
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b005      	add	sp, #20
 8003a0e:	bd90      	pop	{r4, r7, pc}
 8003a10:	200000a8 	.word	0x200000a8

08003a14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a1a:	4b12      	ldr	r3, [pc, #72]	@ (8003a64 <HAL_MspInit+0x50>)
 8003a1c:	699a      	ldr	r2, [r3, #24]
 8003a1e:	4b11      	ldr	r3, [pc, #68]	@ (8003a64 <HAL_MspInit+0x50>)
 8003a20:	2101      	movs	r1, #1
 8003a22:	430a      	orrs	r2, r1
 8003a24:	619a      	str	r2, [r3, #24]
 8003a26:	4b0f      	ldr	r3, [pc, #60]	@ (8003a64 <HAL_MspInit+0x50>)
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	607b      	str	r3, [r7, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a32:	4b0c      	ldr	r3, [pc, #48]	@ (8003a64 <HAL_MspInit+0x50>)
 8003a34:	69da      	ldr	r2, [r3, #28]
 8003a36:	4b0b      	ldr	r3, [pc, #44]	@ (8003a64 <HAL_MspInit+0x50>)
 8003a38:	2180      	movs	r1, #128	@ 0x80
 8003a3a:	0549      	lsls	r1, r1, #21
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	61da      	str	r2, [r3, #28]
 8003a40:	4b08      	ldr	r3, [pc, #32]	@ (8003a64 <HAL_MspInit+0x50>)
 8003a42:	69da      	ldr	r2, [r3, #28]
 8003a44:	2380      	movs	r3, #128	@ 0x80
 8003a46:	055b      	lsls	r3, r3, #21
 8003a48:	4013      	ands	r3, r2
 8003a4a:	603b      	str	r3, [r7, #0]
 8003a4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8003a4e:	2302      	movs	r3, #2
 8003a50:	425b      	negs	r3, r3
 8003a52:	2200      	movs	r2, #0
 8003a54:	2103      	movs	r1, #3
 8003a56:	0018      	movs	r0, r3
 8003a58:	f000 fb14 	bl	8004084 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a5c:	46c0      	nop			@ (mov r8, r8)
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b002      	add	sp, #8
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40021000 	.word	0x40021000

08003a68 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a68:	b590      	push	{r4, r7, lr}
 8003a6a:	b08b      	sub	sp, #44	@ 0x2c
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a70:	2414      	movs	r4, #20
 8003a72:	193b      	adds	r3, r7, r4
 8003a74:	0018      	movs	r0, r3
 8003a76:	2314      	movs	r3, #20
 8003a78:	001a      	movs	r2, r3
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	f006 f9e0 	bl	8009e40 <memset>
  if(hi2c->Instance==I2C1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a1c      	ldr	r2, [pc, #112]	@ (8003af8 <HAL_I2C_MspInit+0x90>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d132      	bne.n	8003af0 <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8003afc <HAL_I2C_MspInit+0x94>)
 8003a8c:	695a      	ldr	r2, [r3, #20]
 8003a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8003afc <HAL_I2C_MspInit+0x94>)
 8003a90:	2180      	movs	r1, #128	@ 0x80
 8003a92:	02c9      	lsls	r1, r1, #11
 8003a94:	430a      	orrs	r2, r1
 8003a96:	615a      	str	r2, [r3, #20]
 8003a98:	4b18      	ldr	r3, [pc, #96]	@ (8003afc <HAL_I2C_MspInit+0x94>)
 8003a9a:	695a      	ldr	r2, [r3, #20]
 8003a9c:	2380      	movs	r3, #128	@ 0x80
 8003a9e:	02db      	lsls	r3, r3, #11
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
 8003aa4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCK_D15_Pin|OLED_SDA_D14_Pin;
 8003aa6:	193b      	adds	r3, r7, r4
 8003aa8:	22c0      	movs	r2, #192	@ 0xc0
 8003aaa:	0092      	lsls	r2, r2, #2
 8003aac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003aae:	0021      	movs	r1, r4
 8003ab0:	187b      	adds	r3, r7, r1
 8003ab2:	2212      	movs	r2, #18
 8003ab4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab6:	187b      	adds	r3, r7, r1
 8003ab8:	2200      	movs	r2, #0
 8003aba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003abc:	187b      	adds	r3, r7, r1
 8003abe:	2203      	movs	r2, #3
 8003ac0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003ac2:	187b      	adds	r3, r7, r1
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ac8:	187b      	adds	r3, r7, r1
 8003aca:	4a0d      	ldr	r2, [pc, #52]	@ (8003b00 <HAL_I2C_MspInit+0x98>)
 8003acc:	0019      	movs	r1, r3
 8003ace:	0010      	movs	r0, r2
 8003ad0:	f000 fafe 	bl	80040d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ad4:	4b09      	ldr	r3, [pc, #36]	@ (8003afc <HAL_I2C_MspInit+0x94>)
 8003ad6:	69da      	ldr	r2, [r3, #28]
 8003ad8:	4b08      	ldr	r3, [pc, #32]	@ (8003afc <HAL_I2C_MspInit+0x94>)
 8003ada:	2180      	movs	r1, #128	@ 0x80
 8003adc:	0389      	lsls	r1, r1, #14
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	61da      	str	r2, [r3, #28]
 8003ae2:	4b06      	ldr	r3, [pc, #24]	@ (8003afc <HAL_I2C_MspInit+0x94>)
 8003ae4:	69da      	ldr	r2, [r3, #28]
 8003ae6:	2380      	movs	r3, #128	@ 0x80
 8003ae8:	039b      	lsls	r3, r3, #14
 8003aea:	4013      	ands	r3, r2
 8003aec:	60fb      	str	r3, [r7, #12]
 8003aee:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003af0:	46c0      	nop			@ (mov r8, r8)
 8003af2:	46bd      	mov	sp, r7
 8003af4:	b00b      	add	sp, #44	@ 0x2c
 8003af6:	bd90      	pop	{r4, r7, pc}
 8003af8:	40005400 	.word	0x40005400
 8003afc:	40021000 	.word	0x40021000
 8003b00:	48000400 	.word	0x48000400

08003b04 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003b04:	b590      	push	{r4, r7, lr}
 8003b06:	b08b      	sub	sp, #44	@ 0x2c
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b0c:	2414      	movs	r4, #20
 8003b0e:	193b      	adds	r3, r7, r4
 8003b10:	0018      	movs	r0, r3
 8003b12:	2314      	movs	r3, #20
 8003b14:	001a      	movs	r2, r3
 8003b16:	2100      	movs	r1, #0
 8003b18:	f006 f992 	bl	8009e40 <memset>
  if(htim_ic->Instance==TIM1)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a21      	ldr	r2, [pc, #132]	@ (8003ba8 <HAL_TIM_IC_MspInit+0xa4>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d13b      	bne.n	8003b9e <HAL_TIM_IC_MspInit+0x9a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b26:	4b21      	ldr	r3, [pc, #132]	@ (8003bac <HAL_TIM_IC_MspInit+0xa8>)
 8003b28:	699a      	ldr	r2, [r3, #24]
 8003b2a:	4b20      	ldr	r3, [pc, #128]	@ (8003bac <HAL_TIM_IC_MspInit+0xa8>)
 8003b2c:	2180      	movs	r1, #128	@ 0x80
 8003b2e:	0109      	lsls	r1, r1, #4
 8003b30:	430a      	orrs	r2, r1
 8003b32:	619a      	str	r2, [r3, #24]
 8003b34:	4b1d      	ldr	r3, [pc, #116]	@ (8003bac <HAL_TIM_IC_MspInit+0xa8>)
 8003b36:	699a      	ldr	r2, [r3, #24]
 8003b38:	2380      	movs	r3, #128	@ 0x80
 8003b3a:	011b      	lsls	r3, r3, #4
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b42:	4b1a      	ldr	r3, [pc, #104]	@ (8003bac <HAL_TIM_IC_MspInit+0xa8>)
 8003b44:	695a      	ldr	r2, [r3, #20]
 8003b46:	4b19      	ldr	r3, [pc, #100]	@ (8003bac <HAL_TIM_IC_MspInit+0xa8>)
 8003b48:	2180      	movs	r1, #128	@ 0x80
 8003b4a:	0289      	lsls	r1, r1, #10
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	615a      	str	r2, [r3, #20]
 8003b50:	4b16      	ldr	r3, [pc, #88]	@ (8003bac <HAL_TIM_IC_MspInit+0xa8>)
 8003b52:	695a      	ldr	r2, [r3, #20]
 8003b54:	2380      	movs	r3, #128	@ 0x80
 8003b56:	029b      	lsls	r3, r3, #10
 8003b58:	4013      	ands	r3, r2
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = Echo_Pin;
 8003b5e:	193b      	adds	r3, r7, r4
 8003b60:	2280      	movs	r2, #128	@ 0x80
 8003b62:	0052      	lsls	r2, r2, #1
 8003b64:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b66:	0021      	movs	r1, r4
 8003b68:	187b      	adds	r3, r7, r1
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6e:	187b      	adds	r3, r7, r1
 8003b70:	2200      	movs	r2, #0
 8003b72:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b74:	187b      	adds	r3, r7, r1
 8003b76:	2200      	movs	r2, #0
 8003b78:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003b7a:	187b      	adds	r3, r7, r1
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 8003b80:	187a      	adds	r2, r7, r1
 8003b82:	2390      	movs	r3, #144	@ 0x90
 8003b84:	05db      	lsls	r3, r3, #23
 8003b86:	0011      	movs	r1, r2
 8003b88:	0018      	movs	r0, r3
 8003b8a:	f000 faa1 	bl	80040d0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 3, 0);
 8003b8e:	2200      	movs	r2, #0
 8003b90:	2103      	movs	r1, #3
 8003b92:	200e      	movs	r0, #14
 8003b94:	f000 fa76 	bl	8004084 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003b98:	200e      	movs	r0, #14
 8003b9a:	f000 fa88 	bl	80040ae <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003b9e:	46c0      	nop			@ (mov r8, r8)
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	b00b      	add	sp, #44	@ 0x2c
 8003ba4:	bd90      	pop	{r4, r7, pc}
 8003ba6:	46c0      	nop			@ (mov r8, r8)
 8003ba8:	40012c00 	.word	0x40012c00
 8003bac:	40021000 	.word	0x40021000

08003bb0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a09      	ldr	r2, [pc, #36]	@ (8003be4 <HAL_TIM_Base_MspInit+0x34>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d10b      	bne.n	8003bda <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003bc2:	4b09      	ldr	r3, [pc, #36]	@ (8003be8 <HAL_TIM_Base_MspInit+0x38>)
 8003bc4:	69da      	ldr	r2, [r3, #28]
 8003bc6:	4b08      	ldr	r3, [pc, #32]	@ (8003be8 <HAL_TIM_Base_MspInit+0x38>)
 8003bc8:	2102      	movs	r1, #2
 8003bca:	430a      	orrs	r2, r1
 8003bcc:	61da      	str	r2, [r3, #28]
 8003bce:	4b06      	ldr	r3, [pc, #24]	@ (8003be8 <HAL_TIM_Base_MspInit+0x38>)
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	60fb      	str	r3, [r7, #12]
 8003bd8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003bda:	46c0      	nop			@ (mov r8, r8)
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	b004      	add	sp, #16
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	46c0      	nop			@ (mov r8, r8)
 8003be4:	40000400 	.word	0x40000400
 8003be8:	40021000 	.word	0x40021000

08003bec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003bec:	b590      	push	{r4, r7, lr}
 8003bee:	b089      	sub	sp, #36	@ 0x24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf4:	240c      	movs	r4, #12
 8003bf6:	193b      	adds	r3, r7, r4
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	2314      	movs	r3, #20
 8003bfc:	001a      	movs	r2, r3
 8003bfe:	2100      	movs	r1, #0
 8003c00:	f006 f91e 	bl	8009e40 <memset>
  if(htim->Instance==TIM3)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a15      	ldr	r2, [pc, #84]	@ (8003c60 <HAL_TIM_MspPostInit+0x74>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d124      	bne.n	8003c58 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c0e:	4b15      	ldr	r3, [pc, #84]	@ (8003c64 <HAL_TIM_MspPostInit+0x78>)
 8003c10:	695a      	ldr	r2, [r3, #20]
 8003c12:	4b14      	ldr	r3, [pc, #80]	@ (8003c64 <HAL_TIM_MspPostInit+0x78>)
 8003c14:	2180      	movs	r1, #128	@ 0x80
 8003c16:	0289      	lsls	r1, r1, #10
 8003c18:	430a      	orrs	r2, r1
 8003c1a:	615a      	str	r2, [r3, #20]
 8003c1c:	4b11      	ldr	r3, [pc, #68]	@ (8003c64 <HAL_TIM_MspPostInit+0x78>)
 8003c1e:	695a      	ldr	r2, [r3, #20]
 8003c20:	2380      	movs	r3, #128	@ 0x80
 8003c22:	029b      	lsls	r3, r3, #10
 8003c24:	4013      	ands	r3, r2
 8003c26:	60bb      	str	r3, [r7, #8]
 8003c28:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c2a:	0021      	movs	r1, r4
 8003c2c:	187b      	adds	r3, r7, r1
 8003c2e:	22c0      	movs	r2, #192	@ 0xc0
 8003c30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c32:	187b      	adds	r3, r7, r1
 8003c34:	2202      	movs	r2, #2
 8003c36:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c38:	187b      	adds	r3, r7, r1
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c3e:	187b      	adds	r3, r7, r1
 8003c40:	2200      	movs	r2, #0
 8003c42:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003c44:	187b      	adds	r3, r7, r1
 8003c46:	2201      	movs	r2, #1
 8003c48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c4a:	187a      	adds	r2, r7, r1
 8003c4c:	2390      	movs	r3, #144	@ 0x90
 8003c4e:	05db      	lsls	r3, r3, #23
 8003c50:	0011      	movs	r1, r2
 8003c52:	0018      	movs	r0, r3
 8003c54:	f000 fa3c 	bl	80040d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003c58:	46c0      	nop			@ (mov r8, r8)
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b009      	add	sp, #36	@ 0x24
 8003c5e:	bd90      	pop	{r4, r7, pc}
 8003c60:	40000400 	.word	0x40000400
 8003c64:	40021000 	.word	0x40021000

08003c68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c68:	b590      	push	{r4, r7, lr}
 8003c6a:	b08b      	sub	sp, #44	@ 0x2c
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c70:	2414      	movs	r4, #20
 8003c72:	193b      	adds	r3, r7, r4
 8003c74:	0018      	movs	r0, r3
 8003c76:	2314      	movs	r3, #20
 8003c78:	001a      	movs	r2, r3
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	f006 f8e0 	bl	8009e40 <memset>
  if(huart->Instance==USART2)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a1c      	ldr	r2, [pc, #112]	@ (8003cf8 <HAL_UART_MspInit+0x90>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d132      	bne.n	8003cf0 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c8a:	4b1c      	ldr	r3, [pc, #112]	@ (8003cfc <HAL_UART_MspInit+0x94>)
 8003c8c:	69da      	ldr	r2, [r3, #28]
 8003c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8003cfc <HAL_UART_MspInit+0x94>)
 8003c90:	2180      	movs	r1, #128	@ 0x80
 8003c92:	0289      	lsls	r1, r1, #10
 8003c94:	430a      	orrs	r2, r1
 8003c96:	61da      	str	r2, [r3, #28]
 8003c98:	4b18      	ldr	r3, [pc, #96]	@ (8003cfc <HAL_UART_MspInit+0x94>)
 8003c9a:	69da      	ldr	r2, [r3, #28]
 8003c9c:	2380      	movs	r3, #128	@ 0x80
 8003c9e:	029b      	lsls	r3, r3, #10
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
 8003ca4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ca6:	4b15      	ldr	r3, [pc, #84]	@ (8003cfc <HAL_UART_MspInit+0x94>)
 8003ca8:	695a      	ldr	r2, [r3, #20]
 8003caa:	4b14      	ldr	r3, [pc, #80]	@ (8003cfc <HAL_UART_MspInit+0x94>)
 8003cac:	2180      	movs	r1, #128	@ 0x80
 8003cae:	0289      	lsls	r1, r1, #10
 8003cb0:	430a      	orrs	r2, r1
 8003cb2:	615a      	str	r2, [r3, #20]
 8003cb4:	4b11      	ldr	r3, [pc, #68]	@ (8003cfc <HAL_UART_MspInit+0x94>)
 8003cb6:	695a      	ldr	r2, [r3, #20]
 8003cb8:	2380      	movs	r3, #128	@ 0x80
 8003cba:	029b      	lsls	r3, r3, #10
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003cc2:	0021      	movs	r1, r4
 8003cc4:	187b      	adds	r3, r7, r1
 8003cc6:	220c      	movs	r2, #12
 8003cc8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cca:	187b      	adds	r3, r7, r1
 8003ccc:	2202      	movs	r2, #2
 8003cce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd0:	187b      	adds	r3, r7, r1
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cd6:	187b      	adds	r3, r7, r1
 8003cd8:	2200      	movs	r2, #0
 8003cda:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003cdc:	187b      	adds	r3, r7, r1
 8003cde:	2201      	movs	r2, #1
 8003ce0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ce2:	187a      	adds	r2, r7, r1
 8003ce4:	2390      	movs	r3, #144	@ 0x90
 8003ce6:	05db      	lsls	r3, r3, #23
 8003ce8:	0011      	movs	r1, r2
 8003cea:	0018      	movs	r0, r3
 8003cec:	f000 f9f0 	bl	80040d0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003cf0:	46c0      	nop			@ (mov r8, r8)
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b00b      	add	sp, #44	@ 0x2c
 8003cf6:	bd90      	pop	{r4, r7, pc}
 8003cf8:	40004400 	.word	0x40004400
 8003cfc:	40021000 	.word	0x40021000

08003d00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d00:	b5b0      	push	{r4, r5, r7, lr}
 8003d02:	b08c      	sub	sp, #48	@ 0x30
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t              uwPrescalerValue = 0U;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003d10:	4b37      	ldr	r3, [pc, #220]	@ (8003df0 <HAL_InitTick+0xf0>)
 8003d12:	69da      	ldr	r2, [r3, #28]
 8003d14:	4b36      	ldr	r3, [pc, #216]	@ (8003df0 <HAL_InitTick+0xf0>)
 8003d16:	2110      	movs	r1, #16
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	61da      	str	r2, [r3, #28]
 8003d1c:	4b34      	ldr	r3, [pc, #208]	@ (8003df0 <HAL_InitTick+0xf0>)
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	2210      	movs	r2, #16
 8003d22:	4013      	ands	r3, r2
 8003d24:	60bb      	str	r3, [r7, #8]
 8003d26:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003d28:	230c      	movs	r3, #12
 8003d2a:	18fa      	adds	r2, r7, r3
 8003d2c:	2410      	movs	r4, #16
 8003d2e:	193b      	adds	r3, r7, r4
 8003d30:	0011      	movs	r1, r2
 8003d32:	0018      	movs	r0, r3
 8003d34:	f001 fe0a 	bl	800594c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003d38:	193b      	adds	r3, r7, r4
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d104      	bne.n	8003d4e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003d44:	f001 fdec 	bl	8005920 <HAL_RCC_GetPCLK1Freq>
 8003d48:	0003      	movs	r3, r0
 8003d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d4c:	e004      	b.n	8003d58 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003d4e:	f001 fde7 	bl	8005920 <HAL_RCC_GetPCLK1Freq>
 8003d52:	0003      	movs	r3, r0
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d5a:	4926      	ldr	r1, [pc, #152]	@ (8003df4 <HAL_InitTick+0xf4>)
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f7fc f9dd 	bl	800011c <__udivsi3>
 8003d62:	0003      	movs	r3, r0
 8003d64:	3b01      	subs	r3, #1
 8003d66:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003d68:	4b23      	ldr	r3, [pc, #140]	@ (8003df8 <HAL_InitTick+0xf8>)
 8003d6a:	4a24      	ldr	r2, [pc, #144]	@ (8003dfc <HAL_InitTick+0xfc>)
 8003d6c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003d6e:	4b22      	ldr	r3, [pc, #136]	@ (8003df8 <HAL_InitTick+0xf8>)
 8003d70:	4a23      	ldr	r2, [pc, #140]	@ (8003e00 <HAL_InitTick+0x100>)
 8003d72:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003d74:	4b20      	ldr	r3, [pc, #128]	@ (8003df8 <HAL_InitTick+0xf8>)
 8003d76:	6a3a      	ldr	r2, [r7, #32]
 8003d78:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8003d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8003df8 <HAL_InitTick+0xf8>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d80:	4b1d      	ldr	r3, [pc, #116]	@ (8003df8 <HAL_InitTick+0xf8>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d86:	4b1c      	ldr	r3, [pc, #112]	@ (8003df8 <HAL_InitTick+0xf8>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003d8c:	252b      	movs	r5, #43	@ 0x2b
 8003d8e:	197c      	adds	r4, r7, r5
 8003d90:	4b19      	ldr	r3, [pc, #100]	@ (8003df8 <HAL_InitTick+0xf8>)
 8003d92:	0018      	movs	r0, r3
 8003d94:	f001 ff04 	bl	8005ba0 <HAL_TIM_Base_Init>
 8003d98:	0003      	movs	r3, r0
 8003d9a:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8003d9c:	197b      	adds	r3, r7, r5
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d11e      	bne.n	8003de2 <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003da4:	197c      	adds	r4, r7, r5
 8003da6:	4b14      	ldr	r3, [pc, #80]	@ (8003df8 <HAL_InitTick+0xf8>)
 8003da8:	0018      	movs	r0, r3
 8003daa:	f001 ff49 	bl	8005c40 <HAL_TIM_Base_Start_IT>
 8003dae:	0003      	movs	r3, r0
 8003db0:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8003db2:	197b      	adds	r3, r7, r5
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d113      	bne.n	8003de2 <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003dba:	2011      	movs	r0, #17
 8003dbc:	f000 f977 	bl	80040ae <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b03      	cmp	r3, #3
 8003dc4:	d809      	bhi.n	8003dda <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	0019      	movs	r1, r3
 8003dcc:	2011      	movs	r0, #17
 8003dce:	f000 f959 	bl	8004084 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8003e04 <HAL_InitTick+0x104>)
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	601a      	str	r2, [r3, #0]
 8003dd8:	e003      	b.n	8003de2 <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 8003dda:	232b      	movs	r3, #43	@ 0x2b
 8003ddc:	18fb      	adds	r3, r7, r3
 8003dde:	2201      	movs	r2, #1
 8003de0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8003de2:	232b      	movs	r3, #43	@ 0x2b
 8003de4:	18fb      	adds	r3, r7, r3
 8003de6:	781b      	ldrb	r3, [r3, #0]
}
 8003de8:	0018      	movs	r0, r3
 8003dea:	46bd      	mov	sp, r7
 8003dec:	b00c      	add	sp, #48	@ 0x30
 8003dee:	bdb0      	pop	{r4, r5, r7, pc}
 8003df0:	40021000 	.word	0x40021000
 8003df4:	000f4240 	.word	0x000f4240
 8003df8:	20000664 	.word	0x20000664
 8003dfc:	40001000 	.word	0x40001000
 8003e00:	000003e7 	.word	0x000003e7
 8003e04:	20000020 	.word	0x20000020

08003e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e0c:	46c0      	nop			@ (mov r8, r8)
 8003e0e:	e7fd      	b.n	8003e0c <NMI_Handler+0x4>

08003e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e14:	46c0      	nop			@ (mov r8, r8)
 8003e16:	e7fd      	b.n	8003e14 <HardFault_Handler+0x4>

08003e18 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e1c:	4b03      	ldr	r3, [pc, #12]	@ (8003e2c <TIM1_CC_IRQHandler+0x14>)
 8003e1e:	0018      	movs	r0, r3
 8003e20:	f002 f8c0 	bl	8005fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003e24:	46c0      	nop			@ (mov r8, r8)
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	46c0      	nop			@ (mov r8, r8)
 8003e2c:	200000fc 	.word	0x200000fc

08003e30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003e34:	4b03      	ldr	r3, [pc, #12]	@ (8003e44 <TIM6_DAC_IRQHandler+0x14>)
 8003e36:	0018      	movs	r0, r3
 8003e38:	f002 f8b4 	bl	8005fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003e3c:	46c0      	nop			@ (mov r8, r8)
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	46c0      	nop			@ (mov r8, r8)
 8003e44:	20000664 	.word	0x20000664

08003e48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e50:	4a14      	ldr	r2, [pc, #80]	@ (8003ea4 <_sbrk+0x5c>)
 8003e52:	4b15      	ldr	r3, [pc, #84]	@ (8003ea8 <_sbrk+0x60>)
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e5c:	4b13      	ldr	r3, [pc, #76]	@ (8003eac <_sbrk+0x64>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d102      	bne.n	8003e6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e64:	4b11      	ldr	r3, [pc, #68]	@ (8003eac <_sbrk+0x64>)
 8003e66:	4a12      	ldr	r2, [pc, #72]	@ (8003eb0 <_sbrk+0x68>)
 8003e68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e6a:	4b10      	ldr	r3, [pc, #64]	@ (8003eac <_sbrk+0x64>)
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	18d3      	adds	r3, r2, r3
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d207      	bcs.n	8003e88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e78:	f005 ffea 	bl	8009e50 <__errno>
 8003e7c:	0003      	movs	r3, r0
 8003e7e:	220c      	movs	r2, #12
 8003e80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e82:	2301      	movs	r3, #1
 8003e84:	425b      	negs	r3, r3
 8003e86:	e009      	b.n	8003e9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e88:	4b08      	ldr	r3, [pc, #32]	@ (8003eac <_sbrk+0x64>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e8e:	4b07      	ldr	r3, [pc, #28]	@ (8003eac <_sbrk+0x64>)
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	18d2      	adds	r2, r2, r3
 8003e96:	4b05      	ldr	r3, [pc, #20]	@ (8003eac <_sbrk+0x64>)
 8003e98:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
}
 8003e9c:	0018      	movs	r0, r3
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	b006      	add	sp, #24
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	20008000 	.word	0x20008000
 8003ea8:	00000400 	.word	0x00000400
 8003eac:	200006ac 	.word	0x200006ac
 8003eb0:	20002140 	.word	0x20002140

08003eb4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003eb8:	46c0      	nop			@ (mov r8, r8)
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
	...

08003ec0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003ec0:	480d      	ldr	r0, [pc, #52]	@ (8003ef8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003ec2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ec4:	f7ff fff6 	bl	8003eb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ec8:	480c      	ldr	r0, [pc, #48]	@ (8003efc <LoopForever+0x6>)
  ldr r1, =_edata
 8003eca:	490d      	ldr	r1, [pc, #52]	@ (8003f00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8003f04 <LoopForever+0xe>)
  movs r3, #0
 8003ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ed0:	e002      	b.n	8003ed8 <LoopCopyDataInit>

08003ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ed6:	3304      	adds	r3, #4

08003ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003edc:	d3f9      	bcc.n	8003ed2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ede:	4a0a      	ldr	r2, [pc, #40]	@ (8003f08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ee0:	4c0a      	ldr	r4, [pc, #40]	@ (8003f0c <LoopForever+0x16>)
  movs r3, #0
 8003ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ee4:	e001      	b.n	8003eea <LoopFillZerobss>

08003ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ee8:	3204      	adds	r2, #4

08003eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003eec:	d3fb      	bcc.n	8003ee6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003eee:	f005 ffb5 	bl	8009e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003ef2:	f7fe f879 	bl	8001fe8 <main>

08003ef6 <LoopForever>:

LoopForever:
    b LoopForever
 8003ef6:	e7fe      	b.n	8003ef6 <LoopForever>
  ldr   r0, =_estack
 8003ef8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003efc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f00:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8003f04:	0800be6c 	.word	0x0800be6c
  ldr r2, =_sbss
 8003f08:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8003f0c:	2000213c 	.word	0x2000213c

08003f10 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003f10:	e7fe      	b.n	8003f10 <ADC1_COMP_IRQHandler>
	...

08003f14 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f18:	4b07      	ldr	r3, [pc, #28]	@ (8003f38 <HAL_Init+0x24>)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	4b06      	ldr	r3, [pc, #24]	@ (8003f38 <HAL_Init+0x24>)
 8003f1e:	2110      	movs	r1, #16
 8003f20:	430a      	orrs	r2, r1
 8003f22:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003f24:	2003      	movs	r0, #3
 8003f26:	f7ff feeb 	bl	8003d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f2a:	f7ff fd73 	bl	8003a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	0018      	movs	r0, r3
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	46c0      	nop			@ (mov r8, r8)
 8003f38:	40022000 	.word	0x40022000

08003f3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f40:	4b05      	ldr	r3, [pc, #20]	@ (8003f58 <HAL_IncTick+0x1c>)
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	001a      	movs	r2, r3
 8003f46:	4b05      	ldr	r3, [pc, #20]	@ (8003f5c <HAL_IncTick+0x20>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	18d2      	adds	r2, r2, r3
 8003f4c:	4b03      	ldr	r3, [pc, #12]	@ (8003f5c <HAL_IncTick+0x20>)
 8003f4e:	601a      	str	r2, [r3, #0]
}
 8003f50:	46c0      	nop			@ (mov r8, r8)
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	46c0      	nop			@ (mov r8, r8)
 8003f58:	20000024 	.word	0x20000024
 8003f5c:	200006b0 	.word	0x200006b0

08003f60 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  return uwTick;
 8003f64:	4b02      	ldr	r3, [pc, #8]	@ (8003f70 <HAL_GetTick+0x10>)
 8003f66:	681b      	ldr	r3, [r3, #0]
}
 8003f68:	0018      	movs	r0, r3
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	46c0      	nop			@ (mov r8, r8)
 8003f70:	200006b0 	.word	0x200006b0

08003f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	0002      	movs	r2, r0
 8003f7c:	1dfb      	adds	r3, r7, #7
 8003f7e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003f80:	1dfb      	adds	r3, r7, #7
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	2b7f      	cmp	r3, #127	@ 0x7f
 8003f86:	d809      	bhi.n	8003f9c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f88:	1dfb      	adds	r3, r7, #7
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	001a      	movs	r2, r3
 8003f8e:	231f      	movs	r3, #31
 8003f90:	401a      	ands	r2, r3
 8003f92:	4b04      	ldr	r3, [pc, #16]	@ (8003fa4 <__NVIC_EnableIRQ+0x30>)
 8003f94:	2101      	movs	r1, #1
 8003f96:	4091      	lsls	r1, r2
 8003f98:	000a      	movs	r2, r1
 8003f9a:	601a      	str	r2, [r3, #0]
  }
}
 8003f9c:	46c0      	nop			@ (mov r8, r8)
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	b002      	add	sp, #8
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	e000e100 	.word	0xe000e100

08003fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fa8:	b590      	push	{r4, r7, lr}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	0002      	movs	r2, r0
 8003fb0:	6039      	str	r1, [r7, #0]
 8003fb2:	1dfb      	adds	r3, r7, #7
 8003fb4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003fb6:	1dfb      	adds	r3, r7, #7
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	2b7f      	cmp	r3, #127	@ 0x7f
 8003fbc:	d828      	bhi.n	8004010 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fbe:	4a2f      	ldr	r2, [pc, #188]	@ (800407c <__NVIC_SetPriority+0xd4>)
 8003fc0:	1dfb      	adds	r3, r7, #7
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	b25b      	sxtb	r3, r3
 8003fc6:	089b      	lsrs	r3, r3, #2
 8003fc8:	33c0      	adds	r3, #192	@ 0xc0
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	589b      	ldr	r3, [r3, r2]
 8003fce:	1dfa      	adds	r2, r7, #7
 8003fd0:	7812      	ldrb	r2, [r2, #0]
 8003fd2:	0011      	movs	r1, r2
 8003fd4:	2203      	movs	r2, #3
 8003fd6:	400a      	ands	r2, r1
 8003fd8:	00d2      	lsls	r2, r2, #3
 8003fda:	21ff      	movs	r1, #255	@ 0xff
 8003fdc:	4091      	lsls	r1, r2
 8003fde:	000a      	movs	r2, r1
 8003fe0:	43d2      	mvns	r2, r2
 8003fe2:	401a      	ands	r2, r3
 8003fe4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	019b      	lsls	r3, r3, #6
 8003fea:	22ff      	movs	r2, #255	@ 0xff
 8003fec:	401a      	ands	r2, r3
 8003fee:	1dfb      	adds	r3, r7, #7
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	4003      	ands	r3, r0
 8003ff8:	00db      	lsls	r3, r3, #3
 8003ffa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ffc:	481f      	ldr	r0, [pc, #124]	@ (800407c <__NVIC_SetPriority+0xd4>)
 8003ffe:	1dfb      	adds	r3, r7, #7
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	b25b      	sxtb	r3, r3
 8004004:	089b      	lsrs	r3, r3, #2
 8004006:	430a      	orrs	r2, r1
 8004008:	33c0      	adds	r3, #192	@ 0xc0
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800400e:	e031      	b.n	8004074 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004010:	4a1b      	ldr	r2, [pc, #108]	@ (8004080 <__NVIC_SetPriority+0xd8>)
 8004012:	1dfb      	adds	r3, r7, #7
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	0019      	movs	r1, r3
 8004018:	230f      	movs	r3, #15
 800401a:	400b      	ands	r3, r1
 800401c:	3b08      	subs	r3, #8
 800401e:	089b      	lsrs	r3, r3, #2
 8004020:	3306      	adds	r3, #6
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	18d3      	adds	r3, r2, r3
 8004026:	3304      	adds	r3, #4
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	1dfa      	adds	r2, r7, #7
 800402c:	7812      	ldrb	r2, [r2, #0]
 800402e:	0011      	movs	r1, r2
 8004030:	2203      	movs	r2, #3
 8004032:	400a      	ands	r2, r1
 8004034:	00d2      	lsls	r2, r2, #3
 8004036:	21ff      	movs	r1, #255	@ 0xff
 8004038:	4091      	lsls	r1, r2
 800403a:	000a      	movs	r2, r1
 800403c:	43d2      	mvns	r2, r2
 800403e:	401a      	ands	r2, r3
 8004040:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	019b      	lsls	r3, r3, #6
 8004046:	22ff      	movs	r2, #255	@ 0xff
 8004048:	401a      	ands	r2, r3
 800404a:	1dfb      	adds	r3, r7, #7
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	0018      	movs	r0, r3
 8004050:	2303      	movs	r3, #3
 8004052:	4003      	ands	r3, r0
 8004054:	00db      	lsls	r3, r3, #3
 8004056:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004058:	4809      	ldr	r0, [pc, #36]	@ (8004080 <__NVIC_SetPriority+0xd8>)
 800405a:	1dfb      	adds	r3, r7, #7
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	001c      	movs	r4, r3
 8004060:	230f      	movs	r3, #15
 8004062:	4023      	ands	r3, r4
 8004064:	3b08      	subs	r3, #8
 8004066:	089b      	lsrs	r3, r3, #2
 8004068:	430a      	orrs	r2, r1
 800406a:	3306      	adds	r3, #6
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	18c3      	adds	r3, r0, r3
 8004070:	3304      	adds	r3, #4
 8004072:	601a      	str	r2, [r3, #0]
}
 8004074:	46c0      	nop			@ (mov r8, r8)
 8004076:	46bd      	mov	sp, r7
 8004078:	b003      	add	sp, #12
 800407a:	bd90      	pop	{r4, r7, pc}
 800407c:	e000e100 	.word	0xe000e100
 8004080:	e000ed00 	.word	0xe000ed00

08004084 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	60b9      	str	r1, [r7, #8]
 800408c:	607a      	str	r2, [r7, #4]
 800408e:	210f      	movs	r1, #15
 8004090:	187b      	adds	r3, r7, r1
 8004092:	1c02      	adds	r2, r0, #0
 8004094:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	187b      	adds	r3, r7, r1
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	b25b      	sxtb	r3, r3
 800409e:	0011      	movs	r1, r2
 80040a0:	0018      	movs	r0, r3
 80040a2:	f7ff ff81 	bl	8003fa8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80040a6:	46c0      	nop			@ (mov r8, r8)
 80040a8:	46bd      	mov	sp, r7
 80040aa:	b004      	add	sp, #16
 80040ac:	bd80      	pop	{r7, pc}

080040ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b082      	sub	sp, #8
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	0002      	movs	r2, r0
 80040b6:	1dfb      	adds	r3, r7, #7
 80040b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040ba:	1dfb      	adds	r3, r7, #7
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	b25b      	sxtb	r3, r3
 80040c0:	0018      	movs	r0, r3
 80040c2:	f7ff ff57 	bl	8003f74 <__NVIC_EnableIRQ>
}
 80040c6:	46c0      	nop			@ (mov r8, r8)
 80040c8:	46bd      	mov	sp, r7
 80040ca:	b002      	add	sp, #8
 80040cc:	bd80      	pop	{r7, pc}
	...

080040d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040da:	2300      	movs	r3, #0
 80040dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040de:	e155      	b.n	800438c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2101      	movs	r1, #1
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	4091      	lsls	r1, r2
 80040ea:	000a      	movs	r2, r1
 80040ec:	4013      	ands	r3, r2
 80040ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d100      	bne.n	80040f8 <HAL_GPIO_Init+0x28>
 80040f6:	e146      	b.n	8004386 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2203      	movs	r2, #3
 80040fe:	4013      	ands	r3, r2
 8004100:	2b01      	cmp	r3, #1
 8004102:	d005      	beq.n	8004110 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	2203      	movs	r2, #3
 800410a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800410c:	2b02      	cmp	r3, #2
 800410e:	d130      	bne.n	8004172 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	2203      	movs	r2, #3
 800411c:	409a      	lsls	r2, r3
 800411e:	0013      	movs	r3, r2
 8004120:	43da      	mvns	r2, r3
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	4013      	ands	r3, r2
 8004126:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	68da      	ldr	r2, [r3, #12]
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	409a      	lsls	r2, r3
 8004132:	0013      	movs	r3, r2
 8004134:	693a      	ldr	r2, [r7, #16]
 8004136:	4313      	orrs	r3, r2
 8004138:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	693a      	ldr	r2, [r7, #16]
 800413e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004146:	2201      	movs	r2, #1
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	409a      	lsls	r2, r3
 800414c:	0013      	movs	r3, r2
 800414e:	43da      	mvns	r2, r3
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	4013      	ands	r3, r2
 8004154:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	091b      	lsrs	r3, r3, #4
 800415c:	2201      	movs	r2, #1
 800415e:	401a      	ands	r2, r3
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	409a      	lsls	r2, r3
 8004164:	0013      	movs	r3, r2
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	4313      	orrs	r3, r2
 800416a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	2203      	movs	r2, #3
 8004178:	4013      	ands	r3, r2
 800417a:	2b03      	cmp	r3, #3
 800417c:	d017      	beq.n	80041ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	2203      	movs	r2, #3
 800418a:	409a      	lsls	r2, r3
 800418c:	0013      	movs	r3, r2
 800418e:	43da      	mvns	r2, r3
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	4013      	ands	r3, r2
 8004194:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	689a      	ldr	r2, [r3, #8]
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	005b      	lsls	r3, r3, #1
 800419e:	409a      	lsls	r2, r3
 80041a0:	0013      	movs	r3, r2
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	2203      	movs	r2, #3
 80041b4:	4013      	ands	r3, r2
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d123      	bne.n	8004202 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	08da      	lsrs	r2, r3, #3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	3208      	adds	r2, #8
 80041c2:	0092      	lsls	r2, r2, #2
 80041c4:	58d3      	ldr	r3, [r2, r3]
 80041c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	2207      	movs	r2, #7
 80041cc:	4013      	ands	r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	220f      	movs	r2, #15
 80041d2:	409a      	lsls	r2, r3
 80041d4:	0013      	movs	r3, r2
 80041d6:	43da      	mvns	r2, r3
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	4013      	ands	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	691a      	ldr	r2, [r3, #16]
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	2107      	movs	r1, #7
 80041e6:	400b      	ands	r3, r1
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	409a      	lsls	r2, r3
 80041ec:	0013      	movs	r3, r2
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	08da      	lsrs	r2, r3, #3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3208      	adds	r2, #8
 80041fc:	0092      	lsls	r2, r2, #2
 80041fe:	6939      	ldr	r1, [r7, #16]
 8004200:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	005b      	lsls	r3, r3, #1
 800420c:	2203      	movs	r2, #3
 800420e:	409a      	lsls	r2, r3
 8004210:	0013      	movs	r3, r2
 8004212:	43da      	mvns	r2, r3
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	4013      	ands	r3, r2
 8004218:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	2203      	movs	r2, #3
 8004220:	401a      	ands	r2, r3
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	409a      	lsls	r2, r3
 8004228:	0013      	movs	r3, r2
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	4313      	orrs	r3, r2
 800422e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	685a      	ldr	r2, [r3, #4]
 800423a:	23c0      	movs	r3, #192	@ 0xc0
 800423c:	029b      	lsls	r3, r3, #10
 800423e:	4013      	ands	r3, r2
 8004240:	d100      	bne.n	8004244 <HAL_GPIO_Init+0x174>
 8004242:	e0a0      	b.n	8004386 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004244:	4b57      	ldr	r3, [pc, #348]	@ (80043a4 <HAL_GPIO_Init+0x2d4>)
 8004246:	699a      	ldr	r2, [r3, #24]
 8004248:	4b56      	ldr	r3, [pc, #344]	@ (80043a4 <HAL_GPIO_Init+0x2d4>)
 800424a:	2101      	movs	r1, #1
 800424c:	430a      	orrs	r2, r1
 800424e:	619a      	str	r2, [r3, #24]
 8004250:	4b54      	ldr	r3, [pc, #336]	@ (80043a4 <HAL_GPIO_Init+0x2d4>)
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	2201      	movs	r2, #1
 8004256:	4013      	ands	r3, r2
 8004258:	60bb      	str	r3, [r7, #8]
 800425a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800425c:	4a52      	ldr	r2, [pc, #328]	@ (80043a8 <HAL_GPIO_Init+0x2d8>)
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	089b      	lsrs	r3, r3, #2
 8004262:	3302      	adds	r3, #2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	589b      	ldr	r3, [r3, r2]
 8004268:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	2203      	movs	r2, #3
 800426e:	4013      	ands	r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	220f      	movs	r2, #15
 8004274:	409a      	lsls	r2, r3
 8004276:	0013      	movs	r3, r2
 8004278:	43da      	mvns	r2, r3
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	4013      	ands	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	2390      	movs	r3, #144	@ 0x90
 8004284:	05db      	lsls	r3, r3, #23
 8004286:	429a      	cmp	r2, r3
 8004288:	d019      	beq.n	80042be <HAL_GPIO_Init+0x1ee>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a47      	ldr	r2, [pc, #284]	@ (80043ac <HAL_GPIO_Init+0x2dc>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d013      	beq.n	80042ba <HAL_GPIO_Init+0x1ea>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a46      	ldr	r2, [pc, #280]	@ (80043b0 <HAL_GPIO_Init+0x2e0>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d00d      	beq.n	80042b6 <HAL_GPIO_Init+0x1e6>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a45      	ldr	r2, [pc, #276]	@ (80043b4 <HAL_GPIO_Init+0x2e4>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d007      	beq.n	80042b2 <HAL_GPIO_Init+0x1e2>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a44      	ldr	r2, [pc, #272]	@ (80043b8 <HAL_GPIO_Init+0x2e8>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d101      	bne.n	80042ae <HAL_GPIO_Init+0x1de>
 80042aa:	2304      	movs	r3, #4
 80042ac:	e008      	b.n	80042c0 <HAL_GPIO_Init+0x1f0>
 80042ae:	2305      	movs	r3, #5
 80042b0:	e006      	b.n	80042c0 <HAL_GPIO_Init+0x1f0>
 80042b2:	2303      	movs	r3, #3
 80042b4:	e004      	b.n	80042c0 <HAL_GPIO_Init+0x1f0>
 80042b6:	2302      	movs	r3, #2
 80042b8:	e002      	b.n	80042c0 <HAL_GPIO_Init+0x1f0>
 80042ba:	2301      	movs	r3, #1
 80042bc:	e000      	b.n	80042c0 <HAL_GPIO_Init+0x1f0>
 80042be:	2300      	movs	r3, #0
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	2103      	movs	r1, #3
 80042c4:	400a      	ands	r2, r1
 80042c6:	0092      	lsls	r2, r2, #2
 80042c8:	4093      	lsls	r3, r2
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80042d0:	4935      	ldr	r1, [pc, #212]	@ (80043a8 <HAL_GPIO_Init+0x2d8>)
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	089b      	lsrs	r3, r3, #2
 80042d6:	3302      	adds	r3, #2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	693a      	ldr	r2, [r7, #16]
 80042dc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042de:	4b37      	ldr	r3, [pc, #220]	@ (80043bc <HAL_GPIO_Init+0x2ec>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	43da      	mvns	r2, r3
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	4013      	ands	r3, r2
 80042ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	2380      	movs	r3, #128	@ 0x80
 80042f4:	035b      	lsls	r3, r3, #13
 80042f6:	4013      	ands	r3, r2
 80042f8:	d003      	beq.n	8004302 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4313      	orrs	r3, r2
 8004300:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004302:	4b2e      	ldr	r3, [pc, #184]	@ (80043bc <HAL_GPIO_Init+0x2ec>)
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004308:	4b2c      	ldr	r3, [pc, #176]	@ (80043bc <HAL_GPIO_Init+0x2ec>)
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	43da      	mvns	r2, r3
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	4013      	ands	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	685a      	ldr	r2, [r3, #4]
 800431c:	2380      	movs	r3, #128	@ 0x80
 800431e:	039b      	lsls	r3, r3, #14
 8004320:	4013      	ands	r3, r2
 8004322:	d003      	beq.n	800432c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	4313      	orrs	r3, r2
 800432a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800432c:	4b23      	ldr	r3, [pc, #140]	@ (80043bc <HAL_GPIO_Init+0x2ec>)
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8004332:	4b22      	ldr	r3, [pc, #136]	@ (80043bc <HAL_GPIO_Init+0x2ec>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	43da      	mvns	r2, r3
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	4013      	ands	r3, r2
 8004340:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	2380      	movs	r3, #128	@ 0x80
 8004348:	029b      	lsls	r3, r3, #10
 800434a:	4013      	ands	r3, r2
 800434c:	d003      	beq.n	8004356 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4313      	orrs	r3, r2
 8004354:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004356:	4b19      	ldr	r3, [pc, #100]	@ (80043bc <HAL_GPIO_Init+0x2ec>)
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800435c:	4b17      	ldr	r3, [pc, #92]	@ (80043bc <HAL_GPIO_Init+0x2ec>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	43da      	mvns	r2, r3
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	4013      	ands	r3, r2
 800436a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	685a      	ldr	r2, [r3, #4]
 8004370:	2380      	movs	r3, #128	@ 0x80
 8004372:	025b      	lsls	r3, r3, #9
 8004374:	4013      	ands	r3, r2
 8004376:	d003      	beq.n	8004380 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	4313      	orrs	r3, r2
 800437e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004380:	4b0e      	ldr	r3, [pc, #56]	@ (80043bc <HAL_GPIO_Init+0x2ec>)
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	3301      	adds	r3, #1
 800438a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	40da      	lsrs	r2, r3
 8004394:	1e13      	subs	r3, r2, #0
 8004396:	d000      	beq.n	800439a <HAL_GPIO_Init+0x2ca>
 8004398:	e6a2      	b.n	80040e0 <HAL_GPIO_Init+0x10>
  } 
}
 800439a:	46c0      	nop			@ (mov r8, r8)
 800439c:	46c0      	nop			@ (mov r8, r8)
 800439e:	46bd      	mov	sp, r7
 80043a0:	b006      	add	sp, #24
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40021000 	.word	0x40021000
 80043a8:	40010000 	.word	0x40010000
 80043ac:	48000400 	.word	0x48000400
 80043b0:	48000800 	.word	0x48000800
 80043b4:	48000c00 	.word	0x48000c00
 80043b8:	48001000 	.word	0x48001000
 80043bc:	40010400 	.word	0x40010400

080043c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	000a      	movs	r2, r1
 80043ca:	1cbb      	adds	r3, r7, #2
 80043cc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	1cba      	adds	r2, r7, #2
 80043d4:	8812      	ldrh	r2, [r2, #0]
 80043d6:	4013      	ands	r3, r2
 80043d8:	d004      	beq.n	80043e4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80043da:	230f      	movs	r3, #15
 80043dc:	18fb      	adds	r3, r7, r3
 80043de:	2201      	movs	r2, #1
 80043e0:	701a      	strb	r2, [r3, #0]
 80043e2:	e003      	b.n	80043ec <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043e4:	230f      	movs	r3, #15
 80043e6:	18fb      	adds	r3, r7, r3
 80043e8:	2200      	movs	r2, #0
 80043ea:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80043ec:	230f      	movs	r3, #15
 80043ee:	18fb      	adds	r3, r7, r3
 80043f0:	781b      	ldrb	r3, [r3, #0]
  }
 80043f2:	0018      	movs	r0, r3
 80043f4:	46bd      	mov	sp, r7
 80043f6:	b004      	add	sp, #16
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043fa:	b580      	push	{r7, lr}
 80043fc:	b082      	sub	sp, #8
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
 8004402:	0008      	movs	r0, r1
 8004404:	0011      	movs	r1, r2
 8004406:	1cbb      	adds	r3, r7, #2
 8004408:	1c02      	adds	r2, r0, #0
 800440a:	801a      	strh	r2, [r3, #0]
 800440c:	1c7b      	adds	r3, r7, #1
 800440e:	1c0a      	adds	r2, r1, #0
 8004410:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004412:	1c7b      	adds	r3, r7, #1
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d004      	beq.n	8004424 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800441a:	1cbb      	adds	r3, r7, #2
 800441c:	881a      	ldrh	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004422:	e003      	b.n	800442c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004424:	1cbb      	adds	r3, r7, #2
 8004426:	881a      	ldrh	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800442c:	46c0      	nop			@ (mov r8, r8)
 800442e:	46bd      	mov	sp, r7
 8004430:	b002      	add	sp, #8
 8004432:	bd80      	pop	{r7, pc}

08004434 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e08f      	b.n	8004566 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2241      	movs	r2, #65	@ 0x41
 800444a:	5c9b      	ldrb	r3, [r3, r2]
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d107      	bne.n	8004462 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2240      	movs	r2, #64	@ 0x40
 8004456:	2100      	movs	r1, #0
 8004458:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	0018      	movs	r0, r3
 800445e:	f7ff fb03 	bl	8003a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2241      	movs	r2, #65	@ 0x41
 8004466:	2124      	movs	r1, #36	@ 0x24
 8004468:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2101      	movs	r1, #1
 8004476:	438a      	bics	r2, r1
 8004478:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	493b      	ldr	r1, [pc, #236]	@ (8004570 <HAL_I2C_Init+0x13c>)
 8004484:	400a      	ands	r2, r1
 8004486:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689a      	ldr	r2, [r3, #8]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4938      	ldr	r1, [pc, #224]	@ (8004574 <HAL_I2C_Init+0x140>)
 8004494:	400a      	ands	r2, r1
 8004496:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d108      	bne.n	80044b2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689a      	ldr	r2, [r3, #8]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2180      	movs	r1, #128	@ 0x80
 80044aa:	0209      	lsls	r1, r1, #8
 80044ac:	430a      	orrs	r2, r1
 80044ae:	609a      	str	r2, [r3, #8]
 80044b0:	e007      	b.n	80044c2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2184      	movs	r1, #132	@ 0x84
 80044bc:	0209      	lsls	r1, r1, #8
 80044be:	430a      	orrs	r2, r1
 80044c0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d109      	bne.n	80044de <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2180      	movs	r1, #128	@ 0x80
 80044d6:	0109      	lsls	r1, r1, #4
 80044d8:	430a      	orrs	r2, r1
 80044da:	605a      	str	r2, [r3, #4]
 80044dc:	e007      	b.n	80044ee <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685a      	ldr	r2, [r3, #4]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4923      	ldr	r1, [pc, #140]	@ (8004578 <HAL_I2C_Init+0x144>)
 80044ea:	400a      	ands	r2, r1
 80044ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4920      	ldr	r1, [pc, #128]	@ (800457c <HAL_I2C_Init+0x148>)
 80044fa:	430a      	orrs	r2, r1
 80044fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68da      	ldr	r2, [r3, #12]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	491a      	ldr	r1, [pc, #104]	@ (8004574 <HAL_I2C_Init+0x140>)
 800450a:	400a      	ands	r2, r1
 800450c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691a      	ldr	r2, [r3, #16]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	431a      	orrs	r2, r3
 8004518:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	430a      	orrs	r2, r1
 8004526:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	69d9      	ldr	r1, [r3, #28]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6a1a      	ldr	r2, [r3, #32]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	430a      	orrs	r2, r1
 8004536:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2101      	movs	r1, #1
 8004544:	430a      	orrs	r2, r1
 8004546:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2241      	movs	r2, #65	@ 0x41
 8004552:	2120      	movs	r1, #32
 8004554:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2242      	movs	r2, #66	@ 0x42
 8004560:	2100      	movs	r1, #0
 8004562:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	0018      	movs	r0, r3
 8004568:	46bd      	mov	sp, r7
 800456a:	b002      	add	sp, #8
 800456c:	bd80      	pop	{r7, pc}
 800456e:	46c0      	nop			@ (mov r8, r8)
 8004570:	f0ffffff 	.word	0xf0ffffff
 8004574:	ffff7fff 	.word	0xffff7fff
 8004578:	fffff7ff 	.word	0xfffff7ff
 800457c:	02008000 	.word	0x02008000

08004580 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004580:	b590      	push	{r4, r7, lr}
 8004582:	b089      	sub	sp, #36	@ 0x24
 8004584:	af02      	add	r7, sp, #8
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	0008      	movs	r0, r1
 800458a:	607a      	str	r2, [r7, #4]
 800458c:	0019      	movs	r1, r3
 800458e:	230a      	movs	r3, #10
 8004590:	18fb      	adds	r3, r7, r3
 8004592:	1c02      	adds	r2, r0, #0
 8004594:	801a      	strh	r2, [r3, #0]
 8004596:	2308      	movs	r3, #8
 8004598:	18fb      	adds	r3, r7, r3
 800459a:	1c0a      	adds	r2, r1, #0
 800459c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2241      	movs	r2, #65	@ 0x41
 80045a2:	5c9b      	ldrb	r3, [r3, r2]
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2b20      	cmp	r3, #32
 80045a8:	d000      	beq.n	80045ac <HAL_I2C_Master_Transmit+0x2c>
 80045aa:	e10a      	b.n	80047c2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2240      	movs	r2, #64	@ 0x40
 80045b0:	5c9b      	ldrb	r3, [r3, r2]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d101      	bne.n	80045ba <HAL_I2C_Master_Transmit+0x3a>
 80045b6:	2302      	movs	r3, #2
 80045b8:	e104      	b.n	80047c4 <HAL_I2C_Master_Transmit+0x244>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2240      	movs	r2, #64	@ 0x40
 80045be:	2101      	movs	r1, #1
 80045c0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80045c2:	f7ff fccd 	bl	8003f60 <HAL_GetTick>
 80045c6:	0003      	movs	r3, r0
 80045c8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80045ca:	2380      	movs	r3, #128	@ 0x80
 80045cc:	0219      	lsls	r1, r3, #8
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	2319      	movs	r3, #25
 80045d6:	2201      	movs	r2, #1
 80045d8:	f000 fa1a 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 80045dc:	1e03      	subs	r3, r0, #0
 80045de:	d001      	beq.n	80045e4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e0ef      	b.n	80047c4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2241      	movs	r2, #65	@ 0x41
 80045e8:	2121      	movs	r1, #33	@ 0x21
 80045ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2242      	movs	r2, #66	@ 0x42
 80045f0:	2110      	movs	r1, #16
 80045f2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2208      	movs	r2, #8
 8004604:	18ba      	adds	r2, r7, r2
 8004606:	8812      	ldrh	r2, [r2, #0]
 8004608:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004614:	b29b      	uxth	r3, r3
 8004616:	2bff      	cmp	r3, #255	@ 0xff
 8004618:	d906      	bls.n	8004628 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	22ff      	movs	r2, #255	@ 0xff
 800461e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004620:	2380      	movs	r3, #128	@ 0x80
 8004622:	045b      	lsls	r3, r3, #17
 8004624:	617b      	str	r3, [r7, #20]
 8004626:	e007      	b.n	8004638 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800462c:	b29a      	uxth	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004632:	2380      	movs	r3, #128	@ 0x80
 8004634:	049b      	lsls	r3, r3, #18
 8004636:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800463c:	2b00      	cmp	r3, #0
 800463e:	d027      	beq.n	8004690 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b01      	subs	r3, #1
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004668:	3b01      	subs	r3, #1
 800466a:	b29a      	uxth	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004674:	b2db      	uxtb	r3, r3
 8004676:	3301      	adds	r3, #1
 8004678:	b2da      	uxtb	r2, r3
 800467a:	697c      	ldr	r4, [r7, #20]
 800467c:	230a      	movs	r3, #10
 800467e:	18fb      	adds	r3, r7, r3
 8004680:	8819      	ldrh	r1, [r3, #0]
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	4b51      	ldr	r3, [pc, #324]	@ (80047cc <HAL_I2C_Master_Transmit+0x24c>)
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	0023      	movs	r3, r4
 800468a:	f000 fb9b 	bl	8004dc4 <I2C_TransferConfig>
 800468e:	e06f      	b.n	8004770 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004694:	b2da      	uxtb	r2, r3
 8004696:	697c      	ldr	r4, [r7, #20]
 8004698:	230a      	movs	r3, #10
 800469a:	18fb      	adds	r3, r7, r3
 800469c:	8819      	ldrh	r1, [r3, #0]
 800469e:	68f8      	ldr	r0, [r7, #12]
 80046a0:	4b4a      	ldr	r3, [pc, #296]	@ (80047cc <HAL_I2C_Master_Transmit+0x24c>)
 80046a2:	9300      	str	r3, [sp, #0]
 80046a4:	0023      	movs	r3, r4
 80046a6:	f000 fb8d 	bl	8004dc4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80046aa:	e061      	b.n	8004770 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	0018      	movs	r0, r3
 80046b4:	f000 fa04 	bl	8004ac0 <I2C_WaitOnTXISFlagUntilTimeout>
 80046b8:	1e03      	subs	r3, r0, #0
 80046ba:	d001      	beq.n	80046c0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e081      	b.n	80047c4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c4:	781a      	ldrb	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d0:	1c5a      	adds	r2, r3, #1
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046da:	b29b      	uxth	r3, r3
 80046dc:	3b01      	subs	r3, #1
 80046de:	b29a      	uxth	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046e8:	3b01      	subs	r3, #1
 80046ea:	b29a      	uxth	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d03a      	beq.n	8004770 <HAL_I2C_Master_Transmit+0x1f0>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d136      	bne.n	8004770 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004702:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	9300      	str	r3, [sp, #0]
 800470a:	0013      	movs	r3, r2
 800470c:	2200      	movs	r2, #0
 800470e:	2180      	movs	r1, #128	@ 0x80
 8004710:	f000 f97e 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 8004714:	1e03      	subs	r3, r0, #0
 8004716:	d001      	beq.n	800471c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e053      	b.n	80047c4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004720:	b29b      	uxth	r3, r3
 8004722:	2bff      	cmp	r3, #255	@ 0xff
 8004724:	d911      	bls.n	800474a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	22ff      	movs	r2, #255	@ 0xff
 800472a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004730:	b2da      	uxtb	r2, r3
 8004732:	2380      	movs	r3, #128	@ 0x80
 8004734:	045c      	lsls	r4, r3, #17
 8004736:	230a      	movs	r3, #10
 8004738:	18fb      	adds	r3, r7, r3
 800473a:	8819      	ldrh	r1, [r3, #0]
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	2300      	movs	r3, #0
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	0023      	movs	r3, r4
 8004744:	f000 fb3e 	bl	8004dc4 <I2C_TransferConfig>
 8004748:	e012      	b.n	8004770 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800474e:	b29a      	uxth	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004758:	b2da      	uxtb	r2, r3
 800475a:	2380      	movs	r3, #128	@ 0x80
 800475c:	049c      	lsls	r4, r3, #18
 800475e:	230a      	movs	r3, #10
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	8819      	ldrh	r1, [r3, #0]
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	2300      	movs	r3, #0
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	0023      	movs	r3, r4
 800476c:	f000 fb2a 	bl	8004dc4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004774:	b29b      	uxth	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d198      	bne.n	80046ac <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	0018      	movs	r0, r3
 8004782:	f000 f9e3 	bl	8004b4c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004786:	1e03      	subs	r3, r0, #0
 8004788:	d001      	beq.n	800478e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e01a      	b.n	80047c4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2220      	movs	r2, #32
 8004794:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	685a      	ldr	r2, [r3, #4]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	490b      	ldr	r1, [pc, #44]	@ (80047d0 <HAL_I2C_Master_Transmit+0x250>)
 80047a2:	400a      	ands	r2, r1
 80047a4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2241      	movs	r2, #65	@ 0x41
 80047aa:	2120      	movs	r1, #32
 80047ac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2242      	movs	r2, #66	@ 0x42
 80047b2:	2100      	movs	r1, #0
 80047b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2240      	movs	r2, #64	@ 0x40
 80047ba:	2100      	movs	r1, #0
 80047bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80047be:	2300      	movs	r3, #0
 80047c0:	e000      	b.n	80047c4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80047c2:	2302      	movs	r3, #2
  }
}
 80047c4:	0018      	movs	r0, r3
 80047c6:	46bd      	mov	sp, r7
 80047c8:	b007      	add	sp, #28
 80047ca:	bd90      	pop	{r4, r7, pc}
 80047cc:	80002000 	.word	0x80002000
 80047d0:	fe00e800 	.word	0xfe00e800

080047d4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08a      	sub	sp, #40	@ 0x28
 80047d8:	af02      	add	r7, sp, #8
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	607a      	str	r2, [r7, #4]
 80047de:	603b      	str	r3, [r7, #0]
 80047e0:	230a      	movs	r3, #10
 80047e2:	18fb      	adds	r3, r7, r3
 80047e4:	1c0a      	adds	r2, r1, #0
 80047e6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80047e8:	2300      	movs	r3, #0
 80047ea:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2241      	movs	r2, #65	@ 0x41
 80047f0:	5c9b      	ldrb	r3, [r3, r2]
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	2b20      	cmp	r3, #32
 80047f6:	d000      	beq.n	80047fa <HAL_I2C_IsDeviceReady+0x26>
 80047f8:	e0df      	b.n	80049ba <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	699a      	ldr	r2, [r3, #24]
 8004800:	2380      	movs	r3, #128	@ 0x80
 8004802:	021b      	lsls	r3, r3, #8
 8004804:	401a      	ands	r2, r3
 8004806:	2380      	movs	r3, #128	@ 0x80
 8004808:	021b      	lsls	r3, r3, #8
 800480a:	429a      	cmp	r2, r3
 800480c:	d101      	bne.n	8004812 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 800480e:	2302      	movs	r3, #2
 8004810:	e0d4      	b.n	80049bc <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2240      	movs	r2, #64	@ 0x40
 8004816:	5c9b      	ldrb	r3, [r3, r2]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d101      	bne.n	8004820 <HAL_I2C_IsDeviceReady+0x4c>
 800481c:	2302      	movs	r3, #2
 800481e:	e0cd      	b.n	80049bc <HAL_I2C_IsDeviceReady+0x1e8>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2240      	movs	r2, #64	@ 0x40
 8004824:	2101      	movs	r1, #1
 8004826:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2241      	movs	r2, #65	@ 0x41
 800482c:	2124      	movs	r1, #36	@ 0x24
 800482e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2200      	movs	r2, #0
 8004834:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d107      	bne.n	800484e <HAL_I2C_IsDeviceReady+0x7a>
 800483e:	230a      	movs	r3, #10
 8004840:	18fb      	adds	r3, r7, r3
 8004842:	881b      	ldrh	r3, [r3, #0]
 8004844:	059b      	lsls	r3, r3, #22
 8004846:	0d9b      	lsrs	r3, r3, #22
 8004848:	4a5e      	ldr	r2, [pc, #376]	@ (80049c4 <HAL_I2C_IsDeviceReady+0x1f0>)
 800484a:	431a      	orrs	r2, r3
 800484c:	e006      	b.n	800485c <HAL_I2C_IsDeviceReady+0x88>
 800484e:	230a      	movs	r3, #10
 8004850:	18fb      	adds	r3, r7, r3
 8004852:	881b      	ldrh	r3, [r3, #0]
 8004854:	059b      	lsls	r3, r3, #22
 8004856:	0d9b      	lsrs	r3, r3, #22
 8004858:	4a5b      	ldr	r2, [pc, #364]	@ (80049c8 <HAL_I2C_IsDeviceReady+0x1f4>)
 800485a:	431a      	orrs	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004862:	f7ff fb7d 	bl	8003f60 <HAL_GetTick>
 8004866:	0003      	movs	r3, r0
 8004868:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	2220      	movs	r2, #32
 8004872:	4013      	ands	r3, r2
 8004874:	3b20      	subs	r3, #32
 8004876:	425a      	negs	r2, r3
 8004878:	4153      	adcs	r3, r2
 800487a:	b2da      	uxtb	r2, r3
 800487c:	231f      	movs	r3, #31
 800487e:	18fb      	adds	r3, r7, r3
 8004880:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	2210      	movs	r2, #16
 800488a:	4013      	ands	r3, r2
 800488c:	3b10      	subs	r3, #16
 800488e:	425a      	negs	r2, r3
 8004890:	4153      	adcs	r3, r2
 8004892:	b2da      	uxtb	r2, r3
 8004894:	231e      	movs	r3, #30
 8004896:	18fb      	adds	r3, r7, r3
 8004898:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800489a:	e035      	b.n	8004908 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	3301      	adds	r3, #1
 80048a0:	d01a      	beq.n	80048d8 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80048a2:	f7ff fb5d 	bl	8003f60 <HAL_GetTick>
 80048a6:	0002      	movs	r2, r0
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	683a      	ldr	r2, [r7, #0]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d302      	bcc.n	80048b8 <HAL_I2C_IsDeviceReady+0xe4>
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d10f      	bne.n	80048d8 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2241      	movs	r2, #65	@ 0x41
 80048bc:	2120      	movs	r1, #32
 80048be:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c4:	2220      	movs	r2, #32
 80048c6:	431a      	orrs	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2240      	movs	r2, #64	@ 0x40
 80048d0:	2100      	movs	r1, #0
 80048d2:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e071      	b.n	80049bc <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	2220      	movs	r2, #32
 80048e0:	4013      	ands	r3, r2
 80048e2:	3b20      	subs	r3, #32
 80048e4:	425a      	negs	r2, r3
 80048e6:	4153      	adcs	r3, r2
 80048e8:	b2da      	uxtb	r2, r3
 80048ea:	231f      	movs	r3, #31
 80048ec:	18fb      	adds	r3, r7, r3
 80048ee:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	2210      	movs	r2, #16
 80048f8:	4013      	ands	r3, r2
 80048fa:	3b10      	subs	r3, #16
 80048fc:	425a      	negs	r2, r3
 80048fe:	4153      	adcs	r3, r2
 8004900:	b2da      	uxtb	r2, r3
 8004902:	231e      	movs	r3, #30
 8004904:	18fb      	adds	r3, r7, r3
 8004906:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004908:	231f      	movs	r3, #31
 800490a:	18fb      	adds	r3, r7, r3
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d104      	bne.n	800491c <HAL_I2C_IsDeviceReady+0x148>
 8004912:	231e      	movs	r3, #30
 8004914:	18fb      	adds	r3, r7, r3
 8004916:	781b      	ldrb	r3, [r3, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0bf      	beq.n	800489c <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	2210      	movs	r2, #16
 8004924:	4013      	ands	r3, r2
 8004926:	2b10      	cmp	r3, #16
 8004928:	d01a      	beq.n	8004960 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	9300      	str	r3, [sp, #0]
 8004932:	0013      	movs	r3, r2
 8004934:	2200      	movs	r2, #0
 8004936:	2120      	movs	r1, #32
 8004938:	f000 f86a 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 800493c:	1e03      	subs	r3, r0, #0
 800493e:	d001      	beq.n	8004944 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e03b      	b.n	80049bc <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2220      	movs	r2, #32
 800494a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2241      	movs	r2, #65	@ 0x41
 8004950:	2120      	movs	r1, #32
 8004952:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2240      	movs	r2, #64	@ 0x40
 8004958:	2100      	movs	r1, #0
 800495a:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 800495c:	2300      	movs	r3, #0
 800495e:	e02d      	b.n	80049bc <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	0013      	movs	r3, r2
 800496a:	2200      	movs	r2, #0
 800496c:	2120      	movs	r1, #32
 800496e:	f000 f84f 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 8004972:	1e03      	subs	r3, r0, #0
 8004974:	d001      	beq.n	800497a <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e020      	b.n	80049bc <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2210      	movs	r2, #16
 8004980:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2220      	movs	r2, #32
 8004988:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	3301      	adds	r3, #1
 800498e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	429a      	cmp	r2, r3
 8004996:	d900      	bls.n	800499a <HAL_I2C_IsDeviceReady+0x1c6>
 8004998:	e74d      	b.n	8004836 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2241      	movs	r2, #65	@ 0x41
 800499e:	2120      	movs	r1, #32
 80049a0:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a6:	2220      	movs	r2, #32
 80049a8:	431a      	orrs	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2240      	movs	r2, #64	@ 0x40
 80049b2:	2100      	movs	r1, #0
 80049b4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e000      	b.n	80049bc <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 80049ba:	2302      	movs	r3, #2
  }
}
 80049bc:	0018      	movs	r0, r3
 80049be:	46bd      	mov	sp, r7
 80049c0:	b008      	add	sp, #32
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	02002000 	.word	0x02002000
 80049c8:	02002800 	.word	0x02002800

080049cc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	2202      	movs	r2, #2
 80049dc:	4013      	ands	r3, r2
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d103      	bne.n	80049ea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2200      	movs	r2, #0
 80049e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	2201      	movs	r2, #1
 80049f2:	4013      	ands	r3, r2
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d007      	beq.n	8004a08 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	699a      	ldr	r2, [r3, #24]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2101      	movs	r1, #1
 8004a04:	430a      	orrs	r2, r1
 8004a06:	619a      	str	r2, [r3, #24]
  }
}
 8004a08:	46c0      	nop			@ (mov r8, r8)
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b002      	add	sp, #8
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	603b      	str	r3, [r7, #0]
 8004a1c:	1dfb      	adds	r3, r7, #7
 8004a1e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a20:	e03a      	b.n	8004a98 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a22:	69ba      	ldr	r2, [r7, #24]
 8004a24:	6839      	ldr	r1, [r7, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	0018      	movs	r0, r3
 8004a2a:	f000 f8d3 	bl	8004bd4 <I2C_IsErrorOccurred>
 8004a2e:	1e03      	subs	r3, r0, #0
 8004a30:	d001      	beq.n	8004a36 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e040      	b.n	8004ab8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	d02d      	beq.n	8004a98 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a3c:	f7ff fa90 	bl	8003f60 <HAL_GetTick>
 8004a40:	0002      	movs	r2, r0
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d302      	bcc.n	8004a52 <I2C_WaitOnFlagUntilTimeout+0x42>
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d122      	bne.n	8004a98 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	68ba      	ldr	r2, [r7, #8]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	425a      	negs	r2, r3
 8004a62:	4153      	adcs	r3, r2
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	001a      	movs	r2, r3
 8004a68:	1dfb      	adds	r3, r7, #7
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d113      	bne.n	8004a98 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a74:	2220      	movs	r2, #32
 8004a76:	431a      	orrs	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2241      	movs	r2, #65	@ 0x41
 8004a80:	2120      	movs	r1, #32
 8004a82:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2242      	movs	r2, #66	@ 0x42
 8004a88:	2100      	movs	r1, #0
 8004a8a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2240      	movs	r2, #64	@ 0x40
 8004a90:	2100      	movs	r1, #0
 8004a92:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e00f      	b.n	8004ab8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	68ba      	ldr	r2, [r7, #8]
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	68ba      	ldr	r2, [r7, #8]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	425a      	negs	r2, r3
 8004aa8:	4153      	adcs	r3, r2
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	001a      	movs	r2, r3
 8004aae:	1dfb      	adds	r3, r7, #7
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d0b5      	beq.n	8004a22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ab6:	2300      	movs	r3, #0
}
 8004ab8:	0018      	movs	r0, r3
 8004aba:	46bd      	mov	sp, r7
 8004abc:	b004      	add	sp, #16
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004acc:	e032      	b.n	8004b34 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	68b9      	ldr	r1, [r7, #8]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	f000 f87d 	bl	8004bd4 <I2C_IsErrorOccurred>
 8004ada:	1e03      	subs	r3, r0, #0
 8004adc:	d001      	beq.n	8004ae2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e030      	b.n	8004b44 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	d025      	beq.n	8004b34 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ae8:	f7ff fa3a 	bl	8003f60 <HAL_GetTick>
 8004aec:	0002      	movs	r2, r0
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d302      	bcc.n	8004afe <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d11a      	bne.n	8004b34 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	2202      	movs	r2, #2
 8004b06:	4013      	ands	r3, r2
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d013      	beq.n	8004b34 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b10:	2220      	movs	r2, #32
 8004b12:	431a      	orrs	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2241      	movs	r2, #65	@ 0x41
 8004b1c:	2120      	movs	r1, #32
 8004b1e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2242      	movs	r2, #66	@ 0x42
 8004b24:	2100      	movs	r1, #0
 8004b26:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2240      	movs	r2, #64	@ 0x40
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e007      	b.n	8004b44 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	2202      	movs	r2, #2
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d1c5      	bne.n	8004ace <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	0018      	movs	r0, r3
 8004b46:	46bd      	mov	sp, r7
 8004b48:	b004      	add	sp, #16
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b58:	e02f      	b.n	8004bba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	68b9      	ldr	r1, [r7, #8]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	0018      	movs	r0, r3
 8004b62:	f000 f837 	bl	8004bd4 <I2C_IsErrorOccurred>
 8004b66:	1e03      	subs	r3, r0, #0
 8004b68:	d001      	beq.n	8004b6e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e02d      	b.n	8004bca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b6e:	f7ff f9f7 	bl	8003f60 <HAL_GetTick>
 8004b72:	0002      	movs	r2, r0
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	68ba      	ldr	r2, [r7, #8]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d302      	bcc.n	8004b84 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d11a      	bne.n	8004bba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	699b      	ldr	r3, [r3, #24]
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	2b20      	cmp	r3, #32
 8004b90:	d013      	beq.n	8004bba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b96:	2220      	movs	r2, #32
 8004b98:	431a      	orrs	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2241      	movs	r2, #65	@ 0x41
 8004ba2:	2120      	movs	r1, #32
 8004ba4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2242      	movs	r2, #66	@ 0x42
 8004baa:	2100      	movs	r1, #0
 8004bac:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2240      	movs	r2, #64	@ 0x40
 8004bb2:	2100      	movs	r1, #0
 8004bb4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e007      	b.n	8004bca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	2b20      	cmp	r3, #32
 8004bc6:	d1c8      	bne.n	8004b5a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	0018      	movs	r0, r3
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	b004      	add	sp, #16
 8004bd0:	bd80      	pop	{r7, pc}
	...

08004bd4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b08a      	sub	sp, #40	@ 0x28
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004be0:	2327      	movs	r3, #39	@ 0x27
 8004be2:	18fb      	adds	r3, r7, r3
 8004be4:	2200      	movs	r2, #0
 8004be6:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	2210      	movs	r2, #16
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	d100      	bne.n	8004c02 <I2C_IsErrorOccurred+0x2e>
 8004c00:	e079      	b.n	8004cf6 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2210      	movs	r2, #16
 8004c08:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c0a:	e057      	b.n	8004cbc <I2C_IsErrorOccurred+0xe8>
 8004c0c:	2227      	movs	r2, #39	@ 0x27
 8004c0e:	18bb      	adds	r3, r7, r2
 8004c10:	18ba      	adds	r2, r7, r2
 8004c12:	7812      	ldrb	r2, [r2, #0]
 8004c14:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	d04f      	beq.n	8004cbc <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c1c:	f7ff f9a0 	bl	8003f60 <HAL_GetTick>
 8004c20:	0002      	movs	r2, r0
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d302      	bcc.n	8004c32 <I2C_IsErrorOccurred+0x5e>
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d144      	bne.n	8004cbc <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	2380      	movs	r3, #128	@ 0x80
 8004c3a:	01db      	lsls	r3, r3, #7
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004c40:	2013      	movs	r0, #19
 8004c42:	183b      	adds	r3, r7, r0
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	2142      	movs	r1, #66	@ 0x42
 8004c48:	5c52      	ldrb	r2, [r2, r1]
 8004c4a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	699a      	ldr	r2, [r3, #24]
 8004c52:	2380      	movs	r3, #128	@ 0x80
 8004c54:	021b      	lsls	r3, r3, #8
 8004c56:	401a      	ands	r2, r3
 8004c58:	2380      	movs	r3, #128	@ 0x80
 8004c5a:	021b      	lsls	r3, r3, #8
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d126      	bne.n	8004cae <I2C_IsErrorOccurred+0xda>
 8004c60:	697a      	ldr	r2, [r7, #20]
 8004c62:	2380      	movs	r3, #128	@ 0x80
 8004c64:	01db      	lsls	r3, r3, #7
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d021      	beq.n	8004cae <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8004c6a:	183b      	adds	r3, r7, r0
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	2b20      	cmp	r3, #32
 8004c70:	d01d      	beq.n	8004cae <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2180      	movs	r1, #128	@ 0x80
 8004c7e:	01c9      	lsls	r1, r1, #7
 8004c80:	430a      	orrs	r2, r1
 8004c82:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004c84:	f7ff f96c 	bl	8003f60 <HAL_GetTick>
 8004c88:	0003      	movs	r3, r0
 8004c8a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c8c:	e00f      	b.n	8004cae <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004c8e:	f7ff f967 	bl	8003f60 <HAL_GetTick>
 8004c92:	0002      	movs	r2, r0
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b19      	cmp	r3, #25
 8004c9a:	d908      	bls.n	8004cae <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004c9c:	6a3b      	ldr	r3, [r7, #32]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004ca4:	2327      	movs	r3, #39	@ 0x27
 8004ca6:	18fb      	adds	r3, r7, r3
 8004ca8:	2201      	movs	r2, #1
 8004caa:	701a      	strb	r2, [r3, #0]

              break;
 8004cac:	e006      	b.n	8004cbc <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	2b20      	cmp	r3, #32
 8004cba:	d1e8      	bne.n	8004c8e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	2b20      	cmp	r3, #32
 8004cc8:	d004      	beq.n	8004cd4 <I2C_IsErrorOccurred+0x100>
 8004cca:	2327      	movs	r3, #39	@ 0x27
 8004ccc:	18fb      	adds	r3, r7, r3
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d09b      	beq.n	8004c0c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004cd4:	2327      	movs	r3, #39	@ 0x27
 8004cd6:	18fb      	adds	r3, r7, r3
 8004cd8:	781b      	ldrb	r3, [r3, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d103      	bne.n	8004ce6 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ce6:	6a3b      	ldr	r3, [r7, #32]
 8004ce8:	2204      	movs	r2, #4
 8004cea:	4313      	orrs	r3, r2
 8004cec:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004cee:	2327      	movs	r3, #39	@ 0x27
 8004cf0:	18fb      	adds	r3, r7, r3
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004cfe:	69ba      	ldr	r2, [r7, #24]
 8004d00:	2380      	movs	r3, #128	@ 0x80
 8004d02:	005b      	lsls	r3, r3, #1
 8004d04:	4013      	ands	r3, r2
 8004d06:	d00c      	beq.n	8004d22 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2280      	movs	r2, #128	@ 0x80
 8004d16:	0052      	lsls	r2, r2, #1
 8004d18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d1a:	2327      	movs	r3, #39	@ 0x27
 8004d1c:	18fb      	adds	r3, r7, r3
 8004d1e:	2201      	movs	r2, #1
 8004d20:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	2380      	movs	r3, #128	@ 0x80
 8004d26:	00db      	lsls	r3, r3, #3
 8004d28:	4013      	ands	r3, r2
 8004d2a:	d00c      	beq.n	8004d46 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004d2c:	6a3b      	ldr	r3, [r7, #32]
 8004d2e:	2208      	movs	r2, #8
 8004d30:	4313      	orrs	r3, r2
 8004d32:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2280      	movs	r2, #128	@ 0x80
 8004d3a:	00d2      	lsls	r2, r2, #3
 8004d3c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d3e:	2327      	movs	r3, #39	@ 0x27
 8004d40:	18fb      	adds	r3, r7, r3
 8004d42:	2201      	movs	r2, #1
 8004d44:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	2380      	movs	r3, #128	@ 0x80
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	d00c      	beq.n	8004d6a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d50:	6a3b      	ldr	r3, [r7, #32]
 8004d52:	2202      	movs	r2, #2
 8004d54:	4313      	orrs	r3, r2
 8004d56:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2280      	movs	r2, #128	@ 0x80
 8004d5e:	0092      	lsls	r2, r2, #2
 8004d60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d62:	2327      	movs	r3, #39	@ 0x27
 8004d64:	18fb      	adds	r3, r7, r3
 8004d66:	2201      	movs	r2, #1
 8004d68:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004d6a:	2327      	movs	r3, #39	@ 0x27
 8004d6c:	18fb      	adds	r3, r7, r3
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01d      	beq.n	8004db0 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	0018      	movs	r0, r3
 8004d78:	f7ff fe28 	bl	80049cc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	490e      	ldr	r1, [pc, #56]	@ (8004dc0 <I2C_IsErrorOccurred+0x1ec>)
 8004d88:	400a      	ands	r2, r1
 8004d8a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d90:	6a3b      	ldr	r3, [r7, #32]
 8004d92:	431a      	orrs	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2241      	movs	r2, #65	@ 0x41
 8004d9c:	2120      	movs	r1, #32
 8004d9e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2242      	movs	r2, #66	@ 0x42
 8004da4:	2100      	movs	r1, #0
 8004da6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2240      	movs	r2, #64	@ 0x40
 8004dac:	2100      	movs	r1, #0
 8004dae:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004db0:	2327      	movs	r3, #39	@ 0x27
 8004db2:	18fb      	adds	r3, r7, r3
 8004db4:	781b      	ldrb	r3, [r3, #0]
}
 8004db6:	0018      	movs	r0, r3
 8004db8:	46bd      	mov	sp, r7
 8004dba:	b00a      	add	sp, #40	@ 0x28
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	46c0      	nop			@ (mov r8, r8)
 8004dc0:	fe00e800 	.word	0xfe00e800

08004dc4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004dc4:	b590      	push	{r4, r7, lr}
 8004dc6:	b087      	sub	sp, #28
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	0008      	movs	r0, r1
 8004dce:	0011      	movs	r1, r2
 8004dd0:	607b      	str	r3, [r7, #4]
 8004dd2:	240a      	movs	r4, #10
 8004dd4:	193b      	adds	r3, r7, r4
 8004dd6:	1c02      	adds	r2, r0, #0
 8004dd8:	801a      	strh	r2, [r3, #0]
 8004dda:	2009      	movs	r0, #9
 8004ddc:	183b      	adds	r3, r7, r0
 8004dde:	1c0a      	adds	r2, r1, #0
 8004de0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004de2:	193b      	adds	r3, r7, r4
 8004de4:	881b      	ldrh	r3, [r3, #0]
 8004de6:	059b      	lsls	r3, r3, #22
 8004de8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004dea:	183b      	adds	r3, r7, r0
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	0419      	lsls	r1, r3, #16
 8004df0:	23ff      	movs	r3, #255	@ 0xff
 8004df2:	041b      	lsls	r3, r3, #16
 8004df4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004df6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	085b      	lsrs	r3, r3, #1
 8004e04:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e0e:	0d51      	lsrs	r1, r2, #21
 8004e10:	2280      	movs	r2, #128	@ 0x80
 8004e12:	00d2      	lsls	r2, r2, #3
 8004e14:	400a      	ands	r2, r1
 8004e16:	4907      	ldr	r1, [pc, #28]	@ (8004e34 <I2C_TransferConfig+0x70>)
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	43d2      	mvns	r2, r2
 8004e1c:	401a      	ands	r2, r3
 8004e1e:	0011      	movs	r1, r2
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004e2a:	46c0      	nop			@ (mov r8, r8)
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	b007      	add	sp, #28
 8004e30:	bd90      	pop	{r4, r7, pc}
 8004e32:	46c0      	nop			@ (mov r8, r8)
 8004e34:	03ff63ff 	.word	0x03ff63ff

08004e38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2241      	movs	r2, #65	@ 0x41
 8004e46:	5c9b      	ldrb	r3, [r3, r2]
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b20      	cmp	r3, #32
 8004e4c:	d138      	bne.n	8004ec0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2240      	movs	r2, #64	@ 0x40
 8004e52:	5c9b      	ldrb	r3, [r3, r2]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d101      	bne.n	8004e5c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e032      	b.n	8004ec2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2240      	movs	r2, #64	@ 0x40
 8004e60:	2101      	movs	r1, #1
 8004e62:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2241      	movs	r2, #65	@ 0x41
 8004e68:	2124      	movs	r1, #36	@ 0x24
 8004e6a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	2101      	movs	r1, #1
 8004e78:	438a      	bics	r2, r1
 8004e7a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4911      	ldr	r1, [pc, #68]	@ (8004ecc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004e88:	400a      	ands	r2, r1
 8004e8a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6819      	ldr	r1, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	683a      	ldr	r2, [r7, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2101      	movs	r1, #1
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2241      	movs	r2, #65	@ 0x41
 8004eb0:	2120      	movs	r1, #32
 8004eb2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2240      	movs	r2, #64	@ 0x40
 8004eb8:	2100      	movs	r1, #0
 8004eba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	e000      	b.n	8004ec2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004ec0:	2302      	movs	r3, #2
  }
}
 8004ec2:	0018      	movs	r0, r3
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	b002      	add	sp, #8
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	46c0      	nop			@ (mov r8, r8)
 8004ecc:	ffffefff 	.word	0xffffefff

08004ed0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2241      	movs	r2, #65	@ 0x41
 8004ede:	5c9b      	ldrb	r3, [r3, r2]
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b20      	cmp	r3, #32
 8004ee4:	d139      	bne.n	8004f5a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2240      	movs	r2, #64	@ 0x40
 8004eea:	5c9b      	ldrb	r3, [r3, r2]
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d101      	bne.n	8004ef4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	e033      	b.n	8004f5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2240      	movs	r2, #64	@ 0x40
 8004ef8:	2101      	movs	r1, #1
 8004efa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2241      	movs	r2, #65	@ 0x41
 8004f00:	2124      	movs	r1, #36	@ 0x24
 8004f02:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2101      	movs	r1, #1
 8004f10:	438a      	bics	r2, r1
 8004f12:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	4a11      	ldr	r2, [pc, #68]	@ (8004f64 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004f20:	4013      	ands	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	021b      	lsls	r3, r3, #8
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2101      	movs	r1, #1
 8004f42:	430a      	orrs	r2, r1
 8004f44:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2241      	movs	r2, #65	@ 0x41
 8004f4a:	2120      	movs	r1, #32
 8004f4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2240      	movs	r2, #64	@ 0x40
 8004f52:	2100      	movs	r1, #0
 8004f54:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004f56:	2300      	movs	r3, #0
 8004f58:	e000      	b.n	8004f5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f5a:	2302      	movs	r3, #2
  }
}
 8004f5c:	0018      	movs	r0, r3
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	b004      	add	sp, #16
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	fffff0ff 	.word	0xfffff0ff

08004f68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b088      	sub	sp, #32
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d102      	bne.n	8004f7c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	f000 fb76 	bl	8005668 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2201      	movs	r2, #1
 8004f82:	4013      	ands	r3, r2
 8004f84:	d100      	bne.n	8004f88 <HAL_RCC_OscConfig+0x20>
 8004f86:	e08e      	b.n	80050a6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004f88:	4bc5      	ldr	r3, [pc, #788]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	220c      	movs	r2, #12
 8004f8e:	4013      	ands	r3, r2
 8004f90:	2b04      	cmp	r3, #4
 8004f92:	d00e      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f94:	4bc2      	ldr	r3, [pc, #776]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	220c      	movs	r2, #12
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	d117      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x68>
 8004fa0:	4bbf      	ldr	r3, [pc, #764]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	23c0      	movs	r3, #192	@ 0xc0
 8004fa6:	025b      	lsls	r3, r3, #9
 8004fa8:	401a      	ands	r2, r3
 8004faa:	2380      	movs	r3, #128	@ 0x80
 8004fac:	025b      	lsls	r3, r3, #9
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d10e      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb2:	4bbb      	ldr	r3, [pc, #748]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	2380      	movs	r3, #128	@ 0x80
 8004fb8:	029b      	lsls	r3, r3, #10
 8004fba:	4013      	ands	r3, r2
 8004fbc:	d100      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x58>
 8004fbe:	e071      	b.n	80050a4 <HAL_RCC_OscConfig+0x13c>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d000      	beq.n	8004fca <HAL_RCC_OscConfig+0x62>
 8004fc8:	e06c      	b.n	80050a4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	f000 fb4c 	bl	8005668 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d107      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x80>
 8004fd8:	4bb1      	ldr	r3, [pc, #708]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	4bb0      	ldr	r3, [pc, #704]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8004fde:	2180      	movs	r1, #128	@ 0x80
 8004fe0:	0249      	lsls	r1, r1, #9
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	601a      	str	r2, [r3, #0]
 8004fe6:	e02f      	b.n	8005048 <HAL_RCC_OscConfig+0xe0>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10c      	bne.n	800500a <HAL_RCC_OscConfig+0xa2>
 8004ff0:	4bab      	ldr	r3, [pc, #684]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	4baa      	ldr	r3, [pc, #680]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8004ff6:	49ab      	ldr	r1, [pc, #684]	@ (80052a4 <HAL_RCC_OscConfig+0x33c>)
 8004ff8:	400a      	ands	r2, r1
 8004ffa:	601a      	str	r2, [r3, #0]
 8004ffc:	4ba8      	ldr	r3, [pc, #672]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	4ba7      	ldr	r3, [pc, #668]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005002:	49a9      	ldr	r1, [pc, #676]	@ (80052a8 <HAL_RCC_OscConfig+0x340>)
 8005004:	400a      	ands	r2, r1
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	e01e      	b.n	8005048 <HAL_RCC_OscConfig+0xe0>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2b05      	cmp	r3, #5
 8005010:	d10e      	bne.n	8005030 <HAL_RCC_OscConfig+0xc8>
 8005012:	4ba3      	ldr	r3, [pc, #652]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	4ba2      	ldr	r3, [pc, #648]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005018:	2180      	movs	r1, #128	@ 0x80
 800501a:	02c9      	lsls	r1, r1, #11
 800501c:	430a      	orrs	r2, r1
 800501e:	601a      	str	r2, [r3, #0]
 8005020:	4b9f      	ldr	r3, [pc, #636]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	4b9e      	ldr	r3, [pc, #632]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005026:	2180      	movs	r1, #128	@ 0x80
 8005028:	0249      	lsls	r1, r1, #9
 800502a:	430a      	orrs	r2, r1
 800502c:	601a      	str	r2, [r3, #0]
 800502e:	e00b      	b.n	8005048 <HAL_RCC_OscConfig+0xe0>
 8005030:	4b9b      	ldr	r3, [pc, #620]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	4b9a      	ldr	r3, [pc, #616]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005036:	499b      	ldr	r1, [pc, #620]	@ (80052a4 <HAL_RCC_OscConfig+0x33c>)
 8005038:	400a      	ands	r2, r1
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	4b98      	ldr	r3, [pc, #608]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	4b97      	ldr	r3, [pc, #604]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005042:	4999      	ldr	r1, [pc, #612]	@ (80052a8 <HAL_RCC_OscConfig+0x340>)
 8005044:	400a      	ands	r2, r1
 8005046:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d014      	beq.n	800507a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005050:	f7fe ff86 	bl	8003f60 <HAL_GetTick>
 8005054:	0003      	movs	r3, r0
 8005056:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005058:	e008      	b.n	800506c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800505a:	f7fe ff81 	bl	8003f60 <HAL_GetTick>
 800505e:	0002      	movs	r2, r0
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	2b64      	cmp	r3, #100	@ 0x64
 8005066:	d901      	bls.n	800506c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e2fd      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800506c:	4b8c      	ldr	r3, [pc, #560]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	2380      	movs	r3, #128	@ 0x80
 8005072:	029b      	lsls	r3, r3, #10
 8005074:	4013      	ands	r3, r2
 8005076:	d0f0      	beq.n	800505a <HAL_RCC_OscConfig+0xf2>
 8005078:	e015      	b.n	80050a6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800507a:	f7fe ff71 	bl	8003f60 <HAL_GetTick>
 800507e:	0003      	movs	r3, r0
 8005080:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005082:	e008      	b.n	8005096 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005084:	f7fe ff6c 	bl	8003f60 <HAL_GetTick>
 8005088:	0002      	movs	r2, r0
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	2b64      	cmp	r3, #100	@ 0x64
 8005090:	d901      	bls.n	8005096 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e2e8      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005096:	4b82      	ldr	r3, [pc, #520]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	2380      	movs	r3, #128	@ 0x80
 800509c:	029b      	lsls	r3, r3, #10
 800509e:	4013      	ands	r3, r2
 80050a0:	d1f0      	bne.n	8005084 <HAL_RCC_OscConfig+0x11c>
 80050a2:	e000      	b.n	80050a6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050a4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2202      	movs	r2, #2
 80050ac:	4013      	ands	r3, r2
 80050ae:	d100      	bne.n	80050b2 <HAL_RCC_OscConfig+0x14a>
 80050b0:	e06c      	b.n	800518c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80050b2:	4b7b      	ldr	r3, [pc, #492]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	220c      	movs	r2, #12
 80050b8:	4013      	ands	r3, r2
 80050ba:	d00e      	beq.n	80050da <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80050bc:	4b78      	ldr	r3, [pc, #480]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	220c      	movs	r2, #12
 80050c2:	4013      	ands	r3, r2
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d11f      	bne.n	8005108 <HAL_RCC_OscConfig+0x1a0>
 80050c8:	4b75      	ldr	r3, [pc, #468]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	23c0      	movs	r3, #192	@ 0xc0
 80050ce:	025b      	lsls	r3, r3, #9
 80050d0:	401a      	ands	r2, r3
 80050d2:	2380      	movs	r3, #128	@ 0x80
 80050d4:	021b      	lsls	r3, r3, #8
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d116      	bne.n	8005108 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050da:	4b71      	ldr	r3, [pc, #452]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2202      	movs	r2, #2
 80050e0:	4013      	ands	r3, r2
 80050e2:	d005      	beq.n	80050f0 <HAL_RCC_OscConfig+0x188>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d001      	beq.n	80050f0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e2bb      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050f0:	4b6b      	ldr	r3, [pc, #428]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	22f8      	movs	r2, #248	@ 0xf8
 80050f6:	4393      	bics	r3, r2
 80050f8:	0019      	movs	r1, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	00da      	lsls	r2, r3, #3
 8005100:	4b67      	ldr	r3, [pc, #412]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005102:	430a      	orrs	r2, r1
 8005104:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005106:	e041      	b.n	800518c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d024      	beq.n	800515a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005110:	4b63      	ldr	r3, [pc, #396]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	4b62      	ldr	r3, [pc, #392]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005116:	2101      	movs	r1, #1
 8005118:	430a      	orrs	r2, r1
 800511a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800511c:	f7fe ff20 	bl	8003f60 <HAL_GetTick>
 8005120:	0003      	movs	r3, r0
 8005122:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005124:	e008      	b.n	8005138 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005126:	f7fe ff1b 	bl	8003f60 <HAL_GetTick>
 800512a:	0002      	movs	r2, r0
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	2b02      	cmp	r3, #2
 8005132:	d901      	bls.n	8005138 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e297      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005138:	4b59      	ldr	r3, [pc, #356]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2202      	movs	r2, #2
 800513e:	4013      	ands	r3, r2
 8005140:	d0f1      	beq.n	8005126 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005142:	4b57      	ldr	r3, [pc, #348]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	22f8      	movs	r2, #248	@ 0xf8
 8005148:	4393      	bics	r3, r2
 800514a:	0019      	movs	r1, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	00da      	lsls	r2, r3, #3
 8005152:	4b53      	ldr	r3, [pc, #332]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005154:	430a      	orrs	r2, r1
 8005156:	601a      	str	r2, [r3, #0]
 8005158:	e018      	b.n	800518c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800515a:	4b51      	ldr	r3, [pc, #324]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4b50      	ldr	r3, [pc, #320]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005160:	2101      	movs	r1, #1
 8005162:	438a      	bics	r2, r1
 8005164:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005166:	f7fe fefb 	bl	8003f60 <HAL_GetTick>
 800516a:	0003      	movs	r3, r0
 800516c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800516e:	e008      	b.n	8005182 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005170:	f7fe fef6 	bl	8003f60 <HAL_GetTick>
 8005174:	0002      	movs	r2, r0
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	2b02      	cmp	r3, #2
 800517c:	d901      	bls.n	8005182 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e272      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005182:	4b47      	ldr	r3, [pc, #284]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2202      	movs	r2, #2
 8005188:	4013      	ands	r3, r2
 800518a:	d1f1      	bne.n	8005170 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2208      	movs	r2, #8
 8005192:	4013      	ands	r3, r2
 8005194:	d036      	beq.n	8005204 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	69db      	ldr	r3, [r3, #28]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d019      	beq.n	80051d2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800519e:	4b40      	ldr	r3, [pc, #256]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80051a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051a2:	4b3f      	ldr	r3, [pc, #252]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80051a4:	2101      	movs	r1, #1
 80051a6:	430a      	orrs	r2, r1
 80051a8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051aa:	f7fe fed9 	bl	8003f60 <HAL_GetTick>
 80051ae:	0003      	movs	r3, r0
 80051b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051b2:	e008      	b.n	80051c6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051b4:	f7fe fed4 	bl	8003f60 <HAL_GetTick>
 80051b8:	0002      	movs	r2, r0
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e250      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051c6:	4b36      	ldr	r3, [pc, #216]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80051c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ca:	2202      	movs	r2, #2
 80051cc:	4013      	ands	r3, r2
 80051ce:	d0f1      	beq.n	80051b4 <HAL_RCC_OscConfig+0x24c>
 80051d0:	e018      	b.n	8005204 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051d2:	4b33      	ldr	r3, [pc, #204]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80051d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051d6:	4b32      	ldr	r3, [pc, #200]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80051d8:	2101      	movs	r1, #1
 80051da:	438a      	bics	r2, r1
 80051dc:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051de:	f7fe febf 	bl	8003f60 <HAL_GetTick>
 80051e2:	0003      	movs	r3, r0
 80051e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051e6:	e008      	b.n	80051fa <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051e8:	f7fe feba 	bl	8003f60 <HAL_GetTick>
 80051ec:	0002      	movs	r2, r0
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	2b02      	cmp	r3, #2
 80051f4:	d901      	bls.n	80051fa <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e236      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051fa:	4b29      	ldr	r3, [pc, #164]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 80051fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fe:	2202      	movs	r2, #2
 8005200:	4013      	ands	r3, r2
 8005202:	d1f1      	bne.n	80051e8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2204      	movs	r2, #4
 800520a:	4013      	ands	r3, r2
 800520c:	d100      	bne.n	8005210 <HAL_RCC_OscConfig+0x2a8>
 800520e:	e0b5      	b.n	800537c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005210:	201f      	movs	r0, #31
 8005212:	183b      	adds	r3, r7, r0
 8005214:	2200      	movs	r2, #0
 8005216:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005218:	4b21      	ldr	r3, [pc, #132]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 800521a:	69da      	ldr	r2, [r3, #28]
 800521c:	2380      	movs	r3, #128	@ 0x80
 800521e:	055b      	lsls	r3, r3, #21
 8005220:	4013      	ands	r3, r2
 8005222:	d110      	bne.n	8005246 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005224:	4b1e      	ldr	r3, [pc, #120]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005226:	69da      	ldr	r2, [r3, #28]
 8005228:	4b1d      	ldr	r3, [pc, #116]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 800522a:	2180      	movs	r1, #128	@ 0x80
 800522c:	0549      	lsls	r1, r1, #21
 800522e:	430a      	orrs	r2, r1
 8005230:	61da      	str	r2, [r3, #28]
 8005232:	4b1b      	ldr	r3, [pc, #108]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005234:	69da      	ldr	r2, [r3, #28]
 8005236:	2380      	movs	r3, #128	@ 0x80
 8005238:	055b      	lsls	r3, r3, #21
 800523a:	4013      	ands	r3, r2
 800523c:	60fb      	str	r3, [r7, #12]
 800523e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005240:	183b      	adds	r3, r7, r0
 8005242:	2201      	movs	r2, #1
 8005244:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005246:	4b19      	ldr	r3, [pc, #100]	@ (80052ac <HAL_RCC_OscConfig+0x344>)
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	2380      	movs	r3, #128	@ 0x80
 800524c:	005b      	lsls	r3, r3, #1
 800524e:	4013      	ands	r3, r2
 8005250:	d11a      	bne.n	8005288 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005252:	4b16      	ldr	r3, [pc, #88]	@ (80052ac <HAL_RCC_OscConfig+0x344>)
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	4b15      	ldr	r3, [pc, #84]	@ (80052ac <HAL_RCC_OscConfig+0x344>)
 8005258:	2180      	movs	r1, #128	@ 0x80
 800525a:	0049      	lsls	r1, r1, #1
 800525c:	430a      	orrs	r2, r1
 800525e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005260:	f7fe fe7e 	bl	8003f60 <HAL_GetTick>
 8005264:	0003      	movs	r3, r0
 8005266:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005268:	e008      	b.n	800527c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800526a:	f7fe fe79 	bl	8003f60 <HAL_GetTick>
 800526e:	0002      	movs	r2, r0
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b64      	cmp	r3, #100	@ 0x64
 8005276:	d901      	bls.n	800527c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e1f5      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800527c:	4b0b      	ldr	r3, [pc, #44]	@ (80052ac <HAL_RCC_OscConfig+0x344>)
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	2380      	movs	r3, #128	@ 0x80
 8005282:	005b      	lsls	r3, r3, #1
 8005284:	4013      	ands	r3, r2
 8005286:	d0f0      	beq.n	800526a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d10f      	bne.n	80052b0 <HAL_RCC_OscConfig+0x348>
 8005290:	4b03      	ldr	r3, [pc, #12]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005292:	6a1a      	ldr	r2, [r3, #32]
 8005294:	4b02      	ldr	r3, [pc, #8]	@ (80052a0 <HAL_RCC_OscConfig+0x338>)
 8005296:	2101      	movs	r1, #1
 8005298:	430a      	orrs	r2, r1
 800529a:	621a      	str	r2, [r3, #32]
 800529c:	e036      	b.n	800530c <HAL_RCC_OscConfig+0x3a4>
 800529e:	46c0      	nop			@ (mov r8, r8)
 80052a0:	40021000 	.word	0x40021000
 80052a4:	fffeffff 	.word	0xfffeffff
 80052a8:	fffbffff 	.word	0xfffbffff
 80052ac:	40007000 	.word	0x40007000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d10c      	bne.n	80052d2 <HAL_RCC_OscConfig+0x36a>
 80052b8:	4bca      	ldr	r3, [pc, #808]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052ba:	6a1a      	ldr	r2, [r3, #32]
 80052bc:	4bc9      	ldr	r3, [pc, #804]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052be:	2101      	movs	r1, #1
 80052c0:	438a      	bics	r2, r1
 80052c2:	621a      	str	r2, [r3, #32]
 80052c4:	4bc7      	ldr	r3, [pc, #796]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052c6:	6a1a      	ldr	r2, [r3, #32]
 80052c8:	4bc6      	ldr	r3, [pc, #792]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052ca:	2104      	movs	r1, #4
 80052cc:	438a      	bics	r2, r1
 80052ce:	621a      	str	r2, [r3, #32]
 80052d0:	e01c      	b.n	800530c <HAL_RCC_OscConfig+0x3a4>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	2b05      	cmp	r3, #5
 80052d8:	d10c      	bne.n	80052f4 <HAL_RCC_OscConfig+0x38c>
 80052da:	4bc2      	ldr	r3, [pc, #776]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052dc:	6a1a      	ldr	r2, [r3, #32]
 80052de:	4bc1      	ldr	r3, [pc, #772]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052e0:	2104      	movs	r1, #4
 80052e2:	430a      	orrs	r2, r1
 80052e4:	621a      	str	r2, [r3, #32]
 80052e6:	4bbf      	ldr	r3, [pc, #764]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052e8:	6a1a      	ldr	r2, [r3, #32]
 80052ea:	4bbe      	ldr	r3, [pc, #760]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052ec:	2101      	movs	r1, #1
 80052ee:	430a      	orrs	r2, r1
 80052f0:	621a      	str	r2, [r3, #32]
 80052f2:	e00b      	b.n	800530c <HAL_RCC_OscConfig+0x3a4>
 80052f4:	4bbb      	ldr	r3, [pc, #748]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052f6:	6a1a      	ldr	r2, [r3, #32]
 80052f8:	4bba      	ldr	r3, [pc, #744]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80052fa:	2101      	movs	r1, #1
 80052fc:	438a      	bics	r2, r1
 80052fe:	621a      	str	r2, [r3, #32]
 8005300:	4bb8      	ldr	r3, [pc, #736]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005302:	6a1a      	ldr	r2, [r3, #32]
 8005304:	4bb7      	ldr	r3, [pc, #732]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005306:	2104      	movs	r1, #4
 8005308:	438a      	bics	r2, r1
 800530a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d014      	beq.n	800533e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005314:	f7fe fe24 	bl	8003f60 <HAL_GetTick>
 8005318:	0003      	movs	r3, r0
 800531a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800531c:	e009      	b.n	8005332 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800531e:	f7fe fe1f 	bl	8003f60 <HAL_GetTick>
 8005322:	0002      	movs	r2, r0
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	4aaf      	ldr	r2, [pc, #700]	@ (80055e8 <HAL_RCC_OscConfig+0x680>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d901      	bls.n	8005332 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e19a      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005332:	4bac      	ldr	r3, [pc, #688]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	2202      	movs	r2, #2
 8005338:	4013      	ands	r3, r2
 800533a:	d0f0      	beq.n	800531e <HAL_RCC_OscConfig+0x3b6>
 800533c:	e013      	b.n	8005366 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800533e:	f7fe fe0f 	bl	8003f60 <HAL_GetTick>
 8005342:	0003      	movs	r3, r0
 8005344:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005346:	e009      	b.n	800535c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005348:	f7fe fe0a 	bl	8003f60 <HAL_GetTick>
 800534c:	0002      	movs	r2, r0
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	4aa5      	ldr	r2, [pc, #660]	@ (80055e8 <HAL_RCC_OscConfig+0x680>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d901      	bls.n	800535c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e185      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800535c:	4ba1      	ldr	r3, [pc, #644]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 800535e:	6a1b      	ldr	r3, [r3, #32]
 8005360:	2202      	movs	r2, #2
 8005362:	4013      	ands	r3, r2
 8005364:	d1f0      	bne.n	8005348 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005366:	231f      	movs	r3, #31
 8005368:	18fb      	adds	r3, r7, r3
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d105      	bne.n	800537c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005370:	4b9c      	ldr	r3, [pc, #624]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005372:	69da      	ldr	r2, [r3, #28]
 8005374:	4b9b      	ldr	r3, [pc, #620]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005376:	499d      	ldr	r1, [pc, #628]	@ (80055ec <HAL_RCC_OscConfig+0x684>)
 8005378:	400a      	ands	r2, r1
 800537a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2210      	movs	r2, #16
 8005382:	4013      	ands	r3, r2
 8005384:	d063      	beq.n	800544e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d12a      	bne.n	80053e4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800538e:	4b95      	ldr	r3, [pc, #596]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005390:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005392:	4b94      	ldr	r3, [pc, #592]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005394:	2104      	movs	r1, #4
 8005396:	430a      	orrs	r2, r1
 8005398:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800539a:	4b92      	ldr	r3, [pc, #584]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 800539c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800539e:	4b91      	ldr	r3, [pc, #580]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80053a0:	2101      	movs	r1, #1
 80053a2:	430a      	orrs	r2, r1
 80053a4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053a6:	f7fe fddb 	bl	8003f60 <HAL_GetTick>
 80053aa:	0003      	movs	r3, r0
 80053ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80053b0:	f7fe fdd6 	bl	8003f60 <HAL_GetTick>
 80053b4:	0002      	movs	r2, r0
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e152      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80053c2:	4b88      	ldr	r3, [pc, #544]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80053c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c6:	2202      	movs	r2, #2
 80053c8:	4013      	ands	r3, r2
 80053ca:	d0f1      	beq.n	80053b0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80053cc:	4b85      	ldr	r3, [pc, #532]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80053ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053d0:	22f8      	movs	r2, #248	@ 0xf8
 80053d2:	4393      	bics	r3, r2
 80053d4:	0019      	movs	r1, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	00da      	lsls	r2, r3, #3
 80053dc:	4b81      	ldr	r3, [pc, #516]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80053de:	430a      	orrs	r2, r1
 80053e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80053e2:	e034      	b.n	800544e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	3305      	adds	r3, #5
 80053ea:	d111      	bne.n	8005410 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80053ec:	4b7d      	ldr	r3, [pc, #500]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80053ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053f0:	4b7c      	ldr	r3, [pc, #496]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80053f2:	2104      	movs	r1, #4
 80053f4:	438a      	bics	r2, r1
 80053f6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80053f8:	4b7a      	ldr	r3, [pc, #488]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80053fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053fc:	22f8      	movs	r2, #248	@ 0xf8
 80053fe:	4393      	bics	r3, r2
 8005400:	0019      	movs	r1, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	00da      	lsls	r2, r3, #3
 8005408:	4b76      	ldr	r3, [pc, #472]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 800540a:	430a      	orrs	r2, r1
 800540c:	635a      	str	r2, [r3, #52]	@ 0x34
 800540e:	e01e      	b.n	800544e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005410:	4b74      	ldr	r3, [pc, #464]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005412:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005414:	4b73      	ldr	r3, [pc, #460]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005416:	2104      	movs	r1, #4
 8005418:	430a      	orrs	r2, r1
 800541a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800541c:	4b71      	ldr	r3, [pc, #452]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 800541e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005420:	4b70      	ldr	r3, [pc, #448]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005422:	2101      	movs	r1, #1
 8005424:	438a      	bics	r2, r1
 8005426:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005428:	f7fe fd9a 	bl	8003f60 <HAL_GetTick>
 800542c:	0003      	movs	r3, r0
 800542e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005430:	e008      	b.n	8005444 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005432:	f7fe fd95 	bl	8003f60 <HAL_GetTick>
 8005436:	0002      	movs	r2, r0
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b02      	cmp	r3, #2
 800543e:	d901      	bls.n	8005444 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e111      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005444:	4b67      	ldr	r3, [pc, #412]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005448:	2202      	movs	r2, #2
 800544a:	4013      	ands	r3, r2
 800544c:	d1f1      	bne.n	8005432 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2220      	movs	r2, #32
 8005454:	4013      	ands	r3, r2
 8005456:	d05c      	beq.n	8005512 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005458:	4b62      	ldr	r3, [pc, #392]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	220c      	movs	r2, #12
 800545e:	4013      	ands	r3, r2
 8005460:	2b0c      	cmp	r3, #12
 8005462:	d00e      	beq.n	8005482 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8005464:	4b5f      	ldr	r3, [pc, #380]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	220c      	movs	r2, #12
 800546a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800546c:	2b08      	cmp	r3, #8
 800546e:	d114      	bne.n	800549a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8005470:	4b5c      	ldr	r3, [pc, #368]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	23c0      	movs	r3, #192	@ 0xc0
 8005476:	025b      	lsls	r3, r3, #9
 8005478:	401a      	ands	r2, r3
 800547a:	23c0      	movs	r3, #192	@ 0xc0
 800547c:	025b      	lsls	r3, r3, #9
 800547e:	429a      	cmp	r2, r3
 8005480:	d10b      	bne.n	800549a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8005482:	4b58      	ldr	r3, [pc, #352]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005484:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005486:	2380      	movs	r3, #128	@ 0x80
 8005488:	029b      	lsls	r3, r3, #10
 800548a:	4013      	ands	r3, r2
 800548c:	d040      	beq.n	8005510 <HAL_RCC_OscConfig+0x5a8>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d03c      	beq.n	8005510 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e0e6      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d01b      	beq.n	80054da <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80054a2:	4b50      	ldr	r3, [pc, #320]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80054a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054a6:	4b4f      	ldr	r3, [pc, #316]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80054a8:	2180      	movs	r1, #128	@ 0x80
 80054aa:	0249      	lsls	r1, r1, #9
 80054ac:	430a      	orrs	r2, r1
 80054ae:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054b0:	f7fe fd56 	bl	8003f60 <HAL_GetTick>
 80054b4:	0003      	movs	r3, r0
 80054b6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80054b8:	e008      	b.n	80054cc <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054ba:	f7fe fd51 	bl	8003f60 <HAL_GetTick>
 80054be:	0002      	movs	r2, r0
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	d901      	bls.n	80054cc <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	e0cd      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80054cc:	4b45      	ldr	r3, [pc, #276]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80054ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054d0:	2380      	movs	r3, #128	@ 0x80
 80054d2:	029b      	lsls	r3, r3, #10
 80054d4:	4013      	ands	r3, r2
 80054d6:	d0f0      	beq.n	80054ba <HAL_RCC_OscConfig+0x552>
 80054d8:	e01b      	b.n	8005512 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80054da:	4b42      	ldr	r3, [pc, #264]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80054dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054de:	4b41      	ldr	r3, [pc, #260]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80054e0:	4943      	ldr	r1, [pc, #268]	@ (80055f0 <HAL_RCC_OscConfig+0x688>)
 80054e2:	400a      	ands	r2, r1
 80054e4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e6:	f7fe fd3b 	bl	8003f60 <HAL_GetTick>
 80054ea:	0003      	movs	r3, r0
 80054ec:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80054ee:	e008      	b.n	8005502 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054f0:	f7fe fd36 	bl	8003f60 <HAL_GetTick>
 80054f4:	0002      	movs	r2, r0
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d901      	bls.n	8005502 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e0b2      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8005502:	4b38      	ldr	r3, [pc, #224]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005504:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005506:	2380      	movs	r3, #128	@ 0x80
 8005508:	029b      	lsls	r3, r3, #10
 800550a:	4013      	ands	r3, r2
 800550c:	d1f0      	bne.n	80054f0 <HAL_RCC_OscConfig+0x588>
 800550e:	e000      	b.n	8005512 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8005510:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005516:	2b00      	cmp	r3, #0
 8005518:	d100      	bne.n	800551c <HAL_RCC_OscConfig+0x5b4>
 800551a:	e0a4      	b.n	8005666 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800551c:	4b31      	ldr	r3, [pc, #196]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	220c      	movs	r2, #12
 8005522:	4013      	ands	r3, r2
 8005524:	2b08      	cmp	r3, #8
 8005526:	d100      	bne.n	800552a <HAL_RCC_OscConfig+0x5c2>
 8005528:	e078      	b.n	800561c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552e:	2b02      	cmp	r3, #2
 8005530:	d14c      	bne.n	80055cc <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005532:	4b2c      	ldr	r3, [pc, #176]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	4b2b      	ldr	r3, [pc, #172]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005538:	492e      	ldr	r1, [pc, #184]	@ (80055f4 <HAL_RCC_OscConfig+0x68c>)
 800553a:	400a      	ands	r2, r1
 800553c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800553e:	f7fe fd0f 	bl	8003f60 <HAL_GetTick>
 8005542:	0003      	movs	r3, r0
 8005544:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005546:	e008      	b.n	800555a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005548:	f7fe fd0a 	bl	8003f60 <HAL_GetTick>
 800554c:	0002      	movs	r2, r0
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	2b02      	cmp	r3, #2
 8005554:	d901      	bls.n	800555a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e086      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800555a:	4b22      	ldr	r3, [pc, #136]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	2380      	movs	r3, #128	@ 0x80
 8005560:	049b      	lsls	r3, r3, #18
 8005562:	4013      	ands	r3, r2
 8005564:	d1f0      	bne.n	8005548 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005566:	4b1f      	ldr	r3, [pc, #124]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800556a:	220f      	movs	r2, #15
 800556c:	4393      	bics	r3, r2
 800556e:	0019      	movs	r1, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005574:	4b1b      	ldr	r3, [pc, #108]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005576:	430a      	orrs	r2, r1
 8005578:	62da      	str	r2, [r3, #44]	@ 0x2c
 800557a:	4b1a      	ldr	r3, [pc, #104]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	4a1e      	ldr	r2, [pc, #120]	@ (80055f8 <HAL_RCC_OscConfig+0x690>)
 8005580:	4013      	ands	r3, r2
 8005582:	0019      	movs	r1, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800558c:	431a      	orrs	r2, r3
 800558e:	4b15      	ldr	r3, [pc, #84]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005590:	430a      	orrs	r2, r1
 8005592:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005594:	4b13      	ldr	r3, [pc, #76]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	4b12      	ldr	r3, [pc, #72]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 800559a:	2180      	movs	r1, #128	@ 0x80
 800559c:	0449      	lsls	r1, r1, #17
 800559e:	430a      	orrs	r2, r1
 80055a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055a2:	f7fe fcdd 	bl	8003f60 <HAL_GetTick>
 80055a6:	0003      	movs	r3, r0
 80055a8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80055aa:	e008      	b.n	80055be <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ac:	f7fe fcd8 	bl	8003f60 <HAL_GetTick>
 80055b0:	0002      	movs	r2, r0
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d901      	bls.n	80055be <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e054      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80055be:	4b09      	ldr	r3, [pc, #36]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	2380      	movs	r3, #128	@ 0x80
 80055c4:	049b      	lsls	r3, r3, #18
 80055c6:	4013      	ands	r3, r2
 80055c8:	d0f0      	beq.n	80055ac <HAL_RCC_OscConfig+0x644>
 80055ca:	e04c      	b.n	8005666 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055cc:	4b05      	ldr	r3, [pc, #20]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	4b04      	ldr	r3, [pc, #16]	@ (80055e4 <HAL_RCC_OscConfig+0x67c>)
 80055d2:	4908      	ldr	r1, [pc, #32]	@ (80055f4 <HAL_RCC_OscConfig+0x68c>)
 80055d4:	400a      	ands	r2, r1
 80055d6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d8:	f7fe fcc2 	bl	8003f60 <HAL_GetTick>
 80055dc:	0003      	movs	r3, r0
 80055de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055e0:	e015      	b.n	800560e <HAL_RCC_OscConfig+0x6a6>
 80055e2:	46c0      	nop			@ (mov r8, r8)
 80055e4:	40021000 	.word	0x40021000
 80055e8:	00001388 	.word	0x00001388
 80055ec:	efffffff 	.word	0xefffffff
 80055f0:	fffeffff 	.word	0xfffeffff
 80055f4:	feffffff 	.word	0xfeffffff
 80055f8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055fc:	f7fe fcb0 	bl	8003f60 <HAL_GetTick>
 8005600:	0002      	movs	r2, r0
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e02c      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800560e:	4b18      	ldr	r3, [pc, #96]	@ (8005670 <HAL_RCC_OscConfig+0x708>)
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	2380      	movs	r3, #128	@ 0x80
 8005614:	049b      	lsls	r3, r3, #18
 8005616:	4013      	ands	r3, r2
 8005618:	d1f0      	bne.n	80055fc <HAL_RCC_OscConfig+0x694>
 800561a:	e024      	b.n	8005666 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005620:	2b01      	cmp	r3, #1
 8005622:	d101      	bne.n	8005628 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e01f      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005628:	4b11      	ldr	r3, [pc, #68]	@ (8005670 <HAL_RCC_OscConfig+0x708>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800562e:	4b10      	ldr	r3, [pc, #64]	@ (8005670 <HAL_RCC_OscConfig+0x708>)
 8005630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005632:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005634:	697a      	ldr	r2, [r7, #20]
 8005636:	23c0      	movs	r3, #192	@ 0xc0
 8005638:	025b      	lsls	r3, r3, #9
 800563a:	401a      	ands	r2, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005640:	429a      	cmp	r2, r3
 8005642:	d10e      	bne.n	8005662 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	220f      	movs	r2, #15
 8005648:	401a      	ands	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800564e:	429a      	cmp	r2, r3
 8005650:	d107      	bne.n	8005662 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	23f0      	movs	r3, #240	@ 0xf0
 8005656:	039b      	lsls	r3, r3, #14
 8005658:	401a      	ands	r2, r3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800565e:	429a      	cmp	r2, r3
 8005660:	d001      	beq.n	8005666 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e000      	b.n	8005668 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	0018      	movs	r0, r3
 800566a:	46bd      	mov	sp, r7
 800566c:	b008      	add	sp, #32
 800566e:	bd80      	pop	{r7, pc}
 8005670:	40021000 	.word	0x40021000

08005674 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d101      	bne.n	8005688 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	e0bf      	b.n	8005808 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005688:	4b61      	ldr	r3, [pc, #388]	@ (8005810 <HAL_RCC_ClockConfig+0x19c>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2201      	movs	r2, #1
 800568e:	4013      	ands	r3, r2
 8005690:	683a      	ldr	r2, [r7, #0]
 8005692:	429a      	cmp	r2, r3
 8005694:	d911      	bls.n	80056ba <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005696:	4b5e      	ldr	r3, [pc, #376]	@ (8005810 <HAL_RCC_ClockConfig+0x19c>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2201      	movs	r2, #1
 800569c:	4393      	bics	r3, r2
 800569e:	0019      	movs	r1, r3
 80056a0:	4b5b      	ldr	r3, [pc, #364]	@ (8005810 <HAL_RCC_ClockConfig+0x19c>)
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	430a      	orrs	r2, r1
 80056a6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056a8:	4b59      	ldr	r3, [pc, #356]	@ (8005810 <HAL_RCC_ClockConfig+0x19c>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2201      	movs	r2, #1
 80056ae:	4013      	ands	r3, r2
 80056b0:	683a      	ldr	r2, [r7, #0]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d001      	beq.n	80056ba <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e0a6      	b.n	8005808 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2202      	movs	r2, #2
 80056c0:	4013      	ands	r3, r2
 80056c2:	d015      	beq.n	80056f0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2204      	movs	r2, #4
 80056ca:	4013      	ands	r3, r2
 80056cc:	d006      	beq.n	80056dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80056ce:	4b51      	ldr	r3, [pc, #324]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	4b50      	ldr	r3, [pc, #320]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 80056d4:	21e0      	movs	r1, #224	@ 0xe0
 80056d6:	00c9      	lsls	r1, r1, #3
 80056d8:	430a      	orrs	r2, r1
 80056da:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056dc:	4b4d      	ldr	r3, [pc, #308]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	22f0      	movs	r2, #240	@ 0xf0
 80056e2:	4393      	bics	r3, r2
 80056e4:	0019      	movs	r1, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	689a      	ldr	r2, [r3, #8]
 80056ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 80056ec:	430a      	orrs	r2, r1
 80056ee:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2201      	movs	r2, #1
 80056f6:	4013      	ands	r3, r2
 80056f8:	d04c      	beq.n	8005794 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d107      	bne.n	8005712 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005702:	4b44      	ldr	r3, [pc, #272]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	2380      	movs	r3, #128	@ 0x80
 8005708:	029b      	lsls	r3, r3, #10
 800570a:	4013      	ands	r3, r2
 800570c:	d120      	bne.n	8005750 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e07a      	b.n	8005808 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	2b02      	cmp	r3, #2
 8005718:	d107      	bne.n	800572a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800571a:	4b3e      	ldr	r3, [pc, #248]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	2380      	movs	r3, #128	@ 0x80
 8005720:	049b      	lsls	r3, r3, #18
 8005722:	4013      	ands	r3, r2
 8005724:	d114      	bne.n	8005750 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e06e      	b.n	8005808 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2b03      	cmp	r3, #3
 8005730:	d107      	bne.n	8005742 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005732:	4b38      	ldr	r3, [pc, #224]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 8005734:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005736:	2380      	movs	r3, #128	@ 0x80
 8005738:	029b      	lsls	r3, r3, #10
 800573a:	4013      	ands	r3, r2
 800573c:	d108      	bne.n	8005750 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e062      	b.n	8005808 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005742:	4b34      	ldr	r3, [pc, #208]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2202      	movs	r2, #2
 8005748:	4013      	ands	r3, r2
 800574a:	d101      	bne.n	8005750 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e05b      	b.n	8005808 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005750:	4b30      	ldr	r3, [pc, #192]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	2203      	movs	r2, #3
 8005756:	4393      	bics	r3, r2
 8005758:	0019      	movs	r1, r3
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685a      	ldr	r2, [r3, #4]
 800575e:	4b2d      	ldr	r3, [pc, #180]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 8005760:	430a      	orrs	r2, r1
 8005762:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005764:	f7fe fbfc 	bl	8003f60 <HAL_GetTick>
 8005768:	0003      	movs	r3, r0
 800576a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800576c:	e009      	b.n	8005782 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800576e:	f7fe fbf7 	bl	8003f60 <HAL_GetTick>
 8005772:	0002      	movs	r2, r0
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	4a27      	ldr	r2, [pc, #156]	@ (8005818 <HAL_RCC_ClockConfig+0x1a4>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d901      	bls.n	8005782 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e042      	b.n	8005808 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005782:	4b24      	ldr	r3, [pc, #144]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	220c      	movs	r2, #12
 8005788:	401a      	ands	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	429a      	cmp	r2, r3
 8005792:	d1ec      	bne.n	800576e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005794:	4b1e      	ldr	r3, [pc, #120]	@ (8005810 <HAL_RCC_ClockConfig+0x19c>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2201      	movs	r2, #1
 800579a:	4013      	ands	r3, r2
 800579c:	683a      	ldr	r2, [r7, #0]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d211      	bcs.n	80057c6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005810 <HAL_RCC_ClockConfig+0x19c>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2201      	movs	r2, #1
 80057a8:	4393      	bics	r3, r2
 80057aa:	0019      	movs	r1, r3
 80057ac:	4b18      	ldr	r3, [pc, #96]	@ (8005810 <HAL_RCC_ClockConfig+0x19c>)
 80057ae:	683a      	ldr	r2, [r7, #0]
 80057b0:	430a      	orrs	r2, r1
 80057b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057b4:	4b16      	ldr	r3, [pc, #88]	@ (8005810 <HAL_RCC_ClockConfig+0x19c>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2201      	movs	r2, #1
 80057ba:	4013      	ands	r3, r2
 80057bc:	683a      	ldr	r2, [r7, #0]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d001      	beq.n	80057c6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e020      	b.n	8005808 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2204      	movs	r2, #4
 80057cc:	4013      	ands	r3, r2
 80057ce:	d009      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80057d0:	4b10      	ldr	r3, [pc, #64]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	4a11      	ldr	r2, [pc, #68]	@ (800581c <HAL_RCC_ClockConfig+0x1a8>)
 80057d6:	4013      	ands	r3, r2
 80057d8:	0019      	movs	r1, r3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	4b0d      	ldr	r3, [pc, #52]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 80057e0:	430a      	orrs	r2, r1
 80057e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80057e4:	f000 f820 	bl	8005828 <HAL_RCC_GetSysClockFreq>
 80057e8:	0001      	movs	r1, r0
 80057ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005814 <HAL_RCC_ClockConfig+0x1a0>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	091b      	lsrs	r3, r3, #4
 80057f0:	220f      	movs	r2, #15
 80057f2:	4013      	ands	r3, r2
 80057f4:	4a0a      	ldr	r2, [pc, #40]	@ (8005820 <HAL_RCC_ClockConfig+0x1ac>)
 80057f6:	5cd3      	ldrb	r3, [r2, r3]
 80057f8:	000a      	movs	r2, r1
 80057fa:	40da      	lsrs	r2, r3
 80057fc:	4b09      	ldr	r3, [pc, #36]	@ (8005824 <HAL_RCC_ClockConfig+0x1b0>)
 80057fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005800:	2003      	movs	r0, #3
 8005802:	f7fe fa7d 	bl	8003d00 <HAL_InitTick>
  
  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	0018      	movs	r0, r3
 800580a:	46bd      	mov	sp, r7
 800580c:	b004      	add	sp, #16
 800580e:	bd80      	pop	{r7, pc}
 8005810:	40022000 	.word	0x40022000
 8005814:	40021000 	.word	0x40021000
 8005818:	00001388 	.word	0x00001388
 800581c:	fffff8ff 	.word	0xfffff8ff
 8005820:	0800bdd0 	.word	0x0800bdd0
 8005824:	2000001c 	.word	0x2000001c

08005828 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b086      	sub	sp, #24
 800582c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800582e:	2300      	movs	r3, #0
 8005830:	60fb      	str	r3, [r7, #12]
 8005832:	2300      	movs	r3, #0
 8005834:	60bb      	str	r3, [r7, #8]
 8005836:	2300      	movs	r3, #0
 8005838:	617b      	str	r3, [r7, #20]
 800583a:	2300      	movs	r3, #0
 800583c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800583e:	2300      	movs	r3, #0
 8005840:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005842:	4b2d      	ldr	r3, [pc, #180]	@ (80058f8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	220c      	movs	r2, #12
 800584c:	4013      	ands	r3, r2
 800584e:	2b0c      	cmp	r3, #12
 8005850:	d046      	beq.n	80058e0 <HAL_RCC_GetSysClockFreq+0xb8>
 8005852:	d848      	bhi.n	80058e6 <HAL_RCC_GetSysClockFreq+0xbe>
 8005854:	2b04      	cmp	r3, #4
 8005856:	d002      	beq.n	800585e <HAL_RCC_GetSysClockFreq+0x36>
 8005858:	2b08      	cmp	r3, #8
 800585a:	d003      	beq.n	8005864 <HAL_RCC_GetSysClockFreq+0x3c>
 800585c:	e043      	b.n	80058e6 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800585e:	4b27      	ldr	r3, [pc, #156]	@ (80058fc <HAL_RCC_GetSysClockFreq+0xd4>)
 8005860:	613b      	str	r3, [r7, #16]
      break;
 8005862:	e043      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	0c9b      	lsrs	r3, r3, #18
 8005868:	220f      	movs	r2, #15
 800586a:	4013      	ands	r3, r2
 800586c:	4a24      	ldr	r2, [pc, #144]	@ (8005900 <HAL_RCC_GetSysClockFreq+0xd8>)
 800586e:	5cd3      	ldrb	r3, [r2, r3]
 8005870:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005872:	4b21      	ldr	r3, [pc, #132]	@ (80058f8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005876:	220f      	movs	r2, #15
 8005878:	4013      	ands	r3, r2
 800587a:	4a22      	ldr	r2, [pc, #136]	@ (8005904 <HAL_RCC_GetSysClockFreq+0xdc>)
 800587c:	5cd3      	ldrb	r3, [r2, r3]
 800587e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	23c0      	movs	r3, #192	@ 0xc0
 8005884:	025b      	lsls	r3, r3, #9
 8005886:	401a      	ands	r2, r3
 8005888:	2380      	movs	r3, #128	@ 0x80
 800588a:	025b      	lsls	r3, r3, #9
 800588c:	429a      	cmp	r2, r3
 800588e:	d109      	bne.n	80058a4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005890:	68b9      	ldr	r1, [r7, #8]
 8005892:	481a      	ldr	r0, [pc, #104]	@ (80058fc <HAL_RCC_GetSysClockFreq+0xd4>)
 8005894:	f7fa fc42 	bl	800011c <__udivsi3>
 8005898:	0003      	movs	r3, r0
 800589a:	001a      	movs	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4353      	muls	r3, r2
 80058a0:	617b      	str	r3, [r7, #20]
 80058a2:	e01a      	b.n	80058da <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	23c0      	movs	r3, #192	@ 0xc0
 80058a8:	025b      	lsls	r3, r3, #9
 80058aa:	401a      	ands	r2, r3
 80058ac:	23c0      	movs	r3, #192	@ 0xc0
 80058ae:	025b      	lsls	r3, r3, #9
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d109      	bne.n	80058c8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80058b4:	68b9      	ldr	r1, [r7, #8]
 80058b6:	4814      	ldr	r0, [pc, #80]	@ (8005908 <HAL_RCC_GetSysClockFreq+0xe0>)
 80058b8:	f7fa fc30 	bl	800011c <__udivsi3>
 80058bc:	0003      	movs	r3, r0
 80058be:	001a      	movs	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4353      	muls	r3, r2
 80058c4:	617b      	str	r3, [r7, #20]
 80058c6:	e008      	b.n	80058da <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80058c8:	68b9      	ldr	r1, [r7, #8]
 80058ca:	480c      	ldr	r0, [pc, #48]	@ (80058fc <HAL_RCC_GetSysClockFreq+0xd4>)
 80058cc:	f7fa fc26 	bl	800011c <__udivsi3>
 80058d0:	0003      	movs	r3, r0
 80058d2:	001a      	movs	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4353      	muls	r3, r2
 80058d8:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	613b      	str	r3, [r7, #16]
      break;
 80058de:	e005      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80058e0:	4b09      	ldr	r3, [pc, #36]	@ (8005908 <HAL_RCC_GetSysClockFreq+0xe0>)
 80058e2:	613b      	str	r3, [r7, #16]
      break;
 80058e4:	e002      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80058e6:	4b05      	ldr	r3, [pc, #20]	@ (80058fc <HAL_RCC_GetSysClockFreq+0xd4>)
 80058e8:	613b      	str	r3, [r7, #16]
      break;
 80058ea:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80058ec:	693b      	ldr	r3, [r7, #16]
}
 80058ee:	0018      	movs	r0, r3
 80058f0:	46bd      	mov	sp, r7
 80058f2:	b006      	add	sp, #24
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	46c0      	nop			@ (mov r8, r8)
 80058f8:	40021000 	.word	0x40021000
 80058fc:	007a1200 	.word	0x007a1200
 8005900:	0800bde8 	.word	0x0800bde8
 8005904:	0800bdf8 	.word	0x0800bdf8
 8005908:	02dc6c00 	.word	0x02dc6c00

0800590c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005910:	4b02      	ldr	r3, [pc, #8]	@ (800591c <HAL_RCC_GetHCLKFreq+0x10>)
 8005912:	681b      	ldr	r3, [r3, #0]
}
 8005914:	0018      	movs	r0, r3
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	46c0      	nop			@ (mov r8, r8)
 800591c:	2000001c 	.word	0x2000001c

08005920 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005924:	f7ff fff2 	bl	800590c <HAL_RCC_GetHCLKFreq>
 8005928:	0001      	movs	r1, r0
 800592a:	4b06      	ldr	r3, [pc, #24]	@ (8005944 <HAL_RCC_GetPCLK1Freq+0x24>)
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	0a1b      	lsrs	r3, r3, #8
 8005930:	2207      	movs	r2, #7
 8005932:	4013      	ands	r3, r2
 8005934:	4a04      	ldr	r2, [pc, #16]	@ (8005948 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005936:	5cd3      	ldrb	r3, [r2, r3]
 8005938:	40d9      	lsrs	r1, r3
 800593a:	000b      	movs	r3, r1
}    
 800593c:	0018      	movs	r0, r3
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	46c0      	nop			@ (mov r8, r8)
 8005944:	40021000 	.word	0x40021000
 8005948:	0800bde0 	.word	0x0800bde0

0800594c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b082      	sub	sp, #8
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2207      	movs	r2, #7
 800595a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800595c:	4b0e      	ldr	r3, [pc, #56]	@ (8005998 <HAL_RCC_GetClockConfig+0x4c>)
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	2203      	movs	r2, #3
 8005962:	401a      	ands	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8005968:	4b0b      	ldr	r3, [pc, #44]	@ (8005998 <HAL_RCC_GetClockConfig+0x4c>)
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	22f0      	movs	r2, #240	@ 0xf0
 800596e:	401a      	ands	r2, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8005974:	4b08      	ldr	r3, [pc, #32]	@ (8005998 <HAL_RCC_GetClockConfig+0x4c>)
 8005976:	685a      	ldr	r2, [r3, #4]
 8005978:	23e0      	movs	r3, #224	@ 0xe0
 800597a:	00db      	lsls	r3, r3, #3
 800597c:	401a      	ands	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8005982:	4b06      	ldr	r3, [pc, #24]	@ (800599c <HAL_RCC_GetClockConfig+0x50>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2201      	movs	r2, #1
 8005988:	401a      	ands	r2, r3
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	601a      	str	r2, [r3, #0]
}
 800598e:	46c0      	nop			@ (mov r8, r8)
 8005990:	46bd      	mov	sp, r7
 8005992:	b002      	add	sp, #8
 8005994:	bd80      	pop	{r7, pc}
 8005996:	46c0      	nop			@ (mov r8, r8)
 8005998:	40021000 	.word	0x40021000
 800599c:	40022000 	.word	0x40022000

080059a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80059ac:	2300      	movs	r3, #0
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	2380      	movs	r3, #128	@ 0x80
 80059b6:	025b      	lsls	r3, r3, #9
 80059b8:	4013      	ands	r3, r2
 80059ba:	d100      	bne.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80059bc:	e08e      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80059be:	2017      	movs	r0, #23
 80059c0:	183b      	adds	r3, r7, r0
 80059c2:	2200      	movs	r2, #0
 80059c4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059c6:	4b6e      	ldr	r3, [pc, #440]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059c8:	69da      	ldr	r2, [r3, #28]
 80059ca:	2380      	movs	r3, #128	@ 0x80
 80059cc:	055b      	lsls	r3, r3, #21
 80059ce:	4013      	ands	r3, r2
 80059d0:	d110      	bne.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80059d2:	4b6b      	ldr	r3, [pc, #428]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059d4:	69da      	ldr	r2, [r3, #28]
 80059d6:	4b6a      	ldr	r3, [pc, #424]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059d8:	2180      	movs	r1, #128	@ 0x80
 80059da:	0549      	lsls	r1, r1, #21
 80059dc:	430a      	orrs	r2, r1
 80059de:	61da      	str	r2, [r3, #28]
 80059e0:	4b67      	ldr	r3, [pc, #412]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059e2:	69da      	ldr	r2, [r3, #28]
 80059e4:	2380      	movs	r3, #128	@ 0x80
 80059e6:	055b      	lsls	r3, r3, #21
 80059e8:	4013      	ands	r3, r2
 80059ea:	60bb      	str	r3, [r7, #8]
 80059ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059ee:	183b      	adds	r3, r7, r0
 80059f0:	2201      	movs	r2, #1
 80059f2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059f4:	4b63      	ldr	r3, [pc, #396]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	2380      	movs	r3, #128	@ 0x80
 80059fa:	005b      	lsls	r3, r3, #1
 80059fc:	4013      	ands	r3, r2
 80059fe:	d11a      	bne.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a00:	4b60      	ldr	r3, [pc, #384]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	4b5f      	ldr	r3, [pc, #380]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005a06:	2180      	movs	r1, #128	@ 0x80
 8005a08:	0049      	lsls	r1, r1, #1
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a0e:	f7fe faa7 	bl	8003f60 <HAL_GetTick>
 8005a12:	0003      	movs	r3, r0
 8005a14:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a16:	e008      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a18:	f7fe faa2 	bl	8003f60 <HAL_GetTick>
 8005a1c:	0002      	movs	r2, r0
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	2b64      	cmp	r3, #100	@ 0x64
 8005a24:	d901      	bls.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e0a6      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a2a:	4b56      	ldr	r3, [pc, #344]	@ (8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	2380      	movs	r3, #128	@ 0x80
 8005a30:	005b      	lsls	r3, r3, #1
 8005a32:	4013      	ands	r3, r2
 8005a34:	d0f0      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a36:	4b52      	ldr	r3, [pc, #328]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a38:	6a1a      	ldr	r2, [r3, #32]
 8005a3a:	23c0      	movs	r3, #192	@ 0xc0
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	4013      	ands	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d034      	beq.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685a      	ldr	r2, [r3, #4]
 8005a4c:	23c0      	movs	r3, #192	@ 0xc0
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	4013      	ands	r3, r2
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d02c      	beq.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a58:	4b49      	ldr	r3, [pc, #292]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a5a:	6a1b      	ldr	r3, [r3, #32]
 8005a5c:	4a4a      	ldr	r2, [pc, #296]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005a5e:	4013      	ands	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a62:	4b47      	ldr	r3, [pc, #284]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a64:	6a1a      	ldr	r2, [r3, #32]
 8005a66:	4b46      	ldr	r3, [pc, #280]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a68:	2180      	movs	r1, #128	@ 0x80
 8005a6a:	0249      	lsls	r1, r1, #9
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a70:	4b43      	ldr	r3, [pc, #268]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a72:	6a1a      	ldr	r2, [r3, #32]
 8005a74:	4b42      	ldr	r3, [pc, #264]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a76:	4945      	ldr	r1, [pc, #276]	@ (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8005a78:	400a      	ands	r2, r1
 8005a7a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005a7c:	4b40      	ldr	r3, [pc, #256]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	4013      	ands	r3, r2
 8005a88:	d013      	beq.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a8a:	f7fe fa69 	bl	8003f60 <HAL_GetTick>
 8005a8e:	0003      	movs	r3, r0
 8005a90:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a92:	e009      	b.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a94:	f7fe fa64 	bl	8003f60 <HAL_GetTick>
 8005a98:	0002      	movs	r2, r0
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	4a3c      	ldr	r2, [pc, #240]	@ (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d901      	bls.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e067      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aa8:	4b35      	ldr	r3, [pc, #212]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005aaa:	6a1b      	ldr	r3, [r3, #32]
 8005aac:	2202      	movs	r2, #2
 8005aae:	4013      	ands	r3, r2
 8005ab0:	d0f0      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ab2:	4b33      	ldr	r3, [pc, #204]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	4a34      	ldr	r2, [pc, #208]	@ (8005b88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005ab8:	4013      	ands	r3, r2
 8005aba:	0019      	movs	r1, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	4b2f      	ldr	r3, [pc, #188]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ac2:	430a      	orrs	r2, r1
 8005ac4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005ac6:	2317      	movs	r3, #23
 8005ac8:	18fb      	adds	r3, r7, r3
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d105      	bne.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ad0:	4b2b      	ldr	r3, [pc, #172]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ad2:	69da      	ldr	r2, [r3, #28]
 8005ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ad6:	492f      	ldr	r1, [pc, #188]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8005ad8:	400a      	ands	r2, r1
 8005ada:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	d009      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ae6:	4b26      	ldr	r3, [pc, #152]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aea:	2203      	movs	r2, #3
 8005aec:	4393      	bics	r3, r2
 8005aee:	0019      	movs	r1, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689a      	ldr	r2, [r3, #8]
 8005af4:	4b22      	ldr	r3, [pc, #136]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005af6:	430a      	orrs	r2, r1
 8005af8:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2202      	movs	r2, #2
 8005b00:	4013      	ands	r3, r2
 8005b02:	d009      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b04:	4b1e      	ldr	r3, [pc, #120]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b08:	4a23      	ldr	r2, [pc, #140]	@ (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	0019      	movs	r1, r3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	68da      	ldr	r2, [r3, #12]
 8005b12:	4b1b      	ldr	r3, [pc, #108]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005b14:	430a      	orrs	r2, r1
 8005b16:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	2380      	movs	r3, #128	@ 0x80
 8005b1e:	02db      	lsls	r3, r3, #11
 8005b20:	4013      	ands	r3, r2
 8005b22:	d009      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b24:	4b16      	ldr	r3, [pc, #88]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b28:	4a1c      	ldr	r2, [pc, #112]	@ (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	0019      	movs	r1, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	691a      	ldr	r2, [r3, #16]
 8005b32:	4b13      	ldr	r3, [pc, #76]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005b34:	430a      	orrs	r2, r1
 8005b36:	631a      	str	r2, [r3, #48]	@ 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	4013      	ands	r3, r2
 8005b40:	d009      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b42:	4b0f      	ldr	r3, [pc, #60]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b46:	2210      	movs	r2, #16
 8005b48:	4393      	bics	r3, r2
 8005b4a:	0019      	movs	r1, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	695a      	ldr	r2, [r3, #20]
 8005b50:	4b0b      	ldr	r3, [pc, #44]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005b52:	430a      	orrs	r2, r1
 8005b54:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	2380      	movs	r3, #128	@ 0x80
 8005b5c:	00db      	lsls	r3, r3, #3
 8005b5e:	4013      	ands	r3, r2
 8005b60:	d009      	beq.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005b62:	4b07      	ldr	r3, [pc, #28]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b66:	2240      	movs	r2, #64	@ 0x40
 8005b68:	4393      	bics	r3, r2
 8005b6a:	0019      	movs	r1, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	699a      	ldr	r2, [r3, #24]
 8005b70:	4b03      	ldr	r3, [pc, #12]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005b72:	430a      	orrs	r2, r1
 8005b74:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	0018      	movs	r0, r3
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	b006      	add	sp, #24
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	40021000 	.word	0x40021000
 8005b84:	40007000 	.word	0x40007000
 8005b88:	fffffcff 	.word	0xfffffcff
 8005b8c:	fffeffff 	.word	0xfffeffff
 8005b90:	00001388 	.word	0x00001388
 8005b94:	efffffff 	.word	0xefffffff
 8005b98:	fffcffff 	.word	0xfffcffff
 8005b9c:	fff3ffff 	.word	0xfff3ffff

08005ba0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d101      	bne.n	8005bb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e042      	b.n	8005c38 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	223d      	movs	r2, #61	@ 0x3d
 8005bb6:	5c9b      	ldrb	r3, [r3, r2]
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d107      	bne.n	8005bce <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	223c      	movs	r2, #60	@ 0x3c
 8005bc2:	2100      	movs	r1, #0
 8005bc4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	0018      	movs	r0, r3
 8005bca:	f7fd fff1 	bl	8003bb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	223d      	movs	r2, #61	@ 0x3d
 8005bd2:	2102      	movs	r1, #2
 8005bd4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	3304      	adds	r3, #4
 8005bde:	0019      	movs	r1, r3
 8005be0:	0010      	movs	r0, r2
 8005be2:	f000 fd57 	bl	8006694 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2246      	movs	r2, #70	@ 0x46
 8005bea:	2101      	movs	r1, #1
 8005bec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	223e      	movs	r2, #62	@ 0x3e
 8005bf2:	2101      	movs	r1, #1
 8005bf4:	5499      	strb	r1, [r3, r2]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	223f      	movs	r2, #63	@ 0x3f
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	5499      	strb	r1, [r3, r2]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2240      	movs	r2, #64	@ 0x40
 8005c02:	2101      	movs	r1, #1
 8005c04:	5499      	strb	r1, [r3, r2]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2241      	movs	r2, #65	@ 0x41
 8005c0a:	2101      	movs	r1, #1
 8005c0c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2242      	movs	r2, #66	@ 0x42
 8005c12:	2101      	movs	r1, #1
 8005c14:	5499      	strb	r1, [r3, r2]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2243      	movs	r2, #67	@ 0x43
 8005c1a:	2101      	movs	r1, #1
 8005c1c:	5499      	strb	r1, [r3, r2]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2244      	movs	r2, #68	@ 0x44
 8005c22:	2101      	movs	r1, #1
 8005c24:	5499      	strb	r1, [r3, r2]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2245      	movs	r2, #69	@ 0x45
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	223d      	movs	r2, #61	@ 0x3d
 8005c32:	2101      	movs	r1, #1
 8005c34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	0018      	movs	r0, r3
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	b002      	add	sp, #8
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	223d      	movs	r2, #61	@ 0x3d
 8005c4c:	5c9b      	ldrb	r3, [r3, r2]
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d001      	beq.n	8005c58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e03b      	b.n	8005cd0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	223d      	movs	r2, #61	@ 0x3d
 8005c5c:	2102      	movs	r1, #2
 8005c5e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68da      	ldr	r2, [r3, #12]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a18      	ldr	r2, [pc, #96]	@ (8005cd8 <HAL_TIM_Base_Start_IT+0x98>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d00f      	beq.n	8005c9a <HAL_TIM_Base_Start_IT+0x5a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	2380      	movs	r3, #128	@ 0x80
 8005c80:	05db      	lsls	r3, r3, #23
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d009      	beq.n	8005c9a <HAL_TIM_Base_Start_IT+0x5a>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a14      	ldr	r2, [pc, #80]	@ (8005cdc <HAL_TIM_Base_Start_IT+0x9c>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d004      	beq.n	8005c9a <HAL_TIM_Base_Start_IT+0x5a>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a12      	ldr	r2, [pc, #72]	@ (8005ce0 <HAL_TIM_Base_Start_IT+0xa0>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d111      	bne.n	8005cbe <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	2207      	movs	r2, #7
 8005ca2:	4013      	ands	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2b06      	cmp	r3, #6
 8005caa:	d010      	beq.n	8005cce <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2101      	movs	r1, #1
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cbc:	e007      	b.n	8005cce <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2101      	movs	r1, #1
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cce:	2300      	movs	r3, #0
}
 8005cd0:	0018      	movs	r0, r3
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	b004      	add	sp, #16
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	40012c00 	.word	0x40012c00
 8005cdc:	40000400 	.word	0x40000400
 8005ce0:	40014000 	.word	0x40014000

08005ce4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e042      	b.n	8005d7c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	223d      	movs	r2, #61	@ 0x3d
 8005cfa:	5c9b      	ldrb	r3, [r3, r2]
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d107      	bne.n	8005d12 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	223c      	movs	r2, #60	@ 0x3c
 8005d06:	2100      	movs	r1, #0
 8005d08:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	0018      	movs	r0, r3
 8005d0e:	f000 f839 	bl	8005d84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	223d      	movs	r2, #61	@ 0x3d
 8005d16:	2102      	movs	r1, #2
 8005d18:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	3304      	adds	r3, #4
 8005d22:	0019      	movs	r1, r3
 8005d24:	0010      	movs	r0, r2
 8005d26:	f000 fcb5 	bl	8006694 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2246      	movs	r2, #70	@ 0x46
 8005d2e:	2101      	movs	r1, #1
 8005d30:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	223e      	movs	r2, #62	@ 0x3e
 8005d36:	2101      	movs	r1, #1
 8005d38:	5499      	strb	r1, [r3, r2]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	223f      	movs	r2, #63	@ 0x3f
 8005d3e:	2101      	movs	r1, #1
 8005d40:	5499      	strb	r1, [r3, r2]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2240      	movs	r2, #64	@ 0x40
 8005d46:	2101      	movs	r1, #1
 8005d48:	5499      	strb	r1, [r3, r2]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2241      	movs	r2, #65	@ 0x41
 8005d4e:	2101      	movs	r1, #1
 8005d50:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2242      	movs	r2, #66	@ 0x42
 8005d56:	2101      	movs	r1, #1
 8005d58:	5499      	strb	r1, [r3, r2]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2243      	movs	r2, #67	@ 0x43
 8005d5e:	2101      	movs	r1, #1
 8005d60:	5499      	strb	r1, [r3, r2]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2244      	movs	r2, #68	@ 0x44
 8005d66:	2101      	movs	r1, #1
 8005d68:	5499      	strb	r1, [r3, r2]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2245      	movs	r2, #69	@ 0x45
 8005d6e:	2101      	movs	r1, #1
 8005d70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	223d      	movs	r2, #61	@ 0x3d
 8005d76:	2101      	movs	r1, #1
 8005d78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	0018      	movs	r0, r3
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	b002      	add	sp, #8
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d8c:	46c0      	nop			@ (mov r8, r8)
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	b002      	add	sp, #8
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d108      	bne.n	8005db6 <HAL_TIM_PWM_Start+0x22>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	223e      	movs	r2, #62	@ 0x3e
 8005da8:	5c9b      	ldrb	r3, [r3, r2]
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	3b01      	subs	r3, #1
 8005dae:	1e5a      	subs	r2, r3, #1
 8005db0:	4193      	sbcs	r3, r2
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	e01f      	b.n	8005df6 <HAL_TIM_PWM_Start+0x62>
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b04      	cmp	r3, #4
 8005dba:	d108      	bne.n	8005dce <HAL_TIM_PWM_Start+0x3a>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	223f      	movs	r2, #63	@ 0x3f
 8005dc0:	5c9b      	ldrb	r3, [r3, r2]
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	3b01      	subs	r3, #1
 8005dc6:	1e5a      	subs	r2, r3, #1
 8005dc8:	4193      	sbcs	r3, r2
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	e013      	b.n	8005df6 <HAL_TIM_PWM_Start+0x62>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	2b08      	cmp	r3, #8
 8005dd2:	d108      	bne.n	8005de6 <HAL_TIM_PWM_Start+0x52>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2240      	movs	r2, #64	@ 0x40
 8005dd8:	5c9b      	ldrb	r3, [r3, r2]
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	1e5a      	subs	r2, r3, #1
 8005de0:	4193      	sbcs	r3, r2
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	e007      	b.n	8005df6 <HAL_TIM_PWM_Start+0x62>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2241      	movs	r2, #65	@ 0x41
 8005dea:	5c9b      	ldrb	r3, [r3, r2]
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	3b01      	subs	r3, #1
 8005df0:	1e5a      	subs	r2, r3, #1
 8005df2:	4193      	sbcs	r3, r2
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d001      	beq.n	8005dfe <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e074      	b.n	8005ee8 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d104      	bne.n	8005e0e <HAL_TIM_PWM_Start+0x7a>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	223e      	movs	r2, #62	@ 0x3e
 8005e08:	2102      	movs	r1, #2
 8005e0a:	5499      	strb	r1, [r3, r2]
 8005e0c:	e013      	b.n	8005e36 <HAL_TIM_PWM_Start+0xa2>
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	2b04      	cmp	r3, #4
 8005e12:	d104      	bne.n	8005e1e <HAL_TIM_PWM_Start+0x8a>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	223f      	movs	r2, #63	@ 0x3f
 8005e18:	2102      	movs	r1, #2
 8005e1a:	5499      	strb	r1, [r3, r2]
 8005e1c:	e00b      	b.n	8005e36 <HAL_TIM_PWM_Start+0xa2>
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d104      	bne.n	8005e2e <HAL_TIM_PWM_Start+0x9a>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2240      	movs	r2, #64	@ 0x40
 8005e28:	2102      	movs	r1, #2
 8005e2a:	5499      	strb	r1, [r3, r2]
 8005e2c:	e003      	b.n	8005e36 <HAL_TIM_PWM_Start+0xa2>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2241      	movs	r2, #65	@ 0x41
 8005e32:	2102      	movs	r1, #2
 8005e34:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	6839      	ldr	r1, [r7, #0]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	0018      	movs	r0, r3
 8005e40:	f001 f870 	bl	8006f24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a29      	ldr	r2, [pc, #164]	@ (8005ef0 <HAL_TIM_PWM_Start+0x15c>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00e      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xd8>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a28      	ldr	r2, [pc, #160]	@ (8005ef4 <HAL_TIM_PWM_Start+0x160>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d009      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xd8>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a26      	ldr	r2, [pc, #152]	@ (8005ef8 <HAL_TIM_PWM_Start+0x164>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d004      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xd8>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a25      	ldr	r2, [pc, #148]	@ (8005efc <HAL_TIM_PWM_Start+0x168>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d101      	bne.n	8005e70 <HAL_TIM_PWM_Start+0xdc>
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e000      	b.n	8005e72 <HAL_TIM_PWM_Start+0xde>
 8005e70:	2300      	movs	r3, #0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d008      	beq.n	8005e88 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2180      	movs	r1, #128	@ 0x80
 8005e82:	0209      	lsls	r1, r1, #8
 8005e84:	430a      	orrs	r2, r1
 8005e86:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a18      	ldr	r2, [pc, #96]	@ (8005ef0 <HAL_TIM_PWM_Start+0x15c>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d00f      	beq.n	8005eb2 <HAL_TIM_PWM_Start+0x11e>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	2380      	movs	r3, #128	@ 0x80
 8005e98:	05db      	lsls	r3, r3, #23
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d009      	beq.n	8005eb2 <HAL_TIM_PWM_Start+0x11e>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a17      	ldr	r2, [pc, #92]	@ (8005f00 <HAL_TIM_PWM_Start+0x16c>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d004      	beq.n	8005eb2 <HAL_TIM_PWM_Start+0x11e>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a11      	ldr	r2, [pc, #68]	@ (8005ef4 <HAL_TIM_PWM_Start+0x160>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d111      	bne.n	8005ed6 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	2207      	movs	r2, #7
 8005eba:	4013      	ands	r3, r2
 8005ebc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2b06      	cmp	r3, #6
 8005ec2:	d010      	beq.n	8005ee6 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2101      	movs	r1, #1
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ed4:	e007      	b.n	8005ee6 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2101      	movs	r1, #1
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ee6:	2300      	movs	r3, #0
}
 8005ee8:	0018      	movs	r0, r3
 8005eea:	46bd      	mov	sp, r7
 8005eec:	b004      	add	sp, #16
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	40012c00 	.word	0x40012c00
 8005ef4:	40014000 	.word	0x40014000
 8005ef8:	40014400 	.word	0x40014400
 8005efc:	40014800 	.word	0x40014800
 8005f00:	40000400 	.word	0x40000400

08005f04 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d101      	bne.n	8005f16 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e042      	b.n	8005f9c <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	223d      	movs	r2, #61	@ 0x3d
 8005f1a:	5c9b      	ldrb	r3, [r3, r2]
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d107      	bne.n	8005f32 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	223c      	movs	r2, #60	@ 0x3c
 8005f26:	2100      	movs	r1, #0
 8005f28:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	0018      	movs	r0, r3
 8005f2e:	f7fd fde9 	bl	8003b04 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	223d      	movs	r2, #61	@ 0x3d
 8005f36:	2102      	movs	r1, #2
 8005f38:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	3304      	adds	r3, #4
 8005f42:	0019      	movs	r1, r3
 8005f44:	0010      	movs	r0, r2
 8005f46:	f000 fba5 	bl	8006694 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2246      	movs	r2, #70	@ 0x46
 8005f4e:	2101      	movs	r1, #1
 8005f50:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	223e      	movs	r2, #62	@ 0x3e
 8005f56:	2101      	movs	r1, #1
 8005f58:	5499      	strb	r1, [r3, r2]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	223f      	movs	r2, #63	@ 0x3f
 8005f5e:	2101      	movs	r1, #1
 8005f60:	5499      	strb	r1, [r3, r2]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2240      	movs	r2, #64	@ 0x40
 8005f66:	2101      	movs	r1, #1
 8005f68:	5499      	strb	r1, [r3, r2]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2241      	movs	r2, #65	@ 0x41
 8005f6e:	2101      	movs	r1, #1
 8005f70:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2242      	movs	r2, #66	@ 0x42
 8005f76:	2101      	movs	r1, #1
 8005f78:	5499      	strb	r1, [r3, r2]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2243      	movs	r2, #67	@ 0x43
 8005f7e:	2101      	movs	r1, #1
 8005f80:	5499      	strb	r1, [r3, r2]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2244      	movs	r2, #68	@ 0x44
 8005f86:	2101      	movs	r1, #1
 8005f88:	5499      	strb	r1, [r3, r2]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2245      	movs	r2, #69	@ 0x45
 8005f8e:	2101      	movs	r1, #1
 8005f90:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	223d      	movs	r2, #61	@ 0x3d
 8005f96:	2101      	movs	r1, #1
 8005f98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	0018      	movs	r0, r3
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	b002      	add	sp, #8
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	691b      	ldr	r3, [r3, #16]
 8005fba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	2202      	movs	r2, #2
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	d021      	beq.n	8006008 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	4013      	ands	r3, r2
 8005fca:	d01d      	beq.n	8006008 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2203      	movs	r2, #3
 8005fd2:	4252      	negs	r2, r2
 8005fd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	2203      	movs	r2, #3
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	d004      	beq.n	8005ff2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	0018      	movs	r0, r3
 8005fec:	f7fb ff46 	bl	8001e7c <HAL_TIM_IC_CaptureCallback>
 8005ff0:	e007      	b.n	8006002 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	0018      	movs	r0, r3
 8005ff6:	f000 fb35 	bl	8006664 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	0018      	movs	r0, r3
 8005ffe:	f000 fb39 	bl	8006674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	2204      	movs	r2, #4
 800600c:	4013      	ands	r3, r2
 800600e:	d022      	beq.n	8006056 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2204      	movs	r2, #4
 8006014:	4013      	ands	r3, r2
 8006016:	d01e      	beq.n	8006056 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2205      	movs	r2, #5
 800601e:	4252      	negs	r2, r2
 8006020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2202      	movs	r2, #2
 8006026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	699a      	ldr	r2, [r3, #24]
 800602e:	23c0      	movs	r3, #192	@ 0xc0
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	4013      	ands	r3, r2
 8006034:	d004      	beq.n	8006040 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	0018      	movs	r0, r3
 800603a:	f7fb ff1f 	bl	8001e7c <HAL_TIM_IC_CaptureCallback>
 800603e:	e007      	b.n	8006050 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	0018      	movs	r0, r3
 8006044:	f000 fb0e 	bl	8006664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	0018      	movs	r0, r3
 800604c:	f000 fb12 	bl	8006674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	2208      	movs	r2, #8
 800605a:	4013      	ands	r3, r2
 800605c:	d021      	beq.n	80060a2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2208      	movs	r2, #8
 8006062:	4013      	ands	r3, r2
 8006064:	d01d      	beq.n	80060a2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2209      	movs	r2, #9
 800606c:	4252      	negs	r2, r2
 800606e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2204      	movs	r2, #4
 8006074:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	69db      	ldr	r3, [r3, #28]
 800607c:	2203      	movs	r2, #3
 800607e:	4013      	ands	r3, r2
 8006080:	d004      	beq.n	800608c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	0018      	movs	r0, r3
 8006086:	f7fb fef9 	bl	8001e7c <HAL_TIM_IC_CaptureCallback>
 800608a:	e007      	b.n	800609c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	0018      	movs	r0, r3
 8006090:	f000 fae8 	bl	8006664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	0018      	movs	r0, r3
 8006098:	f000 faec 	bl	8006674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	2210      	movs	r2, #16
 80060a6:	4013      	ands	r3, r2
 80060a8:	d022      	beq.n	80060f0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2210      	movs	r2, #16
 80060ae:	4013      	ands	r3, r2
 80060b0:	d01e      	beq.n	80060f0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2211      	movs	r2, #17
 80060b8:	4252      	negs	r2, r2
 80060ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2208      	movs	r2, #8
 80060c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	69da      	ldr	r2, [r3, #28]
 80060c8:	23c0      	movs	r3, #192	@ 0xc0
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	4013      	ands	r3, r2
 80060ce:	d004      	beq.n	80060da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	0018      	movs	r0, r3
 80060d4:	f7fb fed2 	bl	8001e7c <HAL_TIM_IC_CaptureCallback>
 80060d8:	e007      	b.n	80060ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	0018      	movs	r0, r3
 80060de:	f000 fac1 	bl	8006664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	0018      	movs	r0, r3
 80060e6:	f000 fac5 	bl	8006674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	2201      	movs	r2, #1
 80060f4:	4013      	ands	r3, r2
 80060f6:	d00c      	beq.n	8006112 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2201      	movs	r2, #1
 80060fc:	4013      	ands	r3, r2
 80060fe:	d008      	beq.n	8006112 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2202      	movs	r2, #2
 8006106:	4252      	negs	r2, r2
 8006108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	0018      	movs	r0, r3
 800610e:	f7fc fd0d 	bl	8002b2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2280      	movs	r2, #128	@ 0x80
 8006116:	4013      	ands	r3, r2
 8006118:	d00c      	beq.n	8006134 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2280      	movs	r2, #128	@ 0x80
 800611e:	4013      	ands	r3, r2
 8006120:	d008      	beq.n	8006134 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2281      	movs	r2, #129	@ 0x81
 8006128:	4252      	negs	r2, r2
 800612a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	0018      	movs	r0, r3
 8006130:	f000 ff82 	bl	8007038 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	2240      	movs	r2, #64	@ 0x40
 8006138:	4013      	ands	r3, r2
 800613a:	d00c      	beq.n	8006156 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2240      	movs	r2, #64	@ 0x40
 8006140:	4013      	ands	r3, r2
 8006142:	d008      	beq.n	8006156 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2241      	movs	r2, #65	@ 0x41
 800614a:	4252      	negs	r2, r2
 800614c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	0018      	movs	r0, r3
 8006152:	f000 fa97 	bl	8006684 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	2220      	movs	r2, #32
 800615a:	4013      	ands	r3, r2
 800615c:	d00c      	beq.n	8006178 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2220      	movs	r2, #32
 8006162:	4013      	ands	r3, r2
 8006164:	d008      	beq.n	8006178 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2221      	movs	r2, #33	@ 0x21
 800616c:	4252      	negs	r2, r2
 800616e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	0018      	movs	r0, r3
 8006174:	f000 ff58 	bl	8007028 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006178:	46c0      	nop			@ (mov r8, r8)
 800617a:	46bd      	mov	sp, r7
 800617c:	b004      	add	sp, #16
 800617e:	bd80      	pop	{r7, pc}

08006180 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b086      	sub	sp, #24
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800618c:	2317      	movs	r3, #23
 800618e:	18fb      	adds	r3, r7, r3
 8006190:	2200      	movs	r2, #0
 8006192:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	223c      	movs	r2, #60	@ 0x3c
 8006198:	5c9b      	ldrb	r3, [r3, r2]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d101      	bne.n	80061a2 <HAL_TIM_IC_ConfigChannel+0x22>
 800619e:	2302      	movs	r3, #2
 80061a0:	e08c      	b.n	80062bc <HAL_TIM_IC_ConfigChannel+0x13c>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	223c      	movs	r2, #60	@ 0x3c
 80061a6:	2101      	movs	r1, #1
 80061a8:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d11b      	bne.n	80061e8 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80061c0:	f000 fcf2 	bl	8006ba8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	210c      	movs	r1, #12
 80061d0:	438a      	bics	r2, r1
 80061d2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6999      	ldr	r1, [r3, #24]
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	689a      	ldr	r2, [r3, #8]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	619a      	str	r2, [r3, #24]
 80061e6:	e062      	b.n	80062ae <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b04      	cmp	r3, #4
 80061ec:	d11c      	bne.n	8006228 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80061fe:	f000 fd5d 	bl	8006cbc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	699a      	ldr	r2, [r3, #24]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	492d      	ldr	r1, [pc, #180]	@ (80062c4 <HAL_TIM_IC_ConfigChannel+0x144>)
 800620e:	400a      	ands	r2, r1
 8006210:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	6999      	ldr	r1, [r3, #24]
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	021a      	lsls	r2, r3, #8
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	619a      	str	r2, [r3, #24]
 8006226:	e042      	b.n	80062ae <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b08      	cmp	r3, #8
 800622c:	d11b      	bne.n	8006266 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800623e:	f000 fdb1 	bl	8006da4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69da      	ldr	r2, [r3, #28]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	210c      	movs	r1, #12
 800624e:	438a      	bics	r2, r1
 8006250:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	69d9      	ldr	r1, [r3, #28]
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	430a      	orrs	r2, r1
 8006262:	61da      	str	r2, [r3, #28]
 8006264:	e023      	b.n	80062ae <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2b0c      	cmp	r3, #12
 800626a:	d11c      	bne.n	80062a6 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800627c:	f000 fdd2 	bl	8006e24 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	69da      	ldr	r2, [r3, #28]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	490e      	ldr	r1, [pc, #56]	@ (80062c4 <HAL_TIM_IC_ConfigChannel+0x144>)
 800628c:	400a      	ands	r2, r1
 800628e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	69d9      	ldr	r1, [r3, #28]
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	021a      	lsls	r2, r3, #8
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	430a      	orrs	r2, r1
 80062a2:	61da      	str	r2, [r3, #28]
 80062a4:	e003      	b.n	80062ae <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 80062a6:	2317      	movs	r3, #23
 80062a8:	18fb      	adds	r3, r7, r3
 80062aa:	2201      	movs	r2, #1
 80062ac:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	223c      	movs	r2, #60	@ 0x3c
 80062b2:	2100      	movs	r1, #0
 80062b4:	5499      	strb	r1, [r3, r2]

  return status;
 80062b6:	2317      	movs	r3, #23
 80062b8:	18fb      	adds	r3, r7, r3
 80062ba:	781b      	ldrb	r3, [r3, #0]
}
 80062bc:	0018      	movs	r0, r3
 80062be:	46bd      	mov	sp, r7
 80062c0:	b006      	add	sp, #24
 80062c2:	bd80      	pop	{r7, pc}
 80062c4:	fffff3ff 	.word	0xfffff3ff

080062c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062d4:	2317      	movs	r3, #23
 80062d6:	18fb      	adds	r3, r7, r3
 80062d8:	2200      	movs	r2, #0
 80062da:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	223c      	movs	r2, #60	@ 0x3c
 80062e0:	5c9b      	ldrb	r3, [r3, r2]
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d101      	bne.n	80062ea <HAL_TIM_PWM_ConfigChannel+0x22>
 80062e6:	2302      	movs	r3, #2
 80062e8:	e0ad      	b.n	8006446 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	223c      	movs	r2, #60	@ 0x3c
 80062ee:	2101      	movs	r1, #1
 80062f0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2b0c      	cmp	r3, #12
 80062f6:	d100      	bne.n	80062fa <HAL_TIM_PWM_ConfigChannel+0x32>
 80062f8:	e076      	b.n	80063e8 <HAL_TIM_PWM_ConfigChannel+0x120>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2b0c      	cmp	r3, #12
 80062fe:	d900      	bls.n	8006302 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8006300:	e095      	b.n	800642e <HAL_TIM_PWM_ConfigChannel+0x166>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b08      	cmp	r3, #8
 8006306:	d04e      	beq.n	80063a6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2b08      	cmp	r3, #8
 800630c:	d900      	bls.n	8006310 <HAL_TIM_PWM_ConfigChannel+0x48>
 800630e:	e08e      	b.n	800642e <HAL_TIM_PWM_ConfigChannel+0x166>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d003      	beq.n	800631e <HAL_TIM_PWM_ConfigChannel+0x56>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2b04      	cmp	r3, #4
 800631a:	d021      	beq.n	8006360 <HAL_TIM_PWM_ConfigChannel+0x98>
 800631c:	e087      	b.n	800642e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	0011      	movs	r1, r2
 8006326:	0018      	movs	r0, r3
 8006328:	f000 fa42 	bl	80067b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	699a      	ldr	r2, [r3, #24]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2108      	movs	r1, #8
 8006338:	430a      	orrs	r2, r1
 800633a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	699a      	ldr	r2, [r3, #24]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2104      	movs	r1, #4
 8006348:	438a      	bics	r2, r1
 800634a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6999      	ldr	r1, [r3, #24]
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	691a      	ldr	r2, [r3, #16]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	430a      	orrs	r2, r1
 800635c:	619a      	str	r2, [r3, #24]
      break;
 800635e:	e06b      	b.n	8006438 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68ba      	ldr	r2, [r7, #8]
 8006366:	0011      	movs	r1, r2
 8006368:	0018      	movs	r0, r3
 800636a:	f000 faa9 	bl	80068c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	699a      	ldr	r2, [r3, #24]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2180      	movs	r1, #128	@ 0x80
 800637a:	0109      	lsls	r1, r1, #4
 800637c:	430a      	orrs	r2, r1
 800637e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	699a      	ldr	r2, [r3, #24]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4931      	ldr	r1, [pc, #196]	@ (8006450 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800638c:	400a      	ands	r2, r1
 800638e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	6999      	ldr	r1, [r3, #24]
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	021a      	lsls	r2, r3, #8
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	430a      	orrs	r2, r1
 80063a2:	619a      	str	r2, [r3, #24]
      break;
 80063a4:	e048      	b.n	8006438 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	0011      	movs	r1, r2
 80063ae:	0018      	movs	r0, r3
 80063b0:	f000 fb0a 	bl	80069c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	69da      	ldr	r2, [r3, #28]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2108      	movs	r1, #8
 80063c0:	430a      	orrs	r2, r1
 80063c2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	69da      	ldr	r2, [r3, #28]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2104      	movs	r1, #4
 80063d0:	438a      	bics	r2, r1
 80063d2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	69d9      	ldr	r1, [r3, #28]
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	691a      	ldr	r2, [r3, #16]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	61da      	str	r2, [r3, #28]
      break;
 80063e6:	e027      	b.n	8006438 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68ba      	ldr	r2, [r7, #8]
 80063ee:	0011      	movs	r1, r2
 80063f0:	0018      	movs	r0, r3
 80063f2:	f000 fb6f 	bl	8006ad4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	69da      	ldr	r2, [r3, #28]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2180      	movs	r1, #128	@ 0x80
 8006402:	0109      	lsls	r1, r1, #4
 8006404:	430a      	orrs	r2, r1
 8006406:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	69da      	ldr	r2, [r3, #28]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	490f      	ldr	r1, [pc, #60]	@ (8006450 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8006414:	400a      	ands	r2, r1
 8006416:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	69d9      	ldr	r1, [r3, #28]
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	021a      	lsls	r2, r3, #8
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	430a      	orrs	r2, r1
 800642a:	61da      	str	r2, [r3, #28]
      break;
 800642c:	e004      	b.n	8006438 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800642e:	2317      	movs	r3, #23
 8006430:	18fb      	adds	r3, r7, r3
 8006432:	2201      	movs	r2, #1
 8006434:	701a      	strb	r2, [r3, #0]
      break;
 8006436:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	223c      	movs	r2, #60	@ 0x3c
 800643c:	2100      	movs	r1, #0
 800643e:	5499      	strb	r1, [r3, r2]

  return status;
 8006440:	2317      	movs	r3, #23
 8006442:	18fb      	adds	r3, r7, r3
 8006444:	781b      	ldrb	r3, [r3, #0]
}
 8006446:	0018      	movs	r0, r3
 8006448:	46bd      	mov	sp, r7
 800644a:	b006      	add	sp, #24
 800644c:	bd80      	pop	{r7, pc}
 800644e:	46c0      	nop			@ (mov r8, r8)
 8006450:	fffffbff 	.word	0xfffffbff

08006454 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800645e:	230f      	movs	r3, #15
 8006460:	18fb      	adds	r3, r7, r3
 8006462:	2200      	movs	r2, #0
 8006464:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	223c      	movs	r2, #60	@ 0x3c
 800646a:	5c9b      	ldrb	r3, [r3, r2]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d101      	bne.n	8006474 <HAL_TIM_ConfigClockSource+0x20>
 8006470:	2302      	movs	r3, #2
 8006472:	e0bc      	b.n	80065ee <HAL_TIM_ConfigClockSource+0x19a>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	223c      	movs	r2, #60	@ 0x3c
 8006478:	2101      	movs	r1, #1
 800647a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	223d      	movs	r2, #61	@ 0x3d
 8006480:	2102      	movs	r1, #2
 8006482:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	2277      	movs	r2, #119	@ 0x77
 8006490:	4393      	bics	r3, r2
 8006492:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	4a58      	ldr	r2, [pc, #352]	@ (80065f8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8006498:	4013      	ands	r3, r2
 800649a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68ba      	ldr	r2, [r7, #8]
 80064a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2280      	movs	r2, #128	@ 0x80
 80064aa:	0192      	lsls	r2, r2, #6
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d040      	beq.n	8006532 <HAL_TIM_ConfigClockSource+0xde>
 80064b0:	2280      	movs	r2, #128	@ 0x80
 80064b2:	0192      	lsls	r2, r2, #6
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d900      	bls.n	80064ba <HAL_TIM_ConfigClockSource+0x66>
 80064b8:	e088      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064ba:	2280      	movs	r2, #128	@ 0x80
 80064bc:	0152      	lsls	r2, r2, #5
 80064be:	4293      	cmp	r3, r2
 80064c0:	d100      	bne.n	80064c4 <HAL_TIM_ConfigClockSource+0x70>
 80064c2:	e088      	b.n	80065d6 <HAL_TIM_ConfigClockSource+0x182>
 80064c4:	2280      	movs	r2, #128	@ 0x80
 80064c6:	0152      	lsls	r2, r2, #5
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d900      	bls.n	80064ce <HAL_TIM_ConfigClockSource+0x7a>
 80064cc:	e07e      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064ce:	2b70      	cmp	r3, #112	@ 0x70
 80064d0:	d018      	beq.n	8006504 <HAL_TIM_ConfigClockSource+0xb0>
 80064d2:	d900      	bls.n	80064d6 <HAL_TIM_ConfigClockSource+0x82>
 80064d4:	e07a      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064d6:	2b60      	cmp	r3, #96	@ 0x60
 80064d8:	d04f      	beq.n	800657a <HAL_TIM_ConfigClockSource+0x126>
 80064da:	d900      	bls.n	80064de <HAL_TIM_ConfigClockSource+0x8a>
 80064dc:	e076      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064de:	2b50      	cmp	r3, #80	@ 0x50
 80064e0:	d03b      	beq.n	800655a <HAL_TIM_ConfigClockSource+0x106>
 80064e2:	d900      	bls.n	80064e6 <HAL_TIM_ConfigClockSource+0x92>
 80064e4:	e072      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064e6:	2b40      	cmp	r3, #64	@ 0x40
 80064e8:	d057      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x146>
 80064ea:	d900      	bls.n	80064ee <HAL_TIM_ConfigClockSource+0x9a>
 80064ec:	e06e      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064ee:	2b30      	cmp	r3, #48	@ 0x30
 80064f0:	d063      	beq.n	80065ba <HAL_TIM_ConfigClockSource+0x166>
 80064f2:	d86b      	bhi.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064f4:	2b20      	cmp	r3, #32
 80064f6:	d060      	beq.n	80065ba <HAL_TIM_ConfigClockSource+0x166>
 80064f8:	d868      	bhi.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d05d      	beq.n	80065ba <HAL_TIM_ConfigClockSource+0x166>
 80064fe:	2b10      	cmp	r3, #16
 8006500:	d05b      	beq.n	80065ba <HAL_TIM_ConfigClockSource+0x166>
 8006502:	e063      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006514:	f000 fce6 	bl	8006ee4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	2277      	movs	r2, #119	@ 0x77
 8006524:	4313      	orrs	r3, r2
 8006526:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	609a      	str	r2, [r3, #8]
      break;
 8006530:	e052      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006542:	f000 fccf 	bl	8006ee4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	689a      	ldr	r2, [r3, #8]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2180      	movs	r1, #128	@ 0x80
 8006552:	01c9      	lsls	r1, r1, #7
 8006554:	430a      	orrs	r2, r1
 8006556:	609a      	str	r2, [r3, #8]
      break;
 8006558:	e03e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006566:	001a      	movs	r2, r3
 8006568:	f000 fb7a 	bl	8006c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2150      	movs	r1, #80	@ 0x50
 8006572:	0018      	movs	r0, r3
 8006574:	f000 fc9c 	bl	8006eb0 <TIM_ITRx_SetConfig>
      break;
 8006578:	e02e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006586:	001a      	movs	r2, r3
 8006588:	f000 fbda 	bl	8006d40 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2160      	movs	r1, #96	@ 0x60
 8006592:	0018      	movs	r0, r3
 8006594:	f000 fc8c 	bl	8006eb0 <TIM_ITRx_SetConfig>
      break;
 8006598:	e01e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065a6:	001a      	movs	r2, r3
 80065a8:	f000 fb5a 	bl	8006c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2140      	movs	r1, #64	@ 0x40
 80065b2:	0018      	movs	r0, r3
 80065b4:	f000 fc7c 	bl	8006eb0 <TIM_ITRx_SetConfig>
      break;
 80065b8:	e00e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	0019      	movs	r1, r3
 80065c4:	0010      	movs	r0, r2
 80065c6:	f000 fc73 	bl	8006eb0 <TIM_ITRx_SetConfig>
      break;
 80065ca:	e005      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80065cc:	230f      	movs	r3, #15
 80065ce:	18fb      	adds	r3, r7, r3
 80065d0:	2201      	movs	r2, #1
 80065d2:	701a      	strb	r2, [r3, #0]
      break;
 80065d4:	e000      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80065d6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	223d      	movs	r2, #61	@ 0x3d
 80065dc:	2101      	movs	r1, #1
 80065de:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	223c      	movs	r2, #60	@ 0x3c
 80065e4:	2100      	movs	r1, #0
 80065e6:	5499      	strb	r1, [r3, r2]

  return status;
 80065e8:	230f      	movs	r3, #15
 80065ea:	18fb      	adds	r3, r7, r3
 80065ec:	781b      	ldrb	r3, [r3, #0]
}
 80065ee:	0018      	movs	r0, r3
 80065f0:	46bd      	mov	sp, r7
 80065f2:	b004      	add	sp, #16
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	46c0      	nop			@ (mov r8, r8)
 80065f8:	ffff00ff 	.word	0xffff00ff

080065fc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006606:	2300      	movs	r3, #0
 8006608:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b0c      	cmp	r3, #12
 800660e:	d01e      	beq.n	800664e <HAL_TIM_ReadCapturedValue+0x52>
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	2b0c      	cmp	r3, #12
 8006614:	d820      	bhi.n	8006658 <HAL_TIM_ReadCapturedValue+0x5c>
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	2b08      	cmp	r3, #8
 800661a:	d013      	beq.n	8006644 <HAL_TIM_ReadCapturedValue+0x48>
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	2b08      	cmp	r3, #8
 8006620:	d81a      	bhi.n	8006658 <HAL_TIM_ReadCapturedValue+0x5c>
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d003      	beq.n	8006630 <HAL_TIM_ReadCapturedValue+0x34>
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	2b04      	cmp	r3, #4
 800662c:	d005      	beq.n	800663a <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 800662e:	e013      	b.n	8006658 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006636:	60fb      	str	r3, [r7, #12]
      break;
 8006638:	e00f      	b.n	800665a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006640:	60fb      	str	r3, [r7, #12]
      break;
 8006642:	e00a      	b.n	800665a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800664a:	60fb      	str	r3, [r7, #12]
      break;
 800664c:	e005      	b.n	800665a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006654:	60fb      	str	r3, [r7, #12]
      break;
 8006656:	e000      	b.n	800665a <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8006658:	46c0      	nop			@ (mov r8, r8)
  }

  return tmpreg;
 800665a:	68fb      	ldr	r3, [r7, #12]
}
 800665c:	0018      	movs	r0, r3
 800665e:	46bd      	mov	sp, r7
 8006660:	b004      	add	sp, #16
 8006662:	bd80      	pop	{r7, pc}

08006664 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800666c:	46c0      	nop			@ (mov r8, r8)
 800666e:	46bd      	mov	sp, r7
 8006670:	b002      	add	sp, #8
 8006672:	bd80      	pop	{r7, pc}

08006674 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800667c:	46c0      	nop			@ (mov r8, r8)
 800667e:	46bd      	mov	sp, r7
 8006680:	b002      	add	sp, #8
 8006682:	bd80      	pop	{r7, pc}

08006684 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800668c:	46c0      	nop			@ (mov r8, r8)
 800668e:	46bd      	mov	sp, r7
 8006690:	b002      	add	sp, #8
 8006692:	bd80      	pop	{r7, pc}

08006694 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a3b      	ldr	r2, [pc, #236]	@ (8006794 <TIM_Base_SetConfig+0x100>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d008      	beq.n	80066be <TIM_Base_SetConfig+0x2a>
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	2380      	movs	r3, #128	@ 0x80
 80066b0:	05db      	lsls	r3, r3, #23
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d003      	beq.n	80066be <TIM_Base_SetConfig+0x2a>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a37      	ldr	r2, [pc, #220]	@ (8006798 <TIM_Base_SetConfig+0x104>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d108      	bne.n	80066d0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2270      	movs	r2, #112	@ 0x70
 80066c2:	4393      	bics	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a30      	ldr	r2, [pc, #192]	@ (8006794 <TIM_Base_SetConfig+0x100>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d018      	beq.n	800670a <TIM_Base_SetConfig+0x76>
 80066d8:	687a      	ldr	r2, [r7, #4]
 80066da:	2380      	movs	r3, #128	@ 0x80
 80066dc:	05db      	lsls	r3, r3, #23
 80066de:	429a      	cmp	r2, r3
 80066e0:	d013      	beq.n	800670a <TIM_Base_SetConfig+0x76>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a2c      	ldr	r2, [pc, #176]	@ (8006798 <TIM_Base_SetConfig+0x104>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d00f      	beq.n	800670a <TIM_Base_SetConfig+0x76>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a2b      	ldr	r2, [pc, #172]	@ (800679c <TIM_Base_SetConfig+0x108>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d00b      	beq.n	800670a <TIM_Base_SetConfig+0x76>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a2a      	ldr	r2, [pc, #168]	@ (80067a0 <TIM_Base_SetConfig+0x10c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d007      	beq.n	800670a <TIM_Base_SetConfig+0x76>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a29      	ldr	r2, [pc, #164]	@ (80067a4 <TIM_Base_SetConfig+0x110>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d003      	beq.n	800670a <TIM_Base_SetConfig+0x76>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a28      	ldr	r2, [pc, #160]	@ (80067a8 <TIM_Base_SetConfig+0x114>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d108      	bne.n	800671c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	4a27      	ldr	r2, [pc, #156]	@ (80067ac <TIM_Base_SetConfig+0x118>)
 800670e:	4013      	ands	r3, r2
 8006710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	4313      	orrs	r3, r2
 800671a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2280      	movs	r2, #128	@ 0x80
 8006720:	4393      	bics	r3, r2
 8006722:	001a      	movs	r2, r3
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	695b      	ldr	r3, [r3, #20]
 8006728:	4313      	orrs	r3, r2
 800672a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	689a      	ldr	r2, [r3, #8]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a13      	ldr	r2, [pc, #76]	@ (8006794 <TIM_Base_SetConfig+0x100>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d00b      	beq.n	8006762 <TIM_Base_SetConfig+0xce>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a14      	ldr	r2, [pc, #80]	@ (80067a0 <TIM_Base_SetConfig+0x10c>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d007      	beq.n	8006762 <TIM_Base_SetConfig+0xce>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a13      	ldr	r2, [pc, #76]	@ (80067a4 <TIM_Base_SetConfig+0x110>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d003      	beq.n	8006762 <TIM_Base_SetConfig+0xce>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a12      	ldr	r2, [pc, #72]	@ (80067a8 <TIM_Base_SetConfig+0x114>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d103      	bne.n	800676a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	691a      	ldr	r2, [r3, #16]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	691b      	ldr	r3, [r3, #16]
 8006774:	2201      	movs	r2, #1
 8006776:	4013      	ands	r3, r2
 8006778:	2b01      	cmp	r3, #1
 800677a:	d106      	bne.n	800678a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	2201      	movs	r2, #1
 8006782:	4393      	bics	r3, r2
 8006784:	001a      	movs	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	611a      	str	r2, [r3, #16]
  }
}
 800678a:	46c0      	nop			@ (mov r8, r8)
 800678c:	46bd      	mov	sp, r7
 800678e:	b004      	add	sp, #16
 8006790:	bd80      	pop	{r7, pc}
 8006792:	46c0      	nop			@ (mov r8, r8)
 8006794:	40012c00 	.word	0x40012c00
 8006798:	40000400 	.word	0x40000400
 800679c:	40002000 	.word	0x40002000
 80067a0:	40014000 	.word	0x40014000
 80067a4:	40014400 	.word	0x40014400
 80067a8:	40014800 	.word	0x40014800
 80067ac:	fffffcff 	.word	0xfffffcff

080067b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6a1b      	ldr	r3, [r3, #32]
 80067c4:	2201      	movs	r2, #1
 80067c6:	4393      	bics	r3, r2
 80067c8:	001a      	movs	r2, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	699b      	ldr	r3, [r3, #24]
 80067d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2270      	movs	r2, #112	@ 0x70
 80067de:	4393      	bics	r3, r2
 80067e0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2203      	movs	r2, #3
 80067e6:	4393      	bics	r3, r2
 80067e8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	2202      	movs	r2, #2
 80067f8:	4393      	bics	r3, r2
 80067fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	4313      	orrs	r3, r2
 8006804:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a27      	ldr	r2, [pc, #156]	@ (80068a8 <TIM_OC1_SetConfig+0xf8>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d00b      	beq.n	8006826 <TIM_OC1_SetConfig+0x76>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a26      	ldr	r2, [pc, #152]	@ (80068ac <TIM_OC1_SetConfig+0xfc>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d007      	beq.n	8006826 <TIM_OC1_SetConfig+0x76>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a25      	ldr	r2, [pc, #148]	@ (80068b0 <TIM_OC1_SetConfig+0x100>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d003      	beq.n	8006826 <TIM_OC1_SetConfig+0x76>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a24      	ldr	r2, [pc, #144]	@ (80068b4 <TIM_OC1_SetConfig+0x104>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d10c      	bne.n	8006840 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	2208      	movs	r2, #8
 800682a:	4393      	bics	r3, r2
 800682c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	4313      	orrs	r3, r2
 8006836:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	2204      	movs	r2, #4
 800683c:	4393      	bics	r3, r2
 800683e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a19      	ldr	r2, [pc, #100]	@ (80068a8 <TIM_OC1_SetConfig+0xf8>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d00b      	beq.n	8006860 <TIM_OC1_SetConfig+0xb0>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a18      	ldr	r2, [pc, #96]	@ (80068ac <TIM_OC1_SetConfig+0xfc>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d007      	beq.n	8006860 <TIM_OC1_SetConfig+0xb0>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a17      	ldr	r2, [pc, #92]	@ (80068b0 <TIM_OC1_SetConfig+0x100>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d003      	beq.n	8006860 <TIM_OC1_SetConfig+0xb0>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a16      	ldr	r2, [pc, #88]	@ (80068b4 <TIM_OC1_SetConfig+0x104>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d111      	bne.n	8006884 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	4a15      	ldr	r2, [pc, #84]	@ (80068b8 <TIM_OC1_SetConfig+0x108>)
 8006864:	4013      	ands	r3, r2
 8006866:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	4a14      	ldr	r2, [pc, #80]	@ (80068bc <TIM_OC1_SetConfig+0x10c>)
 800686c:	4013      	ands	r3, r2
 800686e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	4313      	orrs	r3, r2
 8006878:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	699b      	ldr	r3, [r3, #24]
 800687e:	693a      	ldr	r2, [r7, #16]
 8006880:	4313      	orrs	r3, r2
 8006882:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	685a      	ldr	r2, [r3, #4]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	621a      	str	r2, [r3, #32]
}
 800689e:	46c0      	nop			@ (mov r8, r8)
 80068a0:	46bd      	mov	sp, r7
 80068a2:	b006      	add	sp, #24
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	46c0      	nop			@ (mov r8, r8)
 80068a8:	40012c00 	.word	0x40012c00
 80068ac:	40014000 	.word	0x40014000
 80068b0:	40014400 	.word	0x40014400
 80068b4:	40014800 	.word	0x40014800
 80068b8:	fffffeff 	.word	0xfffffeff
 80068bc:	fffffdff 	.word	0xfffffdff

080068c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6a1b      	ldr	r3, [r3, #32]
 80068d4:	2210      	movs	r2, #16
 80068d6:	4393      	bics	r3, r2
 80068d8:	001a      	movs	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	4a2e      	ldr	r2, [pc, #184]	@ (80069a8 <TIM_OC2_SetConfig+0xe8>)
 80068ee:	4013      	ands	r3, r2
 80068f0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	4a2d      	ldr	r2, [pc, #180]	@ (80069ac <TIM_OC2_SetConfig+0xec>)
 80068f6:	4013      	ands	r3, r2
 80068f8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	021b      	lsls	r3, r3, #8
 8006900:	68fa      	ldr	r2, [r7, #12]
 8006902:	4313      	orrs	r3, r2
 8006904:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	2220      	movs	r2, #32
 800690a:	4393      	bics	r3, r2
 800690c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	011b      	lsls	r3, r3, #4
 8006914:	697a      	ldr	r2, [r7, #20]
 8006916:	4313      	orrs	r3, r2
 8006918:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a24      	ldr	r2, [pc, #144]	@ (80069b0 <TIM_OC2_SetConfig+0xf0>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d10d      	bne.n	800693e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	2280      	movs	r2, #128	@ 0x80
 8006926:	4393      	bics	r3, r2
 8006928:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	011b      	lsls	r3, r3, #4
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	4313      	orrs	r3, r2
 8006934:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	2240      	movs	r2, #64	@ 0x40
 800693a:	4393      	bics	r3, r2
 800693c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a1b      	ldr	r2, [pc, #108]	@ (80069b0 <TIM_OC2_SetConfig+0xf0>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d00b      	beq.n	800695e <TIM_OC2_SetConfig+0x9e>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a1a      	ldr	r2, [pc, #104]	@ (80069b4 <TIM_OC2_SetConfig+0xf4>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d007      	beq.n	800695e <TIM_OC2_SetConfig+0x9e>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a19      	ldr	r2, [pc, #100]	@ (80069b8 <TIM_OC2_SetConfig+0xf8>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d003      	beq.n	800695e <TIM_OC2_SetConfig+0x9e>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a18      	ldr	r2, [pc, #96]	@ (80069bc <TIM_OC2_SetConfig+0xfc>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d113      	bne.n	8006986 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	4a17      	ldr	r2, [pc, #92]	@ (80069c0 <TIM_OC2_SetConfig+0x100>)
 8006962:	4013      	ands	r3, r2
 8006964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	4a16      	ldr	r2, [pc, #88]	@ (80069c4 <TIM_OC2_SetConfig+0x104>)
 800696a:	4013      	ands	r3, r2
 800696c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	695b      	ldr	r3, [r3, #20]
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	693a      	ldr	r2, [r7, #16]
 8006976:	4313      	orrs	r3, r2
 8006978:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	699b      	ldr	r3, [r3, #24]
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	4313      	orrs	r3, r2
 8006984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	68fa      	ldr	r2, [r7, #12]
 8006990:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	685a      	ldr	r2, [r3, #4]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	697a      	ldr	r2, [r7, #20]
 800699e:	621a      	str	r2, [r3, #32]
}
 80069a0:	46c0      	nop			@ (mov r8, r8)
 80069a2:	46bd      	mov	sp, r7
 80069a4:	b006      	add	sp, #24
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	ffff8fff 	.word	0xffff8fff
 80069ac:	fffffcff 	.word	0xfffffcff
 80069b0:	40012c00 	.word	0x40012c00
 80069b4:	40014000 	.word	0x40014000
 80069b8:	40014400 	.word	0x40014400
 80069bc:	40014800 	.word	0x40014800
 80069c0:	fffffbff 	.word	0xfffffbff
 80069c4:	fffff7ff 	.word	0xfffff7ff

080069c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6a1b      	ldr	r3, [r3, #32]
 80069dc:	4a33      	ldr	r2, [pc, #204]	@ (8006aac <TIM_OC3_SetConfig+0xe4>)
 80069de:	401a      	ands	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	69db      	ldr	r3, [r3, #28]
 80069ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2270      	movs	r2, #112	@ 0x70
 80069f4:	4393      	bics	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2203      	movs	r2, #3
 80069fc:	4393      	bics	r3, r2
 80069fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	4a28      	ldr	r2, [pc, #160]	@ (8006ab0 <TIM_OC3_SetConfig+0xe8>)
 8006a0e:	4013      	ands	r3, r2
 8006a10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	021b      	lsls	r3, r3, #8
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a24      	ldr	r2, [pc, #144]	@ (8006ab4 <TIM_OC3_SetConfig+0xec>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d10d      	bne.n	8006a42 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	4a23      	ldr	r2, [pc, #140]	@ (8006ab8 <TIM_OC3_SetConfig+0xf0>)
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	021b      	lsls	r3, r3, #8
 8006a34:	697a      	ldr	r2, [r7, #20]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	4a1f      	ldr	r2, [pc, #124]	@ (8006abc <TIM_OC3_SetConfig+0xf4>)
 8006a3e:	4013      	ands	r3, r2
 8006a40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a1b      	ldr	r2, [pc, #108]	@ (8006ab4 <TIM_OC3_SetConfig+0xec>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d00b      	beq.n	8006a62 <TIM_OC3_SetConfig+0x9a>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8006ac0 <TIM_OC3_SetConfig+0xf8>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d007      	beq.n	8006a62 <TIM_OC3_SetConfig+0x9a>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a1b      	ldr	r2, [pc, #108]	@ (8006ac4 <TIM_OC3_SetConfig+0xfc>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d003      	beq.n	8006a62 <TIM_OC3_SetConfig+0x9a>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a1a      	ldr	r2, [pc, #104]	@ (8006ac8 <TIM_OC3_SetConfig+0x100>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d113      	bne.n	8006a8a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	4a19      	ldr	r2, [pc, #100]	@ (8006acc <TIM_OC3_SetConfig+0x104>)
 8006a66:	4013      	ands	r3, r2
 8006a68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	4a18      	ldr	r2, [pc, #96]	@ (8006ad0 <TIM_OC3_SetConfig+0x108>)
 8006a6e:	4013      	ands	r3, r2
 8006a70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	695b      	ldr	r3, [r3, #20]
 8006a76:	011b      	lsls	r3, r3, #4
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	011b      	lsls	r3, r3, #4
 8006a84:	693a      	ldr	r2, [r7, #16]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	693a      	ldr	r2, [r7, #16]
 8006a8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	685a      	ldr	r2, [r3, #4]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	697a      	ldr	r2, [r7, #20]
 8006aa2:	621a      	str	r2, [r3, #32]
}
 8006aa4:	46c0      	nop			@ (mov r8, r8)
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	b006      	add	sp, #24
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	fffffeff 	.word	0xfffffeff
 8006ab0:	fffffdff 	.word	0xfffffdff
 8006ab4:	40012c00 	.word	0x40012c00
 8006ab8:	fffff7ff 	.word	0xfffff7ff
 8006abc:	fffffbff 	.word	0xfffffbff
 8006ac0:	40014000 	.word	0x40014000
 8006ac4:	40014400 	.word	0x40014400
 8006ac8:	40014800 	.word	0x40014800
 8006acc:	ffffefff 	.word	0xffffefff
 8006ad0:	ffffdfff 	.word	0xffffdfff

08006ad4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a1b      	ldr	r3, [r3, #32]
 8006ae8:	4a26      	ldr	r2, [pc, #152]	@ (8006b84 <TIM_OC4_SetConfig+0xb0>)
 8006aea:	401a      	ands	r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	69db      	ldr	r3, [r3, #28]
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	4a22      	ldr	r2, [pc, #136]	@ (8006b88 <TIM_OC4_SetConfig+0xb4>)
 8006b00:	4013      	ands	r3, r2
 8006b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	4a21      	ldr	r2, [pc, #132]	@ (8006b8c <TIM_OC4_SetConfig+0xb8>)
 8006b08:	4013      	ands	r3, r2
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	021b      	lsls	r3, r3, #8
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	4a1d      	ldr	r2, [pc, #116]	@ (8006b90 <TIM_OC4_SetConfig+0xbc>)
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	031b      	lsls	r3, r3, #12
 8006b26:	693a      	ldr	r2, [r7, #16]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a19      	ldr	r2, [pc, #100]	@ (8006b94 <TIM_OC4_SetConfig+0xc0>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d00b      	beq.n	8006b4c <TIM_OC4_SetConfig+0x78>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a18      	ldr	r2, [pc, #96]	@ (8006b98 <TIM_OC4_SetConfig+0xc4>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d007      	beq.n	8006b4c <TIM_OC4_SetConfig+0x78>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a17      	ldr	r2, [pc, #92]	@ (8006b9c <TIM_OC4_SetConfig+0xc8>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d003      	beq.n	8006b4c <TIM_OC4_SetConfig+0x78>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a16      	ldr	r2, [pc, #88]	@ (8006ba0 <TIM_OC4_SetConfig+0xcc>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d109      	bne.n	8006b60 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	4a15      	ldr	r2, [pc, #84]	@ (8006ba4 <TIM_OC4_SetConfig+0xd0>)
 8006b50:	4013      	ands	r3, r2
 8006b52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	695b      	ldr	r3, [r3, #20]
 8006b58:	019b      	lsls	r3, r3, #6
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	693a      	ldr	r2, [r7, #16]
 8006b78:	621a      	str	r2, [r3, #32]
}
 8006b7a:	46c0      	nop			@ (mov r8, r8)
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	b006      	add	sp, #24
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	46c0      	nop			@ (mov r8, r8)
 8006b84:	ffffefff 	.word	0xffffefff
 8006b88:	ffff8fff 	.word	0xffff8fff
 8006b8c:	fffffcff 	.word	0xfffffcff
 8006b90:	ffffdfff 	.word	0xffffdfff
 8006b94:	40012c00 	.word	0x40012c00
 8006b98:	40014000 	.word	0x40014000
 8006b9c:	40014400 	.word	0x40014400
 8006ba0:	40014800 	.word	0x40014800
 8006ba4:	ffffbfff 	.word	0xffffbfff

08006ba8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b086      	sub	sp, #24
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]
 8006bb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6a1b      	ldr	r3, [r3, #32]
 8006bba:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6a1b      	ldr	r3, [r3, #32]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	4393      	bics	r3, r2
 8006bc4:	001a      	movs	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	4a20      	ldr	r2, [pc, #128]	@ (8006c54 <TIM_TI1_SetConfig+0xac>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d00c      	beq.n	8006bf2 <TIM_TI1_SetConfig+0x4a>
 8006bd8:	68fa      	ldr	r2, [r7, #12]
 8006bda:	2380      	movs	r3, #128	@ 0x80
 8006bdc:	05db      	lsls	r3, r3, #23
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d007      	beq.n	8006bf2 <TIM_TI1_SetConfig+0x4a>
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	4a1c      	ldr	r2, [pc, #112]	@ (8006c58 <TIM_TI1_SetConfig+0xb0>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d003      	beq.n	8006bf2 <TIM_TI1_SetConfig+0x4a>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	4a1b      	ldr	r2, [pc, #108]	@ (8006c5c <TIM_TI1_SetConfig+0xb4>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d101      	bne.n	8006bf6 <TIM_TI1_SetConfig+0x4e>
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e000      	b.n	8006bf8 <TIM_TI1_SetConfig+0x50>
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d008      	beq.n	8006c0e <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	2203      	movs	r2, #3
 8006c00:	4393      	bics	r3, r2
 8006c02:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	617b      	str	r3, [r7, #20]
 8006c0c:	e003      	b.n	8006c16 <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	2201      	movs	r2, #1
 8006c12:	4313      	orrs	r3, r2
 8006c14:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	22f0      	movs	r2, #240	@ 0xf0
 8006c1a:	4393      	bics	r3, r2
 8006c1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	011b      	lsls	r3, r3, #4
 8006c22:	22ff      	movs	r2, #255	@ 0xff
 8006c24:	4013      	ands	r3, r2
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	220a      	movs	r2, #10
 8006c30:	4393      	bics	r3, r2
 8006c32:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	220a      	movs	r2, #10
 8006c38:	4013      	ands	r3, r2
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	697a      	ldr	r2, [r7, #20]
 8006c44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	621a      	str	r2, [r3, #32]
}
 8006c4c:	46c0      	nop			@ (mov r8, r8)
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	b006      	add	sp, #24
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	40012c00 	.word	0x40012c00
 8006c58:	40000400 	.word	0x40000400
 8006c5c:	40014000 	.word	0x40014000

08006c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	2201      	movs	r2, #1
 8006c78:	4393      	bics	r3, r2
 8006c7a:	001a      	movs	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	699b      	ldr	r3, [r3, #24]
 8006c84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	22f0      	movs	r2, #240	@ 0xf0
 8006c8a:	4393      	bics	r3, r2
 8006c8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	011b      	lsls	r3, r3, #4
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	220a      	movs	r2, #10
 8006c9c:	4393      	bics	r3, r2
 8006c9e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ca0:	697a      	ldr	r2, [r7, #20]
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	693a      	ldr	r2, [r7, #16]
 8006cac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	697a      	ldr	r2, [r7, #20]
 8006cb2:	621a      	str	r2, [r3, #32]
}
 8006cb4:	46c0      	nop			@ (mov r8, r8)
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	b006      	add	sp, #24
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b086      	sub	sp, #24
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	60f8      	str	r0, [r7, #12]
 8006cc4:	60b9      	str	r1, [r7, #8]
 8006cc6:	607a      	str	r2, [r7, #4]
 8006cc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
 8006cce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6a1b      	ldr	r3, [r3, #32]
 8006cd4:	2210      	movs	r2, #16
 8006cd6:	4393      	bics	r3, r2
 8006cd8:	001a      	movs	r2, r3
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	699b      	ldr	r3, [r3, #24]
 8006ce2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	4a14      	ldr	r2, [pc, #80]	@ (8006d38 <TIM_TI2_SetConfig+0x7c>)
 8006ce8:	4013      	ands	r3, r2
 8006cea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	021b      	lsls	r3, r3, #8
 8006cf0:	693a      	ldr	r2, [r7, #16]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	4a10      	ldr	r2, [pc, #64]	@ (8006d3c <TIM_TI2_SetConfig+0x80>)
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	031b      	lsls	r3, r3, #12
 8006d02:	041b      	lsls	r3, r3, #16
 8006d04:	0c1b      	lsrs	r3, r3, #16
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	22a0      	movs	r2, #160	@ 0xa0
 8006d10:	4393      	bics	r3, r2
 8006d12:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	011b      	lsls	r3, r3, #4
 8006d18:	22a0      	movs	r2, #160	@ 0xa0
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	621a      	str	r2, [r3, #32]
}
 8006d2e:	46c0      	nop			@ (mov r8, r8)
 8006d30:	46bd      	mov	sp, r7
 8006d32:	b006      	add	sp, #24
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	46c0      	nop			@ (mov r8, r8)
 8006d38:	fffffcff 	.word	0xfffffcff
 8006d3c:	ffff0fff 	.word	0xffff0fff

08006d40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b086      	sub	sp, #24
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6a1b      	ldr	r3, [r3, #32]
 8006d50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6a1b      	ldr	r3, [r3, #32]
 8006d56:	2210      	movs	r2, #16
 8006d58:	4393      	bics	r3, r2
 8006d5a:	001a      	movs	r2, r3
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	699b      	ldr	r3, [r3, #24]
 8006d64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	4a0d      	ldr	r2, [pc, #52]	@ (8006da0 <TIM_TI2_ConfigInputStage+0x60>)
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	031b      	lsls	r3, r3, #12
 8006d72:	693a      	ldr	r2, [r7, #16]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	22a0      	movs	r2, #160	@ 0xa0
 8006d7c:	4393      	bics	r3, r2
 8006d7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	011b      	lsls	r3, r3, #4
 8006d84:	697a      	ldr	r2, [r7, #20]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	621a      	str	r2, [r3, #32]
}
 8006d96:	46c0      	nop			@ (mov r8, r8)
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	b006      	add	sp, #24
 8006d9c:	bd80      	pop	{r7, pc}
 8006d9e:	46c0      	nop			@ (mov r8, r8)
 8006da0:	ffff0fff 	.word	0xffff0fff

08006da4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b086      	sub	sp, #24
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	60f8      	str	r0, [r7, #12]
 8006dac:	60b9      	str	r1, [r7, #8]
 8006dae:	607a      	str	r2, [r7, #4]
 8006db0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6a1b      	ldr	r3, [r3, #32]
 8006db6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6a1b      	ldr	r3, [r3, #32]
 8006dbc:	4a17      	ldr	r2, [pc, #92]	@ (8006e1c <TIM_TI3_SetConfig+0x78>)
 8006dbe:	401a      	ands	r2, r3
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	69db      	ldr	r3, [r3, #28]
 8006dc8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	2203      	movs	r2, #3
 8006dce:	4393      	bics	r3, r2
 8006dd0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	22f0      	movs	r2, #240	@ 0xf0
 8006dde:	4393      	bics	r3, r2
 8006de0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	011b      	lsls	r3, r3, #4
 8006de6:	22ff      	movs	r2, #255	@ 0xff
 8006de8:	4013      	ands	r3, r2
 8006dea:	693a      	ldr	r2, [r7, #16]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	4a0b      	ldr	r2, [pc, #44]	@ (8006e20 <TIM_TI3_SetConfig+0x7c>)
 8006df4:	4013      	ands	r3, r2
 8006df6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	021a      	lsls	r2, r3, #8
 8006dfc:	23a0      	movs	r3, #160	@ 0xa0
 8006dfe:	011b      	lsls	r3, r3, #4
 8006e00:	4013      	ands	r3, r2
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	697a      	ldr	r2, [r7, #20]
 8006e12:	621a      	str	r2, [r3, #32]
}
 8006e14:	46c0      	nop			@ (mov r8, r8)
 8006e16:	46bd      	mov	sp, r7
 8006e18:	b006      	add	sp, #24
 8006e1a:	bd80      	pop	{r7, pc}
 8006e1c:	fffffeff 	.word	0xfffffeff
 8006e20:	fffff5ff 	.word	0xfffff5ff

08006e24 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b086      	sub	sp, #24
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	6a1b      	ldr	r3, [r3, #32]
 8006e36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6a1b      	ldr	r3, [r3, #32]
 8006e3c:	4a18      	ldr	r2, [pc, #96]	@ (8006ea0 <TIM_TI4_SetConfig+0x7c>)
 8006e3e:	401a      	ands	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	69db      	ldr	r3, [r3, #28]
 8006e48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	4a15      	ldr	r2, [pc, #84]	@ (8006ea4 <TIM_TI4_SetConfig+0x80>)
 8006e4e:	4013      	ands	r3, r2
 8006e50:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	021b      	lsls	r3, r3, #8
 8006e56:	693a      	ldr	r2, [r7, #16]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	4a12      	ldr	r2, [pc, #72]	@ (8006ea8 <TIM_TI4_SetConfig+0x84>)
 8006e60:	4013      	ands	r3, r2
 8006e62:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	031b      	lsls	r3, r3, #12
 8006e68:	041b      	lsls	r3, r3, #16
 8006e6a:	0c1b      	lsrs	r3, r3, #16
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	4a0d      	ldr	r2, [pc, #52]	@ (8006eac <TIM_TI4_SetConfig+0x88>)
 8006e76:	4013      	ands	r3, r2
 8006e78:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	031a      	lsls	r2, r3, #12
 8006e7e:	23a0      	movs	r3, #160	@ 0xa0
 8006e80:	021b      	lsls	r3, r3, #8
 8006e82:	4013      	ands	r3, r2
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	693a      	ldr	r2, [r7, #16]
 8006e8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	621a      	str	r2, [r3, #32]
}
 8006e96:	46c0      	nop			@ (mov r8, r8)
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	b006      	add	sp, #24
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	46c0      	nop			@ (mov r8, r8)
 8006ea0:	ffffefff 	.word	0xffffefff
 8006ea4:	fffffcff 	.word	0xfffffcff
 8006ea8:	ffff0fff 	.word	0xffff0fff
 8006eac:	ffff5fff 	.word	0xffff5fff

08006eb0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2270      	movs	r2, #112	@ 0x70
 8006ec4:	4393      	bics	r3, r2
 8006ec6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ec8:	683a      	ldr	r2, [r7, #0]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	2207      	movs	r2, #7
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	609a      	str	r2, [r3, #8]
}
 8006eda:	46c0      	nop			@ (mov r8, r8)
 8006edc:	46bd      	mov	sp, r7
 8006ede:	b004      	add	sp, #16
 8006ee0:	bd80      	pop	{r7, pc}
	...

08006ee4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b086      	sub	sp, #24
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	607a      	str	r2, [r7, #4]
 8006ef0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	4a09      	ldr	r2, [pc, #36]	@ (8006f20 <TIM_ETR_SetConfig+0x3c>)
 8006efc:	4013      	ands	r3, r2
 8006efe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	021a      	lsls	r2, r3, #8
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	431a      	orrs	r2, r3
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	697a      	ldr	r2, [r7, #20]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	697a      	ldr	r2, [r7, #20]
 8006f16:	609a      	str	r2, [r3, #8]
}
 8006f18:	46c0      	nop			@ (mov r8, r8)
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	b006      	add	sp, #24
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	ffff00ff 	.word	0xffff00ff

08006f24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b086      	sub	sp, #24
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	221f      	movs	r2, #31
 8006f34:	4013      	ands	r3, r2
 8006f36:	2201      	movs	r2, #1
 8006f38:	409a      	lsls	r2, r3
 8006f3a:	0013      	movs	r3, r2
 8006f3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	6a1b      	ldr	r3, [r3, #32]
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	43d2      	mvns	r2, r2
 8006f46:	401a      	ands	r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6a1a      	ldr	r2, [r3, #32]
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	211f      	movs	r1, #31
 8006f54:	400b      	ands	r3, r1
 8006f56:	6879      	ldr	r1, [r7, #4]
 8006f58:	4099      	lsls	r1, r3
 8006f5a:	000b      	movs	r3, r1
 8006f5c:	431a      	orrs	r2, r3
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	621a      	str	r2, [r3, #32]
}
 8006f62:	46c0      	nop			@ (mov r8, r8)
 8006f64:	46bd      	mov	sp, r7
 8006f66:	b006      	add	sp, #24
 8006f68:	bd80      	pop	{r7, pc}
	...

08006f6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	223c      	movs	r2, #60	@ 0x3c
 8006f7a:	5c9b      	ldrb	r3, [r3, r2]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d101      	bne.n	8006f84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f80:	2302      	movs	r3, #2
 8006f82:	e047      	b.n	8007014 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	223c      	movs	r2, #60	@ 0x3c
 8006f88:	2101      	movs	r1, #1
 8006f8a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	223d      	movs	r2, #61	@ 0x3d
 8006f90:	2102      	movs	r1, #2
 8006f92:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2270      	movs	r2, #112	@ 0x70
 8006fa8:	4393      	bics	r3, r2
 8006faa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	68fa      	ldr	r2, [r7, #12]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a16      	ldr	r2, [pc, #88]	@ (800701c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d00f      	beq.n	8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	2380      	movs	r3, #128	@ 0x80
 8006fce:	05db      	lsls	r3, r3, #23
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d009      	beq.n	8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a11      	ldr	r2, [pc, #68]	@ (8007020 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d004      	beq.n	8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a10      	ldr	r2, [pc, #64]	@ (8007024 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d10c      	bne.n	8007002 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	2280      	movs	r2, #128	@ 0x80
 8006fec:	4393      	bics	r3, r2
 8006fee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	68ba      	ldr	r2, [r7, #8]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	223d      	movs	r2, #61	@ 0x3d
 8007006:	2101      	movs	r1, #1
 8007008:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	223c      	movs	r2, #60	@ 0x3c
 800700e:	2100      	movs	r1, #0
 8007010:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007012:	2300      	movs	r3, #0
}
 8007014:	0018      	movs	r0, r3
 8007016:	46bd      	mov	sp, r7
 8007018:	b004      	add	sp, #16
 800701a:	bd80      	pop	{r7, pc}
 800701c:	40012c00 	.word	0x40012c00
 8007020:	40000400 	.word	0x40000400
 8007024:	40014000 	.word	0x40014000

08007028 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007030:	46c0      	nop			@ (mov r8, r8)
 8007032:	46bd      	mov	sp, r7
 8007034:	b002      	add	sp, #8
 8007036:	bd80      	pop	{r7, pc}

08007038 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b082      	sub	sp, #8
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007040:	46c0      	nop			@ (mov r8, r8)
 8007042:	46bd      	mov	sp, r7
 8007044:	b002      	add	sp, #8
 8007046:	bd80      	pop	{r7, pc}

08007048 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d101      	bne.n	800705a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	e044      	b.n	80070e4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800705e:	2b00      	cmp	r3, #0
 8007060:	d107      	bne.n	8007072 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2278      	movs	r2, #120	@ 0x78
 8007066:	2100      	movs	r1, #0
 8007068:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	0018      	movs	r0, r3
 800706e:	f7fc fdfb 	bl	8003c68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2224      	movs	r2, #36	@ 0x24
 8007076:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2101      	movs	r1, #1
 8007084:	438a      	bics	r2, r1
 8007086:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800708c:	2b00      	cmp	r3, #0
 800708e:	d003      	beq.n	8007098 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	0018      	movs	r0, r3
 8007094:	f000 fa14 	bl	80074c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	0018      	movs	r0, r3
 800709c:	f000 f828 	bl	80070f0 <UART_SetConfig>
 80070a0:	0003      	movs	r3, r0
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d101      	bne.n	80070aa <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	e01c      	b.n	80070e4 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	685a      	ldr	r2, [r3, #4]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	490d      	ldr	r1, [pc, #52]	@ (80070ec <HAL_UART_Init+0xa4>)
 80070b6:	400a      	ands	r2, r1
 80070b8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	689a      	ldr	r2, [r3, #8]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	212a      	movs	r1, #42	@ 0x2a
 80070c6:	438a      	bics	r2, r1
 80070c8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2101      	movs	r1, #1
 80070d6:	430a      	orrs	r2, r1
 80070d8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	0018      	movs	r0, r3
 80070de:	f000 faa3 	bl	8007628 <UART_CheckIdleState>
 80070e2:	0003      	movs	r3, r0
}
 80070e4:	0018      	movs	r0, r3
 80070e6:	46bd      	mov	sp, r7
 80070e8:	b002      	add	sp, #8
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	ffffb7ff 	.word	0xffffb7ff

080070f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b088      	sub	sp, #32
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070f8:	231e      	movs	r3, #30
 80070fa:	18fb      	adds	r3, r7, r3
 80070fc:	2200      	movs	r2, #0
 80070fe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	689a      	ldr	r2, [r3, #8]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	691b      	ldr	r3, [r3, #16]
 8007108:	431a      	orrs	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	695b      	ldr	r3, [r3, #20]
 800710e:	431a      	orrs	r2, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	69db      	ldr	r3, [r3, #28]
 8007114:	4313      	orrs	r3, r2
 8007116:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4abe      	ldr	r2, [pc, #760]	@ (8007418 <UART_SetConfig+0x328>)
 8007120:	4013      	ands	r3, r2
 8007122:	0019      	movs	r1, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	697a      	ldr	r2, [r7, #20]
 800712a:	430a      	orrs	r2, r1
 800712c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	4ab9      	ldr	r2, [pc, #740]	@ (800741c <UART_SetConfig+0x32c>)
 8007136:	4013      	ands	r3, r2
 8007138:	0019      	movs	r1, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	68da      	ldr	r2, [r3, #12]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	430a      	orrs	r2, r1
 8007144:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	699b      	ldr	r3, [r3, #24]
 800714a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	697a      	ldr	r2, [r7, #20]
 8007152:	4313      	orrs	r3, r2
 8007154:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	4ab0      	ldr	r2, [pc, #704]	@ (8007420 <UART_SetConfig+0x330>)
 800715e:	4013      	ands	r3, r2
 8007160:	0019      	movs	r1, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	430a      	orrs	r2, r1
 800716a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4aac      	ldr	r2, [pc, #688]	@ (8007424 <UART_SetConfig+0x334>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d127      	bne.n	80071c6 <UART_SetConfig+0xd6>
 8007176:	4bac      	ldr	r3, [pc, #688]	@ (8007428 <UART_SetConfig+0x338>)
 8007178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800717a:	2203      	movs	r2, #3
 800717c:	4013      	ands	r3, r2
 800717e:	2b03      	cmp	r3, #3
 8007180:	d00d      	beq.n	800719e <UART_SetConfig+0xae>
 8007182:	d81b      	bhi.n	80071bc <UART_SetConfig+0xcc>
 8007184:	2b02      	cmp	r3, #2
 8007186:	d014      	beq.n	80071b2 <UART_SetConfig+0xc2>
 8007188:	d818      	bhi.n	80071bc <UART_SetConfig+0xcc>
 800718a:	2b00      	cmp	r3, #0
 800718c:	d002      	beq.n	8007194 <UART_SetConfig+0xa4>
 800718e:	2b01      	cmp	r3, #1
 8007190:	d00a      	beq.n	80071a8 <UART_SetConfig+0xb8>
 8007192:	e013      	b.n	80071bc <UART_SetConfig+0xcc>
 8007194:	231f      	movs	r3, #31
 8007196:	18fb      	adds	r3, r7, r3
 8007198:	2200      	movs	r2, #0
 800719a:	701a      	strb	r2, [r3, #0]
 800719c:	e0bd      	b.n	800731a <UART_SetConfig+0x22a>
 800719e:	231f      	movs	r3, #31
 80071a0:	18fb      	adds	r3, r7, r3
 80071a2:	2202      	movs	r2, #2
 80071a4:	701a      	strb	r2, [r3, #0]
 80071a6:	e0b8      	b.n	800731a <UART_SetConfig+0x22a>
 80071a8:	231f      	movs	r3, #31
 80071aa:	18fb      	adds	r3, r7, r3
 80071ac:	2204      	movs	r2, #4
 80071ae:	701a      	strb	r2, [r3, #0]
 80071b0:	e0b3      	b.n	800731a <UART_SetConfig+0x22a>
 80071b2:	231f      	movs	r3, #31
 80071b4:	18fb      	adds	r3, r7, r3
 80071b6:	2208      	movs	r2, #8
 80071b8:	701a      	strb	r2, [r3, #0]
 80071ba:	e0ae      	b.n	800731a <UART_SetConfig+0x22a>
 80071bc:	231f      	movs	r3, #31
 80071be:	18fb      	adds	r3, r7, r3
 80071c0:	2210      	movs	r2, #16
 80071c2:	701a      	strb	r2, [r3, #0]
 80071c4:	e0a9      	b.n	800731a <UART_SetConfig+0x22a>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a98      	ldr	r2, [pc, #608]	@ (800742c <UART_SetConfig+0x33c>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d134      	bne.n	800723a <UART_SetConfig+0x14a>
 80071d0:	4b95      	ldr	r3, [pc, #596]	@ (8007428 <UART_SetConfig+0x338>)
 80071d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071d4:	23c0      	movs	r3, #192	@ 0xc0
 80071d6:	029b      	lsls	r3, r3, #10
 80071d8:	4013      	ands	r3, r2
 80071da:	22c0      	movs	r2, #192	@ 0xc0
 80071dc:	0292      	lsls	r2, r2, #10
 80071de:	4293      	cmp	r3, r2
 80071e0:	d017      	beq.n	8007212 <UART_SetConfig+0x122>
 80071e2:	22c0      	movs	r2, #192	@ 0xc0
 80071e4:	0292      	lsls	r2, r2, #10
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d822      	bhi.n	8007230 <UART_SetConfig+0x140>
 80071ea:	2280      	movs	r2, #128	@ 0x80
 80071ec:	0292      	lsls	r2, r2, #10
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d019      	beq.n	8007226 <UART_SetConfig+0x136>
 80071f2:	2280      	movs	r2, #128	@ 0x80
 80071f4:	0292      	lsls	r2, r2, #10
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d81a      	bhi.n	8007230 <UART_SetConfig+0x140>
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d004      	beq.n	8007208 <UART_SetConfig+0x118>
 80071fe:	2280      	movs	r2, #128	@ 0x80
 8007200:	0252      	lsls	r2, r2, #9
 8007202:	4293      	cmp	r3, r2
 8007204:	d00a      	beq.n	800721c <UART_SetConfig+0x12c>
 8007206:	e013      	b.n	8007230 <UART_SetConfig+0x140>
 8007208:	231f      	movs	r3, #31
 800720a:	18fb      	adds	r3, r7, r3
 800720c:	2200      	movs	r2, #0
 800720e:	701a      	strb	r2, [r3, #0]
 8007210:	e083      	b.n	800731a <UART_SetConfig+0x22a>
 8007212:	231f      	movs	r3, #31
 8007214:	18fb      	adds	r3, r7, r3
 8007216:	2202      	movs	r2, #2
 8007218:	701a      	strb	r2, [r3, #0]
 800721a:	e07e      	b.n	800731a <UART_SetConfig+0x22a>
 800721c:	231f      	movs	r3, #31
 800721e:	18fb      	adds	r3, r7, r3
 8007220:	2204      	movs	r2, #4
 8007222:	701a      	strb	r2, [r3, #0]
 8007224:	e079      	b.n	800731a <UART_SetConfig+0x22a>
 8007226:	231f      	movs	r3, #31
 8007228:	18fb      	adds	r3, r7, r3
 800722a:	2208      	movs	r2, #8
 800722c:	701a      	strb	r2, [r3, #0]
 800722e:	e074      	b.n	800731a <UART_SetConfig+0x22a>
 8007230:	231f      	movs	r3, #31
 8007232:	18fb      	adds	r3, r7, r3
 8007234:	2210      	movs	r2, #16
 8007236:	701a      	strb	r2, [r3, #0]
 8007238:	e06f      	b.n	800731a <UART_SetConfig+0x22a>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a7c      	ldr	r2, [pc, #496]	@ (8007430 <UART_SetConfig+0x340>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d134      	bne.n	80072ae <UART_SetConfig+0x1be>
 8007244:	4b78      	ldr	r3, [pc, #480]	@ (8007428 <UART_SetConfig+0x338>)
 8007246:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007248:	23c0      	movs	r3, #192	@ 0xc0
 800724a:	031b      	lsls	r3, r3, #12
 800724c:	4013      	ands	r3, r2
 800724e:	22c0      	movs	r2, #192	@ 0xc0
 8007250:	0312      	lsls	r2, r2, #12
 8007252:	4293      	cmp	r3, r2
 8007254:	d017      	beq.n	8007286 <UART_SetConfig+0x196>
 8007256:	22c0      	movs	r2, #192	@ 0xc0
 8007258:	0312      	lsls	r2, r2, #12
 800725a:	4293      	cmp	r3, r2
 800725c:	d822      	bhi.n	80072a4 <UART_SetConfig+0x1b4>
 800725e:	2280      	movs	r2, #128	@ 0x80
 8007260:	0312      	lsls	r2, r2, #12
 8007262:	4293      	cmp	r3, r2
 8007264:	d019      	beq.n	800729a <UART_SetConfig+0x1aa>
 8007266:	2280      	movs	r2, #128	@ 0x80
 8007268:	0312      	lsls	r2, r2, #12
 800726a:	4293      	cmp	r3, r2
 800726c:	d81a      	bhi.n	80072a4 <UART_SetConfig+0x1b4>
 800726e:	2b00      	cmp	r3, #0
 8007270:	d004      	beq.n	800727c <UART_SetConfig+0x18c>
 8007272:	2280      	movs	r2, #128	@ 0x80
 8007274:	02d2      	lsls	r2, r2, #11
 8007276:	4293      	cmp	r3, r2
 8007278:	d00a      	beq.n	8007290 <UART_SetConfig+0x1a0>
 800727a:	e013      	b.n	80072a4 <UART_SetConfig+0x1b4>
 800727c:	231f      	movs	r3, #31
 800727e:	18fb      	adds	r3, r7, r3
 8007280:	2200      	movs	r2, #0
 8007282:	701a      	strb	r2, [r3, #0]
 8007284:	e049      	b.n	800731a <UART_SetConfig+0x22a>
 8007286:	231f      	movs	r3, #31
 8007288:	18fb      	adds	r3, r7, r3
 800728a:	2202      	movs	r2, #2
 800728c:	701a      	strb	r2, [r3, #0]
 800728e:	e044      	b.n	800731a <UART_SetConfig+0x22a>
 8007290:	231f      	movs	r3, #31
 8007292:	18fb      	adds	r3, r7, r3
 8007294:	2204      	movs	r2, #4
 8007296:	701a      	strb	r2, [r3, #0]
 8007298:	e03f      	b.n	800731a <UART_SetConfig+0x22a>
 800729a:	231f      	movs	r3, #31
 800729c:	18fb      	adds	r3, r7, r3
 800729e:	2208      	movs	r2, #8
 80072a0:	701a      	strb	r2, [r3, #0]
 80072a2:	e03a      	b.n	800731a <UART_SetConfig+0x22a>
 80072a4:	231f      	movs	r3, #31
 80072a6:	18fb      	adds	r3, r7, r3
 80072a8:	2210      	movs	r2, #16
 80072aa:	701a      	strb	r2, [r3, #0]
 80072ac:	e035      	b.n	800731a <UART_SetConfig+0x22a>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a60      	ldr	r2, [pc, #384]	@ (8007434 <UART_SetConfig+0x344>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d104      	bne.n	80072c2 <UART_SetConfig+0x1d2>
 80072b8:	231f      	movs	r3, #31
 80072ba:	18fb      	adds	r3, r7, r3
 80072bc:	2200      	movs	r2, #0
 80072be:	701a      	strb	r2, [r3, #0]
 80072c0:	e02b      	b.n	800731a <UART_SetConfig+0x22a>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a5c      	ldr	r2, [pc, #368]	@ (8007438 <UART_SetConfig+0x348>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d104      	bne.n	80072d6 <UART_SetConfig+0x1e6>
 80072cc:	231f      	movs	r3, #31
 80072ce:	18fb      	adds	r3, r7, r3
 80072d0:	2200      	movs	r2, #0
 80072d2:	701a      	strb	r2, [r3, #0]
 80072d4:	e021      	b.n	800731a <UART_SetConfig+0x22a>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a58      	ldr	r2, [pc, #352]	@ (800743c <UART_SetConfig+0x34c>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d104      	bne.n	80072ea <UART_SetConfig+0x1fa>
 80072e0:	231f      	movs	r3, #31
 80072e2:	18fb      	adds	r3, r7, r3
 80072e4:	2200      	movs	r2, #0
 80072e6:	701a      	strb	r2, [r3, #0]
 80072e8:	e017      	b.n	800731a <UART_SetConfig+0x22a>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a54      	ldr	r2, [pc, #336]	@ (8007440 <UART_SetConfig+0x350>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d104      	bne.n	80072fe <UART_SetConfig+0x20e>
 80072f4:	231f      	movs	r3, #31
 80072f6:	18fb      	adds	r3, r7, r3
 80072f8:	2200      	movs	r2, #0
 80072fa:	701a      	strb	r2, [r3, #0]
 80072fc:	e00d      	b.n	800731a <UART_SetConfig+0x22a>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a50      	ldr	r2, [pc, #320]	@ (8007444 <UART_SetConfig+0x354>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d104      	bne.n	8007312 <UART_SetConfig+0x222>
 8007308:	231f      	movs	r3, #31
 800730a:	18fb      	adds	r3, r7, r3
 800730c:	2200      	movs	r2, #0
 800730e:	701a      	strb	r2, [r3, #0]
 8007310:	e003      	b.n	800731a <UART_SetConfig+0x22a>
 8007312:	231f      	movs	r3, #31
 8007314:	18fb      	adds	r3, r7, r3
 8007316:	2210      	movs	r2, #16
 8007318:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	69da      	ldr	r2, [r3, #28]
 800731e:	2380      	movs	r3, #128	@ 0x80
 8007320:	021b      	lsls	r3, r3, #8
 8007322:	429a      	cmp	r2, r3
 8007324:	d15c      	bne.n	80073e0 <UART_SetConfig+0x2f0>
  {
    switch (clocksource)
 8007326:	231f      	movs	r3, #31
 8007328:	18fb      	adds	r3, r7, r3
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	2b08      	cmp	r3, #8
 800732e:	d015      	beq.n	800735c <UART_SetConfig+0x26c>
 8007330:	dc18      	bgt.n	8007364 <UART_SetConfig+0x274>
 8007332:	2b04      	cmp	r3, #4
 8007334:	d00d      	beq.n	8007352 <UART_SetConfig+0x262>
 8007336:	dc15      	bgt.n	8007364 <UART_SetConfig+0x274>
 8007338:	2b00      	cmp	r3, #0
 800733a:	d002      	beq.n	8007342 <UART_SetConfig+0x252>
 800733c:	2b02      	cmp	r3, #2
 800733e:	d005      	beq.n	800734c <UART_SetConfig+0x25c>
 8007340:	e010      	b.n	8007364 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007342:	f7fe faed 	bl	8005920 <HAL_RCC_GetPCLK1Freq>
 8007346:	0003      	movs	r3, r0
 8007348:	61bb      	str	r3, [r7, #24]
        break;
 800734a:	e012      	b.n	8007372 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800734c:	4b3e      	ldr	r3, [pc, #248]	@ (8007448 <UART_SetConfig+0x358>)
 800734e:	61bb      	str	r3, [r7, #24]
        break;
 8007350:	e00f      	b.n	8007372 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007352:	f7fe fa69 	bl	8005828 <HAL_RCC_GetSysClockFreq>
 8007356:	0003      	movs	r3, r0
 8007358:	61bb      	str	r3, [r7, #24]
        break;
 800735a:	e00a      	b.n	8007372 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800735c:	2380      	movs	r3, #128	@ 0x80
 800735e:	021b      	lsls	r3, r3, #8
 8007360:	61bb      	str	r3, [r7, #24]
        break;
 8007362:	e006      	b.n	8007372 <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8007364:	2300      	movs	r3, #0
 8007366:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007368:	231e      	movs	r3, #30
 800736a:	18fb      	adds	r3, r7, r3
 800736c:	2201      	movs	r2, #1
 800736e:	701a      	strb	r2, [r3, #0]
        break;
 8007370:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d100      	bne.n	800737a <UART_SetConfig+0x28a>
 8007378:	e095      	b.n	80074a6 <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	005a      	lsls	r2, r3, #1
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	085b      	lsrs	r3, r3, #1
 8007384:	18d2      	adds	r2, r2, r3
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	0019      	movs	r1, r3
 800738c:	0010      	movs	r0, r2
 800738e:	f7f8 fec5 	bl	800011c <__udivsi3>
 8007392:	0003      	movs	r3, r0
 8007394:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	2b0f      	cmp	r3, #15
 800739a:	d91c      	bls.n	80073d6 <UART_SetConfig+0x2e6>
 800739c:	693a      	ldr	r2, [r7, #16]
 800739e:	2380      	movs	r3, #128	@ 0x80
 80073a0:	025b      	lsls	r3, r3, #9
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d217      	bcs.n	80073d6 <UART_SetConfig+0x2e6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	200e      	movs	r0, #14
 80073ac:	183b      	adds	r3, r7, r0
 80073ae:	210f      	movs	r1, #15
 80073b0:	438a      	bics	r2, r1
 80073b2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	085b      	lsrs	r3, r3, #1
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	2207      	movs	r2, #7
 80073bc:	4013      	ands	r3, r2
 80073be:	b299      	uxth	r1, r3
 80073c0:	183b      	adds	r3, r7, r0
 80073c2:	183a      	adds	r2, r7, r0
 80073c4:	8812      	ldrh	r2, [r2, #0]
 80073c6:	430a      	orrs	r2, r1
 80073c8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	183a      	adds	r2, r7, r0
 80073d0:	8812      	ldrh	r2, [r2, #0]
 80073d2:	60da      	str	r2, [r3, #12]
 80073d4:	e067      	b.n	80074a6 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 80073d6:	231e      	movs	r3, #30
 80073d8:	18fb      	adds	r3, r7, r3
 80073da:	2201      	movs	r2, #1
 80073dc:	701a      	strb	r2, [r3, #0]
 80073de:	e062      	b.n	80074a6 <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80073e0:	231f      	movs	r3, #31
 80073e2:	18fb      	adds	r3, r7, r3
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	2b08      	cmp	r3, #8
 80073e8:	d030      	beq.n	800744c <UART_SetConfig+0x35c>
 80073ea:	dc33      	bgt.n	8007454 <UART_SetConfig+0x364>
 80073ec:	2b04      	cmp	r3, #4
 80073ee:	d00d      	beq.n	800740c <UART_SetConfig+0x31c>
 80073f0:	dc30      	bgt.n	8007454 <UART_SetConfig+0x364>
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d002      	beq.n	80073fc <UART_SetConfig+0x30c>
 80073f6:	2b02      	cmp	r3, #2
 80073f8:	d005      	beq.n	8007406 <UART_SetConfig+0x316>
 80073fa:	e02b      	b.n	8007454 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073fc:	f7fe fa90 	bl	8005920 <HAL_RCC_GetPCLK1Freq>
 8007400:	0003      	movs	r3, r0
 8007402:	61bb      	str	r3, [r7, #24]
        break;
 8007404:	e02d      	b.n	8007462 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007406:	4b10      	ldr	r3, [pc, #64]	@ (8007448 <UART_SetConfig+0x358>)
 8007408:	61bb      	str	r3, [r7, #24]
        break;
 800740a:	e02a      	b.n	8007462 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800740c:	f7fe fa0c 	bl	8005828 <HAL_RCC_GetSysClockFreq>
 8007410:	0003      	movs	r3, r0
 8007412:	61bb      	str	r3, [r7, #24]
        break;
 8007414:	e025      	b.n	8007462 <UART_SetConfig+0x372>
 8007416:	46c0      	nop			@ (mov r8, r8)
 8007418:	efff69f3 	.word	0xefff69f3
 800741c:	ffffcfff 	.word	0xffffcfff
 8007420:	fffff4ff 	.word	0xfffff4ff
 8007424:	40013800 	.word	0x40013800
 8007428:	40021000 	.word	0x40021000
 800742c:	40004400 	.word	0x40004400
 8007430:	40004800 	.word	0x40004800
 8007434:	40004c00 	.word	0x40004c00
 8007438:	40005000 	.word	0x40005000
 800743c:	40011400 	.word	0x40011400
 8007440:	40011800 	.word	0x40011800
 8007444:	40011c00 	.word	0x40011c00
 8007448:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800744c:	2380      	movs	r3, #128	@ 0x80
 800744e:	021b      	lsls	r3, r3, #8
 8007450:	61bb      	str	r3, [r7, #24]
        break;
 8007452:	e006      	b.n	8007462 <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 8007454:	2300      	movs	r3, #0
 8007456:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007458:	231e      	movs	r3, #30
 800745a:	18fb      	adds	r3, r7, r3
 800745c:	2201      	movs	r2, #1
 800745e:	701a      	strb	r2, [r3, #0]
        break;
 8007460:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d01e      	beq.n	80074a6 <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	085a      	lsrs	r2, r3, #1
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	18d2      	adds	r2, r2, r3
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	0019      	movs	r1, r3
 8007478:	0010      	movs	r0, r2
 800747a:	f7f8 fe4f 	bl	800011c <__udivsi3>
 800747e:	0003      	movs	r3, r0
 8007480:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	2b0f      	cmp	r3, #15
 8007486:	d90a      	bls.n	800749e <UART_SetConfig+0x3ae>
 8007488:	693a      	ldr	r2, [r7, #16]
 800748a:	2380      	movs	r3, #128	@ 0x80
 800748c:	025b      	lsls	r3, r3, #9
 800748e:	429a      	cmp	r2, r3
 8007490:	d205      	bcs.n	800749e <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	b29a      	uxth	r2, r3
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	60da      	str	r2, [r3, #12]
 800749c:	e003      	b.n	80074a6 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 800749e:	231e      	movs	r3, #30
 80074a0:	18fb      	adds	r3, r7, r3
 80074a2:	2201      	movs	r2, #1
 80074a4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80074b2:	231e      	movs	r3, #30
 80074b4:	18fb      	adds	r3, r7, r3
 80074b6:	781b      	ldrb	r3, [r3, #0]
}
 80074b8:	0018      	movs	r0, r3
 80074ba:	46bd      	mov	sp, r7
 80074bc:	b008      	add	sp, #32
 80074be:	bd80      	pop	{r7, pc}

080074c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b082      	sub	sp, #8
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074cc:	2208      	movs	r2, #8
 80074ce:	4013      	ands	r3, r2
 80074d0:	d00b      	beq.n	80074ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	4a4a      	ldr	r2, [pc, #296]	@ (8007604 <UART_AdvFeatureConfig+0x144>)
 80074da:	4013      	ands	r3, r2
 80074dc:	0019      	movs	r1, r3
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	430a      	orrs	r2, r1
 80074e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ee:	2201      	movs	r2, #1
 80074f0:	4013      	ands	r3, r2
 80074f2:	d00b      	beq.n	800750c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	4a43      	ldr	r2, [pc, #268]	@ (8007608 <UART_AdvFeatureConfig+0x148>)
 80074fc:	4013      	ands	r3, r2
 80074fe:	0019      	movs	r1, r3
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	430a      	orrs	r2, r1
 800750a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007510:	2202      	movs	r2, #2
 8007512:	4013      	ands	r3, r2
 8007514:	d00b      	beq.n	800752e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	4a3b      	ldr	r2, [pc, #236]	@ (800760c <UART_AdvFeatureConfig+0x14c>)
 800751e:	4013      	ands	r3, r2
 8007520:	0019      	movs	r1, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	430a      	orrs	r2, r1
 800752c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007532:	2204      	movs	r2, #4
 8007534:	4013      	ands	r3, r2
 8007536:	d00b      	beq.n	8007550 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	4a34      	ldr	r2, [pc, #208]	@ (8007610 <UART_AdvFeatureConfig+0x150>)
 8007540:	4013      	ands	r3, r2
 8007542:	0019      	movs	r1, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	430a      	orrs	r2, r1
 800754e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007554:	2210      	movs	r2, #16
 8007556:	4013      	ands	r3, r2
 8007558:	d00b      	beq.n	8007572 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	4a2c      	ldr	r2, [pc, #176]	@ (8007614 <UART_AdvFeatureConfig+0x154>)
 8007562:	4013      	ands	r3, r2
 8007564:	0019      	movs	r1, r3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	430a      	orrs	r2, r1
 8007570:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007576:	2220      	movs	r2, #32
 8007578:	4013      	ands	r3, r2
 800757a:	d00b      	beq.n	8007594 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	4a25      	ldr	r2, [pc, #148]	@ (8007618 <UART_AdvFeatureConfig+0x158>)
 8007584:	4013      	ands	r3, r2
 8007586:	0019      	movs	r1, r3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	430a      	orrs	r2, r1
 8007592:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007598:	2240      	movs	r2, #64	@ 0x40
 800759a:	4013      	ands	r3, r2
 800759c:	d01d      	beq.n	80075da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	4a1d      	ldr	r2, [pc, #116]	@ (800761c <UART_AdvFeatureConfig+0x15c>)
 80075a6:	4013      	ands	r3, r2
 80075a8:	0019      	movs	r1, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	430a      	orrs	r2, r1
 80075b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075ba:	2380      	movs	r3, #128	@ 0x80
 80075bc:	035b      	lsls	r3, r3, #13
 80075be:	429a      	cmp	r2, r3
 80075c0:	d10b      	bne.n	80075da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	4a15      	ldr	r2, [pc, #84]	@ (8007620 <UART_AdvFeatureConfig+0x160>)
 80075ca:	4013      	ands	r3, r2
 80075cc:	0019      	movs	r1, r3
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075de:	2280      	movs	r2, #128	@ 0x80
 80075e0:	4013      	ands	r3, r2
 80075e2:	d00b      	beq.n	80075fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	4a0e      	ldr	r2, [pc, #56]	@ (8007624 <UART_AdvFeatureConfig+0x164>)
 80075ec:	4013      	ands	r3, r2
 80075ee:	0019      	movs	r1, r3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	430a      	orrs	r2, r1
 80075fa:	605a      	str	r2, [r3, #4]
  }
}
 80075fc:	46c0      	nop			@ (mov r8, r8)
 80075fe:	46bd      	mov	sp, r7
 8007600:	b002      	add	sp, #8
 8007602:	bd80      	pop	{r7, pc}
 8007604:	ffff7fff 	.word	0xffff7fff
 8007608:	fffdffff 	.word	0xfffdffff
 800760c:	fffeffff 	.word	0xfffeffff
 8007610:	fffbffff 	.word	0xfffbffff
 8007614:	ffffefff 	.word	0xffffefff
 8007618:	ffffdfff 	.word	0xffffdfff
 800761c:	ffefffff 	.word	0xffefffff
 8007620:	ff9fffff 	.word	0xff9fffff
 8007624:	fff7ffff 	.word	0xfff7ffff

08007628 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b092      	sub	sp, #72	@ 0x48
 800762c:	af02      	add	r7, sp, #8
 800762e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2284      	movs	r2, #132	@ 0x84
 8007634:	2100      	movs	r1, #0
 8007636:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007638:	f7fc fc92 	bl	8003f60 <HAL_GetTick>
 800763c:	0003      	movs	r3, r0
 800763e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2208      	movs	r2, #8
 8007648:	4013      	ands	r3, r2
 800764a:	2b08      	cmp	r3, #8
 800764c:	d12c      	bne.n	80076a8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800764e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007650:	2280      	movs	r2, #128	@ 0x80
 8007652:	0391      	lsls	r1, r2, #14
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	4a46      	ldr	r2, [pc, #280]	@ (8007770 <UART_CheckIdleState+0x148>)
 8007658:	9200      	str	r2, [sp, #0]
 800765a:	2200      	movs	r2, #0
 800765c:	f000 f88c 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 8007660:	1e03      	subs	r3, r0, #0
 8007662:	d021      	beq.n	80076a8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007664:	f3ef 8310 	mrs	r3, PRIMASK
 8007668:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800766a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800766c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800766e:	2301      	movs	r3, #1
 8007670:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007674:	f383 8810 	msr	PRIMASK, r3
}
 8007678:	46c0      	nop			@ (mov r8, r8)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2180      	movs	r1, #128	@ 0x80
 8007686:	438a      	bics	r2, r1
 8007688:	601a      	str	r2, [r3, #0]
 800768a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800768c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800768e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007690:	f383 8810 	msr	PRIMASK, r3
}
 8007694:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2220      	movs	r2, #32
 800769a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2278      	movs	r2, #120	@ 0x78
 80076a0:	2100      	movs	r1, #0
 80076a2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076a4:	2303      	movs	r3, #3
 80076a6:	e05f      	b.n	8007768 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	2204      	movs	r2, #4
 80076b0:	4013      	ands	r3, r2
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	d146      	bne.n	8007744 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076b8:	2280      	movs	r2, #128	@ 0x80
 80076ba:	03d1      	lsls	r1, r2, #15
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	4a2c      	ldr	r2, [pc, #176]	@ (8007770 <UART_CheckIdleState+0x148>)
 80076c0:	9200      	str	r2, [sp, #0]
 80076c2:	2200      	movs	r2, #0
 80076c4:	f000 f858 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 80076c8:	1e03      	subs	r3, r0, #0
 80076ca:	d03b      	beq.n	8007744 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076cc:	f3ef 8310 	mrs	r3, PRIMASK
 80076d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80076d2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80076d6:	2301      	movs	r3, #1
 80076d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	f383 8810 	msr	PRIMASK, r3
}
 80076e0:	46c0      	nop			@ (mov r8, r8)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4921      	ldr	r1, [pc, #132]	@ (8007774 <UART_CheckIdleState+0x14c>)
 80076ee:	400a      	ands	r2, r1
 80076f0:	601a      	str	r2, [r3, #0]
 80076f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f383 8810 	msr	PRIMASK, r3
}
 80076fc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007702:	61bb      	str	r3, [r7, #24]
  return(result);
 8007704:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007706:	633b      	str	r3, [r7, #48]	@ 0x30
 8007708:	2301      	movs	r3, #1
 800770a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	f383 8810 	msr	PRIMASK, r3
}
 8007712:	46c0      	nop			@ (mov r8, r8)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	689a      	ldr	r2, [r3, #8]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2101      	movs	r1, #1
 8007720:	438a      	bics	r2, r1
 8007722:	609a      	str	r2, [r3, #8]
 8007724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007726:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007728:	6a3b      	ldr	r3, [r7, #32]
 800772a:	f383 8810 	msr	PRIMASK, r3
}
 800772e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2280      	movs	r2, #128	@ 0x80
 8007734:	2120      	movs	r1, #32
 8007736:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2278      	movs	r2, #120	@ 0x78
 800773c:	2100      	movs	r1, #0
 800773e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007740:	2303      	movs	r3, #3
 8007742:	e011      	b.n	8007768 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2220      	movs	r2, #32
 8007748:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2280      	movs	r2, #128	@ 0x80
 800774e:	2120      	movs	r1, #32
 8007750:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2278      	movs	r2, #120	@ 0x78
 8007762:	2100      	movs	r1, #0
 8007764:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	0018      	movs	r0, r3
 800776a:	46bd      	mov	sp, r7
 800776c:	b010      	add	sp, #64	@ 0x40
 800776e:	bd80      	pop	{r7, pc}
 8007770:	01ffffff 	.word	0x01ffffff
 8007774:	fffffedf 	.word	0xfffffedf

08007778 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	603b      	str	r3, [r7, #0]
 8007784:	1dfb      	adds	r3, r7, #7
 8007786:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007788:	e051      	b.n	800782e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	3301      	adds	r3, #1
 800778e:	d04e      	beq.n	800782e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007790:	f7fc fbe6 	bl	8003f60 <HAL_GetTick>
 8007794:	0002      	movs	r2, r0
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	69ba      	ldr	r2, [r7, #24]
 800779c:	429a      	cmp	r2, r3
 800779e:	d302      	bcc.n	80077a6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d101      	bne.n	80077aa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80077a6:	2303      	movs	r3, #3
 80077a8:	e051      	b.n	800784e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2204      	movs	r2, #4
 80077b2:	4013      	ands	r3, r2
 80077b4:	d03b      	beq.n	800782e <UART_WaitOnFlagUntilTimeout+0xb6>
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	2b80      	cmp	r3, #128	@ 0x80
 80077ba:	d038      	beq.n	800782e <UART_WaitOnFlagUntilTimeout+0xb6>
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	2b40      	cmp	r3, #64	@ 0x40
 80077c0:	d035      	beq.n	800782e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	69db      	ldr	r3, [r3, #28]
 80077c8:	2208      	movs	r2, #8
 80077ca:	4013      	ands	r3, r2
 80077cc:	2b08      	cmp	r3, #8
 80077ce:	d111      	bne.n	80077f4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2208      	movs	r2, #8
 80077d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	0018      	movs	r0, r3
 80077dc:	f000 f83c 	bl	8007858 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2284      	movs	r2, #132	@ 0x84
 80077e4:	2108      	movs	r1, #8
 80077e6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2278      	movs	r2, #120	@ 0x78
 80077ec:	2100      	movs	r1, #0
 80077ee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e02c      	b.n	800784e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	69da      	ldr	r2, [r3, #28]
 80077fa:	2380      	movs	r3, #128	@ 0x80
 80077fc:	011b      	lsls	r3, r3, #4
 80077fe:	401a      	ands	r2, r3
 8007800:	2380      	movs	r3, #128	@ 0x80
 8007802:	011b      	lsls	r3, r3, #4
 8007804:	429a      	cmp	r2, r3
 8007806:	d112      	bne.n	800782e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2280      	movs	r2, #128	@ 0x80
 800780e:	0112      	lsls	r2, r2, #4
 8007810:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	0018      	movs	r0, r3
 8007816:	f000 f81f 	bl	8007858 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2284      	movs	r2, #132	@ 0x84
 800781e:	2120      	movs	r1, #32
 8007820:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2278      	movs	r2, #120	@ 0x78
 8007826:	2100      	movs	r1, #0
 8007828:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e00f      	b.n	800784e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69db      	ldr	r3, [r3, #28]
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	4013      	ands	r3, r2
 8007838:	68ba      	ldr	r2, [r7, #8]
 800783a:	1ad3      	subs	r3, r2, r3
 800783c:	425a      	negs	r2, r3
 800783e:	4153      	adcs	r3, r2
 8007840:	b2db      	uxtb	r3, r3
 8007842:	001a      	movs	r2, r3
 8007844:	1dfb      	adds	r3, r7, #7
 8007846:	781b      	ldrb	r3, [r3, #0]
 8007848:	429a      	cmp	r2, r3
 800784a:	d09e      	beq.n	800778a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	0018      	movs	r0, r3
 8007850:	46bd      	mov	sp, r7
 8007852:	b004      	add	sp, #16
 8007854:	bd80      	pop	{r7, pc}
	...

08007858 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b08e      	sub	sp, #56	@ 0x38
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007860:	f3ef 8310 	mrs	r3, PRIMASK
 8007864:	617b      	str	r3, [r7, #20]
  return(result);
 8007866:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007868:	637b      	str	r3, [r7, #52]	@ 0x34
 800786a:	2301      	movs	r3, #1
 800786c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	f383 8810 	msr	PRIMASK, r3
}
 8007874:	46c0      	nop			@ (mov r8, r8)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4926      	ldr	r1, [pc, #152]	@ (800791c <UART_EndRxTransfer+0xc4>)
 8007882:	400a      	ands	r2, r1
 8007884:	601a      	str	r2, [r3, #0]
 8007886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007888:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	f383 8810 	msr	PRIMASK, r3
}
 8007890:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007892:	f3ef 8310 	mrs	r3, PRIMASK
 8007896:	623b      	str	r3, [r7, #32]
  return(result);
 8007898:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800789a:	633b      	str	r3, [r7, #48]	@ 0x30
 800789c:	2301      	movs	r3, #1
 800789e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a2:	f383 8810 	msr	PRIMASK, r3
}
 80078a6:	46c0      	nop			@ (mov r8, r8)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	689a      	ldr	r2, [r3, #8]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2101      	movs	r1, #1
 80078b4:	438a      	bics	r2, r1
 80078b6:	609a      	str	r2, [r3, #8]
 80078b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078be:	f383 8810 	msr	PRIMASK, r3
}
 80078c2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d118      	bne.n	80078fe <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078cc:	f3ef 8310 	mrs	r3, PRIMASK
 80078d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80078d2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078d6:	2301      	movs	r3, #1
 80078d8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f383 8810 	msr	PRIMASK, r3
}
 80078e0:	46c0      	nop			@ (mov r8, r8)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2110      	movs	r1, #16
 80078ee:	438a      	bics	r2, r1
 80078f0:	601a      	str	r2, [r3, #0]
 80078f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	f383 8810 	msr	PRIMASK, r3
}
 80078fc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2280      	movs	r2, #128	@ 0x80
 8007902:	2120      	movs	r1, #32
 8007904:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007912:	46c0      	nop			@ (mov r8, r8)
 8007914:	46bd      	mov	sp, r7
 8007916:	b00e      	add	sp, #56	@ 0x38
 8007918:	bd80      	pop	{r7, pc}
 800791a:	46c0      	nop			@ (mov r8, r8)
 800791c:	fffffedf 	.word	0xfffffedf

08007920 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007926:	f3ef 8305 	mrs	r3, IPSR
 800792a:	60bb      	str	r3, [r7, #8]
  return(result);
 800792c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800792e:	2b00      	cmp	r3, #0
 8007930:	d109      	bne.n	8007946 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007932:	f3ef 8310 	mrs	r3, PRIMASK
 8007936:	607b      	str	r3, [r7, #4]
  return(result);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d007      	beq.n	800794e <osKernelInitialize+0x2e>
 800793e:	4b0d      	ldr	r3, [pc, #52]	@ (8007974 <osKernelInitialize+0x54>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2b02      	cmp	r3, #2
 8007944:	d103      	bne.n	800794e <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8007946:	2306      	movs	r3, #6
 8007948:	425b      	negs	r3, r3
 800794a:	60fb      	str	r3, [r7, #12]
 800794c:	e00c      	b.n	8007968 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 800794e:	4b09      	ldr	r3, [pc, #36]	@ (8007974 <osKernelInitialize+0x54>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d105      	bne.n	8007962 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8007956:	4b07      	ldr	r3, [pc, #28]	@ (8007974 <osKernelInitialize+0x54>)
 8007958:	2201      	movs	r2, #1
 800795a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800795c:	2300      	movs	r3, #0
 800795e:	60fb      	str	r3, [r7, #12]
 8007960:	e002      	b.n	8007968 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8007962:	2301      	movs	r3, #1
 8007964:	425b      	negs	r3, r3
 8007966:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007968:	68fb      	ldr	r3, [r7, #12]
}
 800796a:	0018      	movs	r0, r3
 800796c:	46bd      	mov	sp, r7
 800796e:	b004      	add	sp, #16
 8007970:	bd80      	pop	{r7, pc}
 8007972:	46c0      	nop			@ (mov r8, r8)
 8007974:	200006b4 	.word	0x200006b4

08007978 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800797e:	f3ef 8305 	mrs	r3, IPSR
 8007982:	60bb      	str	r3, [r7, #8]
  return(result);
 8007984:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007986:	2b00      	cmp	r3, #0
 8007988:	d109      	bne.n	800799e <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800798a:	f3ef 8310 	mrs	r3, PRIMASK
 800798e:	607b      	str	r3, [r7, #4]
  return(result);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d007      	beq.n	80079a6 <osKernelStart+0x2e>
 8007996:	4b0e      	ldr	r3, [pc, #56]	@ (80079d0 <osKernelStart+0x58>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	2b02      	cmp	r3, #2
 800799c:	d103      	bne.n	80079a6 <osKernelStart+0x2e>
    stat = osErrorISR;
 800799e:	2306      	movs	r3, #6
 80079a0:	425b      	negs	r3, r3
 80079a2:	60fb      	str	r3, [r7, #12]
 80079a4:	e00e      	b.n	80079c4 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 80079a6:	4b0a      	ldr	r3, [pc, #40]	@ (80079d0 <osKernelStart+0x58>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d107      	bne.n	80079be <osKernelStart+0x46>
      KernelState = osKernelRunning;
 80079ae:	4b08      	ldr	r3, [pc, #32]	@ (80079d0 <osKernelStart+0x58>)
 80079b0:	2202      	movs	r2, #2
 80079b2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80079b4:	f000 ff92 	bl	80088dc <vTaskStartScheduler>
      stat = osOK;
 80079b8:	2300      	movs	r3, #0
 80079ba:	60fb      	str	r3, [r7, #12]
 80079bc:	e002      	b.n	80079c4 <osKernelStart+0x4c>
    } else {
      stat = osError;
 80079be:	2301      	movs	r3, #1
 80079c0:	425b      	negs	r3, r3
 80079c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80079c4:	68fb      	ldr	r3, [r7, #12]
}
 80079c6:	0018      	movs	r0, r3
 80079c8:	46bd      	mov	sp, r7
 80079ca:	b004      	add	sp, #16
 80079cc:	bd80      	pop	{r7, pc}
 80079ce:	46c0      	nop			@ (mov r8, r8)
 80079d0:	200006b4 	.word	0x200006b4

080079d4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80079d4:	b5b0      	push	{r4, r5, r7, lr}
 80079d6:	b090      	sub	sp, #64	@ 0x40
 80079d8:	af04      	add	r7, sp, #16
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80079e0:	2300      	movs	r3, #0
 80079e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80079e4:	f3ef 8305 	mrs	r3, IPSR
 80079e8:	61fb      	str	r3, [r7, #28]
  return(result);
 80079ea:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d000      	beq.n	80079f2 <osThreadNew+0x1e>
 80079f0:	e090      	b.n	8007b14 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079f2:	f3ef 8310 	mrs	r3, PRIMASK
 80079f6:	61bb      	str	r3, [r7, #24]
  return(result);
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d004      	beq.n	8007a08 <osThreadNew+0x34>
 80079fe:	4b48      	ldr	r3, [pc, #288]	@ (8007b20 <osThreadNew+0x14c>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	2b02      	cmp	r3, #2
 8007a04:	d100      	bne.n	8007a08 <osThreadNew+0x34>
 8007a06:	e085      	b.n	8007b14 <osThreadNew+0x140>
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d100      	bne.n	8007a10 <osThreadNew+0x3c>
 8007a0e:	e081      	b.n	8007b14 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 8007a10:	2380      	movs	r3, #128	@ 0x80
 8007a12:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007a14:	2318      	movs	r3, #24
 8007a16:	627b      	str	r3, [r7, #36]	@ 0x24

    empty = '\0';
 8007a18:	2117      	movs	r1, #23
 8007a1a:	187b      	adds	r3, r7, r1
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 8007a20:	187b      	adds	r3, r7, r1
 8007a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem   = -1;
 8007a24:	2301      	movs	r3, #1
 8007a26:	425b      	negs	r3, r3
 8007a28:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d044      	beq.n	8007aba <osThreadNew+0xe6>
      if (attr->name != NULL) {
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d002      	beq.n	8007a3e <osThreadNew+0x6a>
        name = attr->name;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d002      	beq.n	8007a4c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d007      	beq.n	8007a62 <osThreadNew+0x8e>
 8007a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a54:	2b38      	cmp	r3, #56	@ 0x38
 8007a56:	d804      	bhi.n	8007a62 <osThreadNew+0x8e>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	4013      	ands	r3, r2
 8007a60:	d001      	beq.n	8007a66 <osThreadNew+0x92>
        return (NULL);
 8007a62:	2300      	movs	r3, #0
 8007a64:	e057      	b.n	8007b16 <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	695b      	ldr	r3, [r3, #20]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d003      	beq.n	8007a76 <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	695b      	ldr	r3, [r3, #20]
 8007a72:	089b      	lsrs	r3, r3, #2
 8007a74:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d00e      	beq.n	8007a9c <osThreadNew+0xc8>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	2b5b      	cmp	r3, #91	@ 0x5b
 8007a84:	d90a      	bls.n	8007a9c <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d006      	beq.n	8007a9c <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	695b      	ldr	r3, [r3, #20]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d002      	beq.n	8007a9c <osThreadNew+0xc8>
        mem = 1;
 8007a96:	2301      	movs	r3, #1
 8007a98:	623b      	str	r3, [r7, #32]
 8007a9a:	e010      	b.n	8007abe <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d10c      	bne.n	8007abe <osThreadNew+0xea>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	68db      	ldr	r3, [r3, #12]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d108      	bne.n	8007abe <osThreadNew+0xea>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d104      	bne.n	8007abe <osThreadNew+0xea>
          mem = 0;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	623b      	str	r3, [r7, #32]
 8007ab8:	e001      	b.n	8007abe <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 8007aba:	2300      	movs	r3, #0
 8007abc:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d112      	bne.n	8007aea <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007acc:	68bd      	ldr	r5, [r7, #8]
 8007ace:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 8007ad0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	9302      	str	r3, [sp, #8]
 8007ad6:	9201      	str	r2, [sp, #4]
 8007ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	002b      	movs	r3, r5
 8007ade:	0022      	movs	r2, r4
 8007ae0:	f000 fd59 	bl	8008596 <xTaskCreateStatic>
 8007ae4:	0003      	movs	r3, r0
 8007ae6:	613b      	str	r3, [r7, #16]
 8007ae8:	e014      	b.n	8007b14 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 8007aea:	6a3b      	ldr	r3, [r7, #32]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d111      	bne.n	8007b14 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	68bc      	ldr	r4, [r7, #8]
 8007af6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007af8:	68f8      	ldr	r0, [r7, #12]
 8007afa:	2310      	movs	r3, #16
 8007afc:	18fb      	adds	r3, r7, r3
 8007afe:	9301      	str	r3, [sp, #4]
 8007b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b02:	9300      	str	r3, [sp, #0]
 8007b04:	0023      	movs	r3, r4
 8007b06:	f000 fd8c 	bl	8008622 <xTaskCreate>
 8007b0a:	0003      	movs	r3, r0
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d001      	beq.n	8007b14 <osThreadNew+0x140>
          hTask = NULL;
 8007b10:	2300      	movs	r3, #0
 8007b12:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007b14:	693b      	ldr	r3, [r7, #16]
}
 8007b16:	0018      	movs	r0, r3
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	b00c      	add	sp, #48	@ 0x30
 8007b1c:	bdb0      	pop	{r4, r5, r7, pc}
 8007b1e:	46c0      	nop			@ (mov r8, r8)
 8007b20:	200006b4 	.word	0x200006b4

08007b24 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b086      	sub	sp, #24
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b2c:	f3ef 8305 	mrs	r3, IPSR
 8007b30:	613b      	str	r3, [r7, #16]
  return(result);
 8007b32:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d109      	bne.n	8007b4c <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b38:	f3ef 8310 	mrs	r3, PRIMASK
 8007b3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d007      	beq.n	8007b54 <osDelay+0x30>
 8007b44:	4b0a      	ldr	r3, [pc, #40]	@ (8007b70 <osDelay+0x4c>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d103      	bne.n	8007b54 <osDelay+0x30>
    stat = osErrorISR;
 8007b4c:	2306      	movs	r3, #6
 8007b4e:	425b      	negs	r3, r3
 8007b50:	617b      	str	r3, [r7, #20]
 8007b52:	e008      	b.n	8007b66 <osDelay+0x42>
  }
  else {
    stat = osOK;
 8007b54:	2300      	movs	r3, #0
 8007b56:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d003      	beq.n	8007b66 <osDelay+0x42>
      vTaskDelay(ticks);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	0018      	movs	r0, r3
 8007b62:	f000 fe95 	bl	8008890 <vTaskDelay>
    }
  }

  return (stat);
 8007b66:	697b      	ldr	r3, [r7, #20]
}
 8007b68:	0018      	movs	r0, r3
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	b006      	add	sp, #24
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	200006b4 	.word	0x200006b4

08007b74 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	4a06      	ldr	r2, [pc, #24]	@ (8007b9c <vApplicationGetIdleTaskMemory+0x28>)
 8007b84:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	4a05      	ldr	r2, [pc, #20]	@ (8007ba0 <vApplicationGetIdleTaskMemory+0x2c>)
 8007b8a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2280      	movs	r2, #128	@ 0x80
 8007b90:	601a      	str	r2, [r3, #0]
}
 8007b92:	46c0      	nop			@ (mov r8, r8)
 8007b94:	46bd      	mov	sp, r7
 8007b96:	b004      	add	sp, #16
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	46c0      	nop			@ (mov r8, r8)
 8007b9c:	200006b8 	.word	0x200006b8
 8007ba0:	20000714 	.word	0x20000714

08007ba4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	4a06      	ldr	r2, [pc, #24]	@ (8007bcc <vApplicationGetTimerTaskMemory+0x28>)
 8007bb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	4a05      	ldr	r2, [pc, #20]	@ (8007bd0 <vApplicationGetTimerTaskMemory+0x2c>)
 8007bba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2280      	movs	r2, #128	@ 0x80
 8007bc0:	0052      	lsls	r2, r2, #1
 8007bc2:	601a      	str	r2, [r3, #0]
}
 8007bc4:	46c0      	nop			@ (mov r8, r8)
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	b004      	add	sp, #16
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	20000914 	.word	0x20000914
 8007bd0:	20000970 	.word	0x20000970

08007bd4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b082      	sub	sp, #8
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	3308      	adds	r3, #8
 8007be0:	001a      	movs	r2, r3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2201      	movs	r2, #1
 8007bea:	4252      	negs	r2, r2
 8007bec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	3308      	adds	r3, #8
 8007bf2:	001a      	movs	r2, r3
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	3308      	adds	r3, #8
 8007bfc:	001a      	movs	r2, r3
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007c08:	46c0      	nop			@ (mov r8, r8)
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	b002      	add	sp, #8
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b082      	sub	sp, #8
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c1e:	46c0      	nop			@ (mov r8, r8)
 8007c20:	46bd      	mov	sp, r7
 8007c22:	b002      	add	sp, #8
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b084      	sub	sp, #16
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
 8007c2e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	689a      	ldr	r2, [r3, #8]
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	683a      	ldr	r2, [r7, #0]
 8007c4a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	683a      	ldr	r2, [r7, #0]
 8007c50:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	1c5a      	adds	r2, r3, #1
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	601a      	str	r2, [r3, #0]
}
 8007c62:	46c0      	nop			@ (mov r8, r8)
 8007c64:	46bd      	mov	sp, r7
 8007c66:	b004      	add	sp, #16
 8007c68:	bd80      	pop	{r7, pc}

08007c6a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c6a:	b580      	push	{r7, lr}
 8007c6c:	b084      	sub	sp, #16
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
 8007c72:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	d103      	bne.n	8007c88 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	60fb      	str	r3, [r7, #12]
 8007c86:	e00c      	b.n	8007ca2 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	3308      	adds	r3, #8
 8007c8c:	60fb      	str	r3, [r7, #12]
 8007c8e:	e002      	b.n	8007c96 <vListInsert+0x2c>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	60fb      	str	r3, [r7, #12]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d2f6      	bcs.n	8007c90 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	685a      	ldr	r2, [r3, #4]
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	683a      	ldr	r2, [r7, #0]
 8007cb0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	683a      	ldr	r2, [r7, #0]
 8007cbc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	1c5a      	adds	r2, r3, #1
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	601a      	str	r2, [r3, #0]
}
 8007cce:	46c0      	nop			@ (mov r8, r8)
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	b004      	add	sp, #16
 8007cd4:	bd80      	pop	{r7, pc}

08007cd6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007cd6:	b580      	push	{r7, lr}
 8007cd8:	b084      	sub	sp, #16
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	691b      	ldr	r3, [r3, #16]
 8007ce2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	687a      	ldr	r2, [r7, #4]
 8007cea:	6892      	ldr	r2, [r2, #8]
 8007cec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	6852      	ldr	r2, [r2, #4]
 8007cf6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	d103      	bne.n	8007d0a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	689a      	ldr	r2, [r3, #8]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	1e5a      	subs	r2, r3, #1
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
}
 8007d1e:	0018      	movs	r0, r3
 8007d20:	46bd      	mov	sp, r7
 8007d22:	b004      	add	sp, #16
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b084      	sub	sp, #16
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
 8007d2e:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d102      	bne.n	8007d40 <xQueueGenericReset+0x1a>
 8007d3a:	b672      	cpsid	i
 8007d3c:	46c0      	nop			@ (mov r8, r8)
 8007d3e:	e7fd      	b.n	8007d3c <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8007d40:	f001 fe06 	bl	8009950 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d50:	434b      	muls	r3, r1
 8007d52:	18d2      	adds	r2, r2, r3
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d6e:	1e59      	subs	r1, r3, #1
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d74:	434b      	muls	r3, r1
 8007d76:	18d2      	adds	r2, r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2244      	movs	r2, #68	@ 0x44
 8007d80:	21ff      	movs	r1, #255	@ 0xff
 8007d82:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2245      	movs	r2, #69	@ 0x45
 8007d88:	21ff      	movs	r1, #255	@ 0xff
 8007d8a:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d10d      	bne.n	8007dae <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	691b      	ldr	r3, [r3, #16]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d013      	beq.n	8007dc2 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	3310      	adds	r3, #16
 8007d9e:	0018      	movs	r0, r3
 8007da0:	f000 ffe8 	bl	8008d74 <xTaskRemoveFromEventList>
 8007da4:	1e03      	subs	r3, r0, #0
 8007da6:	d00c      	beq.n	8007dc2 <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007da8:	f001 fdc2 	bl	8009930 <vPortYield>
 8007dac:	e009      	b.n	8007dc2 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	3310      	adds	r3, #16
 8007db2:	0018      	movs	r0, r3
 8007db4:	f7ff ff0e 	bl	8007bd4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	3324      	adds	r3, #36	@ 0x24
 8007dbc:	0018      	movs	r0, r3
 8007dbe:	f7ff ff09 	bl	8007bd4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007dc2:	f001 fdd7 	bl	8009974 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007dc6:	2301      	movs	r3, #1
}
 8007dc8:	0018      	movs	r0, r3
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	b004      	add	sp, #16
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007dd0:	b590      	push	{r4, r7, lr}
 8007dd2:	b089      	sub	sp, #36	@ 0x24
 8007dd4:	af02      	add	r7, sp, #8
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
 8007ddc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d102      	bne.n	8007dea <xQueueGenericCreateStatic+0x1a>
 8007de4:	b672      	cpsid	i
 8007de6:	46c0      	nop			@ (mov r8, r8)
 8007de8:	e7fd      	b.n	8007de6 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d102      	bne.n	8007df6 <xQueueGenericCreateStatic+0x26>
 8007df0:	b672      	cpsid	i
 8007df2:	46c0      	nop			@ (mov r8, r8)
 8007df4:	e7fd      	b.n	8007df2 <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d002      	beq.n	8007e02 <xQueueGenericCreateStatic+0x32>
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d001      	beq.n	8007e06 <xQueueGenericCreateStatic+0x36>
 8007e02:	2301      	movs	r3, #1
 8007e04:	e000      	b.n	8007e08 <xQueueGenericCreateStatic+0x38>
 8007e06:	2300      	movs	r3, #0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d102      	bne.n	8007e12 <xQueueGenericCreateStatic+0x42>
 8007e0c:	b672      	cpsid	i
 8007e0e:	46c0      	nop			@ (mov r8, r8)
 8007e10:	e7fd      	b.n	8007e0e <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d102      	bne.n	8007e1e <xQueueGenericCreateStatic+0x4e>
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d101      	bne.n	8007e22 <xQueueGenericCreateStatic+0x52>
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e000      	b.n	8007e24 <xQueueGenericCreateStatic+0x54>
 8007e22:	2300      	movs	r3, #0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d102      	bne.n	8007e2e <xQueueGenericCreateStatic+0x5e>
 8007e28:	b672      	cpsid	i
 8007e2a:	46c0      	nop			@ (mov r8, r8)
 8007e2c:	e7fd      	b.n	8007e2a <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007e2e:	2350      	movs	r3, #80	@ 0x50
 8007e30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	2b50      	cmp	r3, #80	@ 0x50
 8007e36:	d002      	beq.n	8007e3e <xQueueGenericCreateStatic+0x6e>
 8007e38:	b672      	cpsid	i
 8007e3a:	46c0      	nop			@ (mov r8, r8)
 8007e3c:	e7fd      	b.n	8007e3a <xQueueGenericCreateStatic+0x6a>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d00e      	beq.n	8007e66 <xQueueGenericCreateStatic+0x96>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	2246      	movs	r2, #70	@ 0x46
 8007e4c:	2101      	movs	r1, #1
 8007e4e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007e50:	2328      	movs	r3, #40	@ 0x28
 8007e52:	18fb      	adds	r3, r7, r3
 8007e54:	781c      	ldrb	r4, [r3, #0]
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	68b9      	ldr	r1, [r7, #8]
 8007e5a:	68f8      	ldr	r0, [r7, #12]
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	9300      	str	r3, [sp, #0]
 8007e60:	0023      	movs	r3, r4
 8007e62:	f000 f805 	bl	8007e70 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007e66:	697b      	ldr	r3, [r7, #20]
	}
 8007e68:	0018      	movs	r0, r3
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	b007      	add	sp, #28
 8007e6e:	bd90      	pop	{r4, r7, pc}

08007e70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	001a      	movs	r2, r3
 8007e7e:	1cfb      	adds	r3, r7, #3
 8007e80:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d103      	bne.n	8007e90 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007e88:	69bb      	ldr	r3, [r7, #24]
 8007e8a:	69ba      	ldr	r2, [r7, #24]
 8007e8c:	601a      	str	r2, [r3, #0]
 8007e8e:	e002      	b.n	8007e96 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007e90:	69bb      	ldr	r3, [r7, #24]
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007e9c:	69bb      	ldr	r3, [r7, #24]
 8007e9e:	68ba      	ldr	r2, [r7, #8]
 8007ea0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007ea2:	69bb      	ldr	r3, [r7, #24]
 8007ea4:	2101      	movs	r1, #1
 8007ea6:	0018      	movs	r0, r3
 8007ea8:	f7ff ff3d 	bl	8007d26 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007eac:	69bb      	ldr	r3, [r7, #24]
 8007eae:	1cfa      	adds	r2, r7, #3
 8007eb0:	214c      	movs	r1, #76	@ 0x4c
 8007eb2:	7812      	ldrb	r2, [r2, #0]
 8007eb4:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007eb6:	46c0      	nop			@ (mov r8, r8)
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	b004      	add	sp, #16
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b08a      	sub	sp, #40	@ 0x28
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	60f8      	str	r0, [r7, #12]
 8007ec6:	60b9      	str	r1, [r7, #8]
 8007ec8:	607a      	str	r2, [r7, #4]
 8007eca:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8007ed4:	6a3b      	ldr	r3, [r7, #32]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d102      	bne.n	8007ee0 <xQueueGenericSend+0x22>
 8007eda:	b672      	cpsid	i
 8007edc:	46c0      	nop			@ (mov r8, r8)
 8007ede:	e7fd      	b.n	8007edc <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d103      	bne.n	8007eee <xQueueGenericSend+0x30>
 8007ee6:	6a3b      	ldr	r3, [r7, #32]
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d101      	bne.n	8007ef2 <xQueueGenericSend+0x34>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e000      	b.n	8007ef4 <xQueueGenericSend+0x36>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d102      	bne.n	8007efe <xQueueGenericSend+0x40>
 8007ef8:	b672      	cpsid	i
 8007efa:	46c0      	nop			@ (mov r8, r8)
 8007efc:	e7fd      	b.n	8007efa <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	2b02      	cmp	r3, #2
 8007f02:	d103      	bne.n	8007f0c <xQueueGenericSend+0x4e>
 8007f04:	6a3b      	ldr	r3, [r7, #32]
 8007f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d101      	bne.n	8007f10 <xQueueGenericSend+0x52>
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e000      	b.n	8007f12 <xQueueGenericSend+0x54>
 8007f10:	2300      	movs	r3, #0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d102      	bne.n	8007f1c <xQueueGenericSend+0x5e>
 8007f16:	b672      	cpsid	i
 8007f18:	46c0      	nop			@ (mov r8, r8)
 8007f1a:	e7fd      	b.n	8007f18 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f1c:	f001 f8c8 	bl	80090b0 <xTaskGetSchedulerState>
 8007f20:	1e03      	subs	r3, r0, #0
 8007f22:	d102      	bne.n	8007f2a <xQueueGenericSend+0x6c>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d101      	bne.n	8007f2e <xQueueGenericSend+0x70>
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e000      	b.n	8007f30 <xQueueGenericSend+0x72>
 8007f2e:	2300      	movs	r3, #0
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d102      	bne.n	8007f3a <xQueueGenericSend+0x7c>
 8007f34:	b672      	cpsid	i
 8007f36:	46c0      	nop			@ (mov r8, r8)
 8007f38:	e7fd      	b.n	8007f36 <xQueueGenericSend+0x78>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f3a:	f001 fd09 	bl	8009950 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f3e:	6a3b      	ldr	r3, [r7, #32]
 8007f40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f42:	6a3b      	ldr	r3, [r7, #32]
 8007f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d302      	bcc.n	8007f50 <xQueueGenericSend+0x92>
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d11e      	bne.n	8007f8e <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f50:	683a      	ldr	r2, [r7, #0]
 8007f52:	68b9      	ldr	r1, [r7, #8]
 8007f54:	6a3b      	ldr	r3, [r7, #32]
 8007f56:	0018      	movs	r0, r3
 8007f58:	f000 f9a5 	bl	80082a6 <prvCopyDataToQueue>
 8007f5c:	0003      	movs	r3, r0
 8007f5e:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f60:	6a3b      	ldr	r3, [r7, #32]
 8007f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d009      	beq.n	8007f7c <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f68:	6a3b      	ldr	r3, [r7, #32]
 8007f6a:	3324      	adds	r3, #36	@ 0x24
 8007f6c:	0018      	movs	r0, r3
 8007f6e:	f000 ff01 	bl	8008d74 <xTaskRemoveFromEventList>
 8007f72:	1e03      	subs	r3, r0, #0
 8007f74:	d007      	beq.n	8007f86 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007f76:	f001 fcdb 	bl	8009930 <vPortYield>
 8007f7a:	e004      	b.n	8007f86 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d001      	beq.n	8007f86 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007f82:	f001 fcd5 	bl	8009930 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007f86:	f001 fcf5 	bl	8009974 <vPortExitCritical>
				return pdPASS;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	e05b      	b.n	8008046 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d103      	bne.n	8007f9c <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007f94:	f001 fcee 	bl	8009974 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	e054      	b.n	8008046 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d106      	bne.n	8007fb0 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007fa2:	2314      	movs	r3, #20
 8007fa4:	18fb      	adds	r3, r7, r3
 8007fa6:	0018      	movs	r0, r3
 8007fa8:	f000 ff42 	bl	8008e30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007fac:	2301      	movs	r3, #1
 8007fae:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007fb0:	f001 fce0 	bl	8009974 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007fb4:	f000 fce8 	bl	8008988 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007fb8:	f001 fcca 	bl	8009950 <vPortEnterCritical>
 8007fbc:	6a3b      	ldr	r3, [r7, #32]
 8007fbe:	2244      	movs	r2, #68	@ 0x44
 8007fc0:	5c9b      	ldrb	r3, [r3, r2]
 8007fc2:	b25b      	sxtb	r3, r3
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	d103      	bne.n	8007fd0 <xQueueGenericSend+0x112>
 8007fc8:	6a3b      	ldr	r3, [r7, #32]
 8007fca:	2244      	movs	r2, #68	@ 0x44
 8007fcc:	2100      	movs	r1, #0
 8007fce:	5499      	strb	r1, [r3, r2]
 8007fd0:	6a3b      	ldr	r3, [r7, #32]
 8007fd2:	2245      	movs	r2, #69	@ 0x45
 8007fd4:	5c9b      	ldrb	r3, [r3, r2]
 8007fd6:	b25b      	sxtb	r3, r3
 8007fd8:	3301      	adds	r3, #1
 8007fda:	d103      	bne.n	8007fe4 <xQueueGenericSend+0x126>
 8007fdc:	6a3b      	ldr	r3, [r7, #32]
 8007fde:	2245      	movs	r2, #69	@ 0x45
 8007fe0:	2100      	movs	r1, #0
 8007fe2:	5499      	strb	r1, [r3, r2]
 8007fe4:	f001 fcc6 	bl	8009974 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007fe8:	1d3a      	adds	r2, r7, #4
 8007fea:	2314      	movs	r3, #20
 8007fec:	18fb      	adds	r3, r7, r3
 8007fee:	0011      	movs	r1, r2
 8007ff0:	0018      	movs	r0, r3
 8007ff2:	f000 ff31 	bl	8008e58 <xTaskCheckForTimeOut>
 8007ff6:	1e03      	subs	r3, r0, #0
 8007ff8:	d11e      	bne.n	8008038 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007ffa:	6a3b      	ldr	r3, [r7, #32]
 8007ffc:	0018      	movs	r0, r3
 8007ffe:	f000 fa57 	bl	80084b0 <prvIsQueueFull>
 8008002:	1e03      	subs	r3, r0, #0
 8008004:	d011      	beq.n	800802a <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008006:	6a3b      	ldr	r3, [r7, #32]
 8008008:	3310      	adds	r3, #16
 800800a:	687a      	ldr	r2, [r7, #4]
 800800c:	0011      	movs	r1, r2
 800800e:	0018      	movs	r0, r3
 8008010:	f000 fe68 	bl	8008ce4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008014:	6a3b      	ldr	r3, [r7, #32]
 8008016:	0018      	movs	r0, r3
 8008018:	f000 f9d6 	bl	80083c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800801c:	f000 fcc0 	bl	80089a0 <xTaskResumeAll>
 8008020:	1e03      	subs	r3, r0, #0
 8008022:	d18a      	bne.n	8007f3a <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 8008024:	f001 fc84 	bl	8009930 <vPortYield>
 8008028:	e787      	b.n	8007f3a <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800802a:	6a3b      	ldr	r3, [r7, #32]
 800802c:	0018      	movs	r0, r3
 800802e:	f000 f9cb 	bl	80083c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008032:	f000 fcb5 	bl	80089a0 <xTaskResumeAll>
 8008036:	e780      	b.n	8007f3a <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008038:	6a3b      	ldr	r3, [r7, #32]
 800803a:	0018      	movs	r0, r3
 800803c:	f000 f9c4 	bl	80083c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008040:	f000 fcae 	bl	80089a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008044:	2300      	movs	r3, #0
		}
	}
}
 8008046:	0018      	movs	r0, r3
 8008048:	46bd      	mov	sp, r7
 800804a:	b00a      	add	sp, #40	@ 0x28
 800804c:	bd80      	pop	{r7, pc}

0800804e <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800804e:	b590      	push	{r4, r7, lr}
 8008050:	b089      	sub	sp, #36	@ 0x24
 8008052:	af00      	add	r7, sp, #0
 8008054:	60f8      	str	r0, [r7, #12]
 8008056:	60b9      	str	r1, [r7, #8]
 8008058:	607a      	str	r2, [r7, #4]
 800805a:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d102      	bne.n	800806c <xQueueGenericSendFromISR+0x1e>
 8008066:	b672      	cpsid	i
 8008068:	46c0      	nop			@ (mov r8, r8)
 800806a:	e7fd      	b.n	8008068 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d103      	bne.n	800807a <xQueueGenericSendFromISR+0x2c>
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008076:	2b00      	cmp	r3, #0
 8008078:	d101      	bne.n	800807e <xQueueGenericSendFromISR+0x30>
 800807a:	2301      	movs	r3, #1
 800807c:	e000      	b.n	8008080 <xQueueGenericSendFromISR+0x32>
 800807e:	2300      	movs	r3, #0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d102      	bne.n	800808a <xQueueGenericSendFromISR+0x3c>
 8008084:	b672      	cpsid	i
 8008086:	46c0      	nop			@ (mov r8, r8)
 8008088:	e7fd      	b.n	8008086 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2b02      	cmp	r3, #2
 800808e:	d103      	bne.n	8008098 <xQueueGenericSendFromISR+0x4a>
 8008090:	69bb      	ldr	r3, [r7, #24]
 8008092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008094:	2b01      	cmp	r3, #1
 8008096:	d101      	bne.n	800809c <xQueueGenericSendFromISR+0x4e>
 8008098:	2301      	movs	r3, #1
 800809a:	e000      	b.n	800809e <xQueueGenericSendFromISR+0x50>
 800809c:	2300      	movs	r3, #0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d102      	bne.n	80080a8 <xQueueGenericSendFromISR+0x5a>
 80080a2:	b672      	cpsid	i
 80080a4:	46c0      	nop			@ (mov r8, r8)
 80080a6:	e7fd      	b.n	80080a4 <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80080a8:	f001 fc7c 	bl	80099a4 <ulSetInterruptMaskFromISR>
 80080ac:	0003      	movs	r3, r0
 80080ae:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80080b0:	69bb      	ldr	r3, [r7, #24]
 80080b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d302      	bcc.n	80080c2 <xQueueGenericSendFromISR+0x74>
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	2b02      	cmp	r3, #2
 80080c0:	d12e      	bne.n	8008120 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80080c2:	2413      	movs	r4, #19
 80080c4:	193b      	adds	r3, r7, r4
 80080c6:	69ba      	ldr	r2, [r7, #24]
 80080c8:	2145      	movs	r1, #69	@ 0x45
 80080ca:	5c52      	ldrb	r2, [r2, r1]
 80080cc:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80080ce:	683a      	ldr	r2, [r7, #0]
 80080d0:	68b9      	ldr	r1, [r7, #8]
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	0018      	movs	r0, r3
 80080d6:	f000 f8e6 	bl	80082a6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80080da:	193b      	adds	r3, r7, r4
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	b25b      	sxtb	r3, r3
 80080e0:	3301      	adds	r3, #1
 80080e2:	d111      	bne.n	8008108 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d016      	beq.n	800811a <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	3324      	adds	r3, #36	@ 0x24
 80080f0:	0018      	movs	r0, r3
 80080f2:	f000 fe3f 	bl	8008d74 <xTaskRemoveFromEventList>
 80080f6:	1e03      	subs	r3, r0, #0
 80080f8:	d00f      	beq.n	800811a <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00c      	beq.n	800811a <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	601a      	str	r2, [r3, #0]
 8008106:	e008      	b.n	800811a <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008108:	2313      	movs	r3, #19
 800810a:	18fb      	adds	r3, r7, r3
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	3301      	adds	r3, #1
 8008110:	b2db      	uxtb	r3, r3
 8008112:	b259      	sxtb	r1, r3
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	2245      	movs	r2, #69	@ 0x45
 8008118:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800811a:	2301      	movs	r3, #1
 800811c:	61fb      	str	r3, [r7, #28]
		{
 800811e:	e001      	b.n	8008124 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008120:	2300      	movs	r3, #0
 8008122:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	0018      	movs	r0, r3
 8008128:	f001 fc42 	bl	80099b0 <vClearInterruptMaskFromISR>

	return xReturn;
 800812c:	69fb      	ldr	r3, [r7, #28]
}
 800812e:	0018      	movs	r0, r3
 8008130:	46bd      	mov	sp, r7
 8008132:	b009      	add	sp, #36	@ 0x24
 8008134:	bd90      	pop	{r4, r7, pc}

08008136 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b08a      	sub	sp, #40	@ 0x28
 800813a:	af00      	add	r7, sp, #0
 800813c:	60f8      	str	r0, [r7, #12]
 800813e:	60b9      	str	r1, [r7, #8]
 8008140:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008142:	2300      	movs	r3, #0
 8008144:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800814a:	6a3b      	ldr	r3, [r7, #32]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d102      	bne.n	8008156 <xQueueReceive+0x20>
 8008150:	b672      	cpsid	i
 8008152:	46c0      	nop			@ (mov r8, r8)
 8008154:	e7fd      	b.n	8008152 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d103      	bne.n	8008164 <xQueueReceive+0x2e>
 800815c:	6a3b      	ldr	r3, [r7, #32]
 800815e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008160:	2b00      	cmp	r3, #0
 8008162:	d101      	bne.n	8008168 <xQueueReceive+0x32>
 8008164:	2301      	movs	r3, #1
 8008166:	e000      	b.n	800816a <xQueueReceive+0x34>
 8008168:	2300      	movs	r3, #0
 800816a:	2b00      	cmp	r3, #0
 800816c:	d102      	bne.n	8008174 <xQueueReceive+0x3e>
 800816e:	b672      	cpsid	i
 8008170:	46c0      	nop			@ (mov r8, r8)
 8008172:	e7fd      	b.n	8008170 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008174:	f000 ff9c 	bl	80090b0 <xTaskGetSchedulerState>
 8008178:	1e03      	subs	r3, r0, #0
 800817a:	d102      	bne.n	8008182 <xQueueReceive+0x4c>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d101      	bne.n	8008186 <xQueueReceive+0x50>
 8008182:	2301      	movs	r3, #1
 8008184:	e000      	b.n	8008188 <xQueueReceive+0x52>
 8008186:	2300      	movs	r3, #0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d102      	bne.n	8008192 <xQueueReceive+0x5c>
 800818c:	b672      	cpsid	i
 800818e:	46c0      	nop			@ (mov r8, r8)
 8008190:	e7fd      	b.n	800818e <xQueueReceive+0x58>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8008192:	f001 fbdd 	bl	8009950 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008196:	6a3b      	ldr	r3, [r7, #32]
 8008198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800819a:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800819c:	69fb      	ldr	r3, [r7, #28]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d01a      	beq.n	80081d8 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	6a3b      	ldr	r3, [r7, #32]
 80081a6:	0011      	movs	r1, r2
 80081a8:	0018      	movs	r0, r3
 80081aa:	f000 f8e7 	bl	800837c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	1e5a      	subs	r2, r3, #1
 80081b2:	6a3b      	ldr	r3, [r7, #32]
 80081b4:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081b6:	6a3b      	ldr	r3, [r7, #32]
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d008      	beq.n	80081d0 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081be:	6a3b      	ldr	r3, [r7, #32]
 80081c0:	3310      	adds	r3, #16
 80081c2:	0018      	movs	r0, r3
 80081c4:	f000 fdd6 	bl	8008d74 <xTaskRemoveFromEventList>
 80081c8:	1e03      	subs	r3, r0, #0
 80081ca:	d001      	beq.n	80081d0 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80081cc:	f001 fbb0 	bl	8009930 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80081d0:	f001 fbd0 	bl	8009974 <vPortExitCritical>
				return pdPASS;
 80081d4:	2301      	movs	r3, #1
 80081d6:	e062      	b.n	800829e <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d103      	bne.n	80081e6 <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081de:	f001 fbc9 	bl	8009974 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80081e2:	2300      	movs	r3, #0
 80081e4:	e05b      	b.n	800829e <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d106      	bne.n	80081fa <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081ec:	2314      	movs	r3, #20
 80081ee:	18fb      	adds	r3, r7, r3
 80081f0:	0018      	movs	r0, r3
 80081f2:	f000 fe1d 	bl	8008e30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081f6:	2301      	movs	r3, #1
 80081f8:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081fa:	f001 fbbb 	bl	8009974 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081fe:	f000 fbc3 	bl	8008988 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008202:	f001 fba5 	bl	8009950 <vPortEnterCritical>
 8008206:	6a3b      	ldr	r3, [r7, #32]
 8008208:	2244      	movs	r2, #68	@ 0x44
 800820a:	5c9b      	ldrb	r3, [r3, r2]
 800820c:	b25b      	sxtb	r3, r3
 800820e:	3301      	adds	r3, #1
 8008210:	d103      	bne.n	800821a <xQueueReceive+0xe4>
 8008212:	6a3b      	ldr	r3, [r7, #32]
 8008214:	2244      	movs	r2, #68	@ 0x44
 8008216:	2100      	movs	r1, #0
 8008218:	5499      	strb	r1, [r3, r2]
 800821a:	6a3b      	ldr	r3, [r7, #32]
 800821c:	2245      	movs	r2, #69	@ 0x45
 800821e:	5c9b      	ldrb	r3, [r3, r2]
 8008220:	b25b      	sxtb	r3, r3
 8008222:	3301      	adds	r3, #1
 8008224:	d103      	bne.n	800822e <xQueueReceive+0xf8>
 8008226:	6a3b      	ldr	r3, [r7, #32]
 8008228:	2245      	movs	r2, #69	@ 0x45
 800822a:	2100      	movs	r1, #0
 800822c:	5499      	strb	r1, [r3, r2]
 800822e:	f001 fba1 	bl	8009974 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008232:	1d3a      	adds	r2, r7, #4
 8008234:	2314      	movs	r3, #20
 8008236:	18fb      	adds	r3, r7, r3
 8008238:	0011      	movs	r1, r2
 800823a:	0018      	movs	r0, r3
 800823c:	f000 fe0c 	bl	8008e58 <xTaskCheckForTimeOut>
 8008240:	1e03      	subs	r3, r0, #0
 8008242:	d11e      	bne.n	8008282 <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008244:	6a3b      	ldr	r3, [r7, #32]
 8008246:	0018      	movs	r0, r3
 8008248:	f000 f91c 	bl	8008484 <prvIsQueueEmpty>
 800824c:	1e03      	subs	r3, r0, #0
 800824e:	d011      	beq.n	8008274 <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008250:	6a3b      	ldr	r3, [r7, #32]
 8008252:	3324      	adds	r3, #36	@ 0x24
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	0011      	movs	r1, r2
 8008258:	0018      	movs	r0, r3
 800825a:	f000 fd43 	bl	8008ce4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800825e:	6a3b      	ldr	r3, [r7, #32]
 8008260:	0018      	movs	r0, r3
 8008262:	f000 f8b1 	bl	80083c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008266:	f000 fb9b 	bl	80089a0 <xTaskResumeAll>
 800826a:	1e03      	subs	r3, r0, #0
 800826c:	d191      	bne.n	8008192 <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 800826e:	f001 fb5f 	bl	8009930 <vPortYield>
 8008272:	e78e      	b.n	8008192 <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008274:	6a3b      	ldr	r3, [r7, #32]
 8008276:	0018      	movs	r0, r3
 8008278:	f000 f8a6 	bl	80083c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800827c:	f000 fb90 	bl	80089a0 <xTaskResumeAll>
 8008280:	e787      	b.n	8008192 <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008282:	6a3b      	ldr	r3, [r7, #32]
 8008284:	0018      	movs	r0, r3
 8008286:	f000 f89f 	bl	80083c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800828a:	f000 fb89 	bl	80089a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800828e:	6a3b      	ldr	r3, [r7, #32]
 8008290:	0018      	movs	r0, r3
 8008292:	f000 f8f7 	bl	8008484 <prvIsQueueEmpty>
 8008296:	1e03      	subs	r3, r0, #0
 8008298:	d100      	bne.n	800829c <xQueueReceive+0x166>
 800829a:	e77a      	b.n	8008192 <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800829c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800829e:	0018      	movs	r0, r3
 80082a0:	46bd      	mov	sp, r7
 80082a2:	b00a      	add	sp, #40	@ 0x28
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b086      	sub	sp, #24
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	60f8      	str	r0, [r7, #12]
 80082ae:	60b9      	str	r1, [r7, #8]
 80082b0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80082b2:	2300      	movs	r3, #0
 80082b4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ba:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d10e      	bne.n	80082e2 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d14e      	bne.n	800836a <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	0018      	movs	r0, r3
 80082d2:	f000 ff09 	bl	80090e8 <xTaskPriorityDisinherit>
 80082d6:	0003      	movs	r3, r0
 80082d8:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	605a      	str	r2, [r3, #4]
 80082e0:	e043      	b.n	800836a <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d119      	bne.n	800831c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6898      	ldr	r0, [r3, #8]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	0019      	movs	r1, r3
 80082f4:	f001 fdd8 	bl	8009ea8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	689a      	ldr	r2, [r3, #8]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008300:	18d2      	adds	r2, r2, r3
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	689a      	ldr	r2, [r3, #8]
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	429a      	cmp	r2, r3
 8008310:	d32b      	bcc.n	800836a <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	609a      	str	r2, [r3, #8]
 800831a:	e026      	b.n	800836a <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	68d8      	ldr	r0, [r3, #12]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	0019      	movs	r1, r3
 8008328:	f001 fdbe 	bl	8009ea8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	68da      	ldr	r2, [r3, #12]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008334:	425b      	negs	r3, r3
 8008336:	18d2      	adds	r2, r2, r3
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	68da      	ldr	r2, [r3, #12]
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	429a      	cmp	r2, r3
 8008346:	d207      	bcs.n	8008358 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	685a      	ldr	r2, [r3, #4]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008350:	425b      	negs	r3, r3
 8008352:	18d2      	adds	r2, r2, r3
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2b02      	cmp	r3, #2
 800835c:	d105      	bne.n	800836a <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d002      	beq.n	800836a <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	3b01      	subs	r3, #1
 8008368:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	1c5a      	adds	r2, r3, #1
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008372:	697b      	ldr	r3, [r7, #20]
}
 8008374:	0018      	movs	r0, r3
 8008376:	46bd      	mov	sp, r7
 8008378:	b006      	add	sp, #24
 800837a:	bd80      	pop	{r7, pc}

0800837c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800838a:	2b00      	cmp	r3, #0
 800838c:	d018      	beq.n	80083c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	68da      	ldr	r2, [r3, #12]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008396:	18d2      	adds	r2, r2, r3
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	68da      	ldr	r2, [r3, #12]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d303      	bcc.n	80083b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681a      	ldr	r2, [r3, #0]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	68d9      	ldr	r1, [r3, #12]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	0018      	movs	r0, r3
 80083bc:	f001 fd74 	bl	8009ea8 <memcpy>
	}
}
 80083c0:	46c0      	nop			@ (mov r8, r8)
 80083c2:	46bd      	mov	sp, r7
 80083c4:	b002      	add	sp, #8
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80083d0:	f001 fabe 	bl	8009950 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80083d4:	230f      	movs	r3, #15
 80083d6:	18fb      	adds	r3, r7, r3
 80083d8:	687a      	ldr	r2, [r7, #4]
 80083da:	2145      	movs	r1, #69	@ 0x45
 80083dc:	5c52      	ldrb	r2, [r2, r1]
 80083de:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083e0:	e013      	b.n	800840a <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d016      	beq.n	8008418 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	3324      	adds	r3, #36	@ 0x24
 80083ee:	0018      	movs	r0, r3
 80083f0:	f000 fcc0 	bl	8008d74 <xTaskRemoveFromEventList>
 80083f4:	1e03      	subs	r3, r0, #0
 80083f6:	d001      	beq.n	80083fc <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80083f8:	f000 fd80 	bl	8008efc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80083fc:	210f      	movs	r1, #15
 80083fe:	187b      	adds	r3, r7, r1
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	3b01      	subs	r3, #1
 8008404:	b2da      	uxtb	r2, r3
 8008406:	187b      	adds	r3, r7, r1
 8008408:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800840a:	230f      	movs	r3, #15
 800840c:	18fb      	adds	r3, r7, r3
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	b25b      	sxtb	r3, r3
 8008412:	2b00      	cmp	r3, #0
 8008414:	dce5      	bgt.n	80083e2 <prvUnlockQueue+0x1a>
 8008416:	e000      	b.n	800841a <prvUnlockQueue+0x52>
					break;
 8008418:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2245      	movs	r2, #69	@ 0x45
 800841e:	21ff      	movs	r1, #255	@ 0xff
 8008420:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8008422:	f001 faa7 	bl	8009974 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008426:	f001 fa93 	bl	8009950 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800842a:	230e      	movs	r3, #14
 800842c:	18fb      	adds	r3, r7, r3
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	2144      	movs	r1, #68	@ 0x44
 8008432:	5c52      	ldrb	r2, [r2, r1]
 8008434:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008436:	e013      	b.n	8008460 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	691b      	ldr	r3, [r3, #16]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d016      	beq.n	800846e <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	3310      	adds	r3, #16
 8008444:	0018      	movs	r0, r3
 8008446:	f000 fc95 	bl	8008d74 <xTaskRemoveFromEventList>
 800844a:	1e03      	subs	r3, r0, #0
 800844c:	d001      	beq.n	8008452 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800844e:	f000 fd55 	bl	8008efc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008452:	210e      	movs	r1, #14
 8008454:	187b      	adds	r3, r7, r1
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	3b01      	subs	r3, #1
 800845a:	b2da      	uxtb	r2, r3
 800845c:	187b      	adds	r3, r7, r1
 800845e:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008460:	230e      	movs	r3, #14
 8008462:	18fb      	adds	r3, r7, r3
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	b25b      	sxtb	r3, r3
 8008468:	2b00      	cmp	r3, #0
 800846a:	dce5      	bgt.n	8008438 <prvUnlockQueue+0x70>
 800846c:	e000      	b.n	8008470 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800846e:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2244      	movs	r2, #68	@ 0x44
 8008474:	21ff      	movs	r1, #255	@ 0xff
 8008476:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8008478:	f001 fa7c 	bl	8009974 <vPortExitCritical>
}
 800847c:	46c0      	nop			@ (mov r8, r8)
 800847e:	46bd      	mov	sp, r7
 8008480:	b004      	add	sp, #16
 8008482:	bd80      	pop	{r7, pc}

08008484 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800848c:	f001 fa60 	bl	8009950 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008494:	2b00      	cmp	r3, #0
 8008496:	d102      	bne.n	800849e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008498:	2301      	movs	r3, #1
 800849a:	60fb      	str	r3, [r7, #12]
 800849c:	e001      	b.n	80084a2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800849e:	2300      	movs	r3, #0
 80084a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084a2:	f001 fa67 	bl	8009974 <vPortExitCritical>

	return xReturn;
 80084a6:	68fb      	ldr	r3, [r7, #12]
}
 80084a8:	0018      	movs	r0, r3
 80084aa:	46bd      	mov	sp, r7
 80084ac:	b004      	add	sp, #16
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084b8:	f001 fa4a 	bl	8009950 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084c4:	429a      	cmp	r2, r3
 80084c6:	d102      	bne.n	80084ce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80084c8:	2301      	movs	r3, #1
 80084ca:	60fb      	str	r3, [r7, #12]
 80084cc:	e001      	b.n	80084d2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80084ce:	2300      	movs	r3, #0
 80084d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084d2:	f001 fa4f 	bl	8009974 <vPortExitCritical>

	return xReturn;
 80084d6:	68fb      	ldr	r3, [r7, #12]
}
 80084d8:	0018      	movs	r0, r3
 80084da:	46bd      	mov	sp, r7
 80084dc:	b004      	add	sp, #16
 80084de:	bd80      	pop	{r7, pc}

080084e0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084ea:	2300      	movs	r3, #0
 80084ec:	60fb      	str	r3, [r7, #12]
 80084ee:	e015      	b.n	800851c <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80084f0:	4b0e      	ldr	r3, [pc, #56]	@ (800852c <vQueueAddToRegistry+0x4c>)
 80084f2:	68fa      	ldr	r2, [r7, #12]
 80084f4:	00d2      	lsls	r2, r2, #3
 80084f6:	58d3      	ldr	r3, [r2, r3]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10c      	bne.n	8008516 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80084fc:	4b0b      	ldr	r3, [pc, #44]	@ (800852c <vQueueAddToRegistry+0x4c>)
 80084fe:	68fa      	ldr	r2, [r7, #12]
 8008500:	00d2      	lsls	r2, r2, #3
 8008502:	6839      	ldr	r1, [r7, #0]
 8008504:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008506:	4a09      	ldr	r2, [pc, #36]	@ (800852c <vQueueAddToRegistry+0x4c>)
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	00db      	lsls	r3, r3, #3
 800850c:	18d3      	adds	r3, r2, r3
 800850e:	3304      	adds	r3, #4
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008514:	e006      	b.n	8008524 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	3301      	adds	r3, #1
 800851a:	60fb      	str	r3, [r7, #12]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2b07      	cmp	r3, #7
 8008520:	d9e6      	bls.n	80084f0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008522:	46c0      	nop			@ (mov r8, r8)
 8008524:	46c0      	nop			@ (mov r8, r8)
 8008526:	46bd      	mov	sp, r7
 8008528:	b004      	add	sp, #16
 800852a:	bd80      	pop	{r7, pc}
 800852c:	20000d70 	.word	0x20000d70

08008530 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008530:	b580      	push	{r7, lr}
 8008532:	b086      	sub	sp, #24
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008540:	f001 fa06 	bl	8009950 <vPortEnterCritical>
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	2244      	movs	r2, #68	@ 0x44
 8008548:	5c9b      	ldrb	r3, [r3, r2]
 800854a:	b25b      	sxtb	r3, r3
 800854c:	3301      	adds	r3, #1
 800854e:	d103      	bne.n	8008558 <vQueueWaitForMessageRestricted+0x28>
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	2244      	movs	r2, #68	@ 0x44
 8008554:	2100      	movs	r1, #0
 8008556:	5499      	strb	r1, [r3, r2]
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	2245      	movs	r2, #69	@ 0x45
 800855c:	5c9b      	ldrb	r3, [r3, r2]
 800855e:	b25b      	sxtb	r3, r3
 8008560:	3301      	adds	r3, #1
 8008562:	d103      	bne.n	800856c <vQueueWaitForMessageRestricted+0x3c>
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	2245      	movs	r2, #69	@ 0x45
 8008568:	2100      	movs	r1, #0
 800856a:	5499      	strb	r1, [r3, r2]
 800856c:	f001 fa02 	bl	8009974 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008574:	2b00      	cmp	r3, #0
 8008576:	d106      	bne.n	8008586 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	3324      	adds	r3, #36	@ 0x24
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	68b9      	ldr	r1, [r7, #8]
 8008580:	0018      	movs	r0, r3
 8008582:	f000 fbcf 	bl	8008d24 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	0018      	movs	r0, r3
 800858a:	f7ff ff1d 	bl	80083c8 <prvUnlockQueue>
	}
 800858e:	46c0      	nop			@ (mov r8, r8)
 8008590:	46bd      	mov	sp, r7
 8008592:	b006      	add	sp, #24
 8008594:	bd80      	pop	{r7, pc}

08008596 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008596:	b590      	push	{r4, r7, lr}
 8008598:	b08d      	sub	sp, #52	@ 0x34
 800859a:	af04      	add	r7, sp, #16
 800859c:	60f8      	str	r0, [r7, #12]
 800859e:	60b9      	str	r1, [r7, #8]
 80085a0:	607a      	str	r2, [r7, #4]
 80085a2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80085a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d102      	bne.n	80085b0 <xTaskCreateStatic+0x1a>
 80085aa:	b672      	cpsid	i
 80085ac:	46c0      	nop			@ (mov r8, r8)
 80085ae:	e7fd      	b.n	80085ac <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 80085b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d102      	bne.n	80085bc <xTaskCreateStatic+0x26>
 80085b6:	b672      	cpsid	i
 80085b8:	46c0      	nop			@ (mov r8, r8)
 80085ba:	e7fd      	b.n	80085b8 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80085bc:	235c      	movs	r3, #92	@ 0x5c
 80085be:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	2b5c      	cmp	r3, #92	@ 0x5c
 80085c4:	d002      	beq.n	80085cc <xTaskCreateStatic+0x36>
 80085c6:	b672      	cpsid	i
 80085c8:	46c0      	nop			@ (mov r8, r8)
 80085ca:	e7fd      	b.n	80085c8 <xTaskCreateStatic+0x32>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80085cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d020      	beq.n	8008614 <xTaskCreateStatic+0x7e>
 80085d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d01d      	beq.n	8008614 <xTaskCreateStatic+0x7e>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80085d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085da:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80085dc:	69fb      	ldr	r3, [r7, #28]
 80085de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80085e0:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80085e2:	69fb      	ldr	r3, [r7, #28]
 80085e4:	2259      	movs	r2, #89	@ 0x59
 80085e6:	2102      	movs	r1, #2
 80085e8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80085ea:	683c      	ldr	r4, [r7, #0]
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	68b9      	ldr	r1, [r7, #8]
 80085f0:	68f8      	ldr	r0, [r7, #12]
 80085f2:	2300      	movs	r3, #0
 80085f4:	9303      	str	r3, [sp, #12]
 80085f6:	69fb      	ldr	r3, [r7, #28]
 80085f8:	9302      	str	r3, [sp, #8]
 80085fa:	2318      	movs	r3, #24
 80085fc:	18fb      	adds	r3, r7, r3
 80085fe:	9301      	str	r3, [sp, #4]
 8008600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008602:	9300      	str	r3, [sp, #0]
 8008604:	0023      	movs	r3, r4
 8008606:	f000 f859 	bl	80086bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	0018      	movs	r0, r3
 800860e:	f000 f8d7 	bl	80087c0 <prvAddNewTaskToReadyList>
 8008612:	e001      	b.n	8008618 <xTaskCreateStatic+0x82>
		}
		else
		{
			xReturn = NULL;
 8008614:	2300      	movs	r3, #0
 8008616:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008618:	69bb      	ldr	r3, [r7, #24]
	}
 800861a:	0018      	movs	r0, r3
 800861c:	46bd      	mov	sp, r7
 800861e:	b009      	add	sp, #36	@ 0x24
 8008620:	bd90      	pop	{r4, r7, pc}

08008622 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008622:	b590      	push	{r4, r7, lr}
 8008624:	b08d      	sub	sp, #52	@ 0x34
 8008626:	af04      	add	r7, sp, #16
 8008628:	60f8      	str	r0, [r7, #12]
 800862a:	60b9      	str	r1, [r7, #8]
 800862c:	603b      	str	r3, [r7, #0]
 800862e:	1dbb      	adds	r3, r7, #6
 8008630:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008632:	1dbb      	adds	r3, r7, #6
 8008634:	881b      	ldrh	r3, [r3, #0]
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	0018      	movs	r0, r3
 800863a:	f001 fa21 	bl	8009a80 <pvPortMalloc>
 800863e:	0003      	movs	r3, r0
 8008640:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d010      	beq.n	800866a <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008648:	205c      	movs	r0, #92	@ 0x5c
 800864a:	f001 fa19 	bl	8009a80 <pvPortMalloc>
 800864e:	0003      	movs	r3, r0
 8008650:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d003      	beq.n	8008660 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	697a      	ldr	r2, [r7, #20]
 800865c:	631a      	str	r2, [r3, #48]	@ 0x30
 800865e:	e006      	b.n	800866e <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	0018      	movs	r0, r3
 8008664:	f001 fab4 	bl	8009bd0 <vPortFree>
 8008668:	e001      	b.n	800866e <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800866a:	2300      	movs	r3, #0
 800866c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d01a      	beq.n	80086aa <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	2259      	movs	r2, #89	@ 0x59
 8008678:	2100      	movs	r1, #0
 800867a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800867c:	1dbb      	adds	r3, r7, #6
 800867e:	881a      	ldrh	r2, [r3, #0]
 8008680:	683c      	ldr	r4, [r7, #0]
 8008682:	68b9      	ldr	r1, [r7, #8]
 8008684:	68f8      	ldr	r0, [r7, #12]
 8008686:	2300      	movs	r3, #0
 8008688:	9303      	str	r3, [sp, #12]
 800868a:	69fb      	ldr	r3, [r7, #28]
 800868c:	9302      	str	r3, [sp, #8]
 800868e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008690:	9301      	str	r3, [sp, #4]
 8008692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008694:	9300      	str	r3, [sp, #0]
 8008696:	0023      	movs	r3, r4
 8008698:	f000 f810 	bl	80086bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800869c:	69fb      	ldr	r3, [r7, #28]
 800869e:	0018      	movs	r0, r3
 80086a0:	f000 f88e 	bl	80087c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80086a4:	2301      	movs	r3, #1
 80086a6:	61bb      	str	r3, [r7, #24]
 80086a8:	e002      	b.n	80086b0 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80086aa:	2301      	movs	r3, #1
 80086ac:	425b      	negs	r3, r3
 80086ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80086b0:	69bb      	ldr	r3, [r7, #24]
	}
 80086b2:	0018      	movs	r0, r3
 80086b4:	46bd      	mov	sp, r7
 80086b6:	b009      	add	sp, #36	@ 0x24
 80086b8:	bd90      	pop	{r4, r7, pc}
	...

080086bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b086      	sub	sp, #24
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	607a      	str	r2, [r7, #4]
 80086c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80086ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086cc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	009b      	lsls	r3, r3, #2
 80086d2:	001a      	movs	r2, r3
 80086d4:	21a5      	movs	r1, #165	@ 0xa5
 80086d6:	f001 fbb3 	bl	8009e40 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80086da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4936      	ldr	r1, [pc, #216]	@ (80087bc <prvInitialiseNewTask+0x100>)
 80086e2:	468c      	mov	ip, r1
 80086e4:	4463      	add	r3, ip
 80086e6:	009b      	lsls	r3, r3, #2
 80086e8:	18d3      	adds	r3, r2, r3
 80086ea:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	2207      	movs	r2, #7
 80086f0:	4393      	bics	r3, r2
 80086f2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	2207      	movs	r2, #7
 80086f8:	4013      	ands	r3, r2
 80086fa:	d002      	beq.n	8008702 <prvInitialiseNewTask+0x46>
 80086fc:	b672      	cpsid	i
 80086fe:	46c0      	nop			@ (mov r8, r8)
 8008700:	e7fd      	b.n	80086fe <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008702:	2300      	movs	r3, #0
 8008704:	617b      	str	r3, [r7, #20]
 8008706:	e013      	b.n	8008730 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008708:	68ba      	ldr	r2, [r7, #8]
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	18d3      	adds	r3, r2, r3
 800870e:	7818      	ldrb	r0, [r3, #0]
 8008710:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008712:	2134      	movs	r1, #52	@ 0x34
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	18d3      	adds	r3, r2, r3
 8008718:	185b      	adds	r3, r3, r1
 800871a:	1c02      	adds	r2, r0, #0
 800871c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800871e:	68ba      	ldr	r2, [r7, #8]
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	18d3      	adds	r3, r2, r3
 8008724:	781b      	ldrb	r3, [r3, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d006      	beq.n	8008738 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	3301      	adds	r3, #1
 800872e:	617b      	str	r3, [r7, #20]
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	2b0f      	cmp	r3, #15
 8008734:	d9e8      	bls.n	8008708 <prvInitialiseNewTask+0x4c>
 8008736:	e000      	b.n	800873a <prvInitialiseNewTask+0x7e>
		{
			break;
 8008738:	46c0      	nop			@ (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800873a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800873c:	2243      	movs	r2, #67	@ 0x43
 800873e:	2100      	movs	r1, #0
 8008740:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008742:	6a3b      	ldr	r3, [r7, #32]
 8008744:	2b37      	cmp	r3, #55	@ 0x37
 8008746:	d901      	bls.n	800874c <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008748:	2337      	movs	r3, #55	@ 0x37
 800874a:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800874c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800874e:	6a3a      	ldr	r2, [r7, #32]
 8008750:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008754:	6a3a      	ldr	r2, [r7, #32]
 8008756:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875a:	2200      	movs	r2, #0
 800875c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800875e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008760:	3304      	adds	r3, #4
 8008762:	0018      	movs	r0, r3
 8008764:	f7ff fa54 	bl	8007c10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876a:	3318      	adds	r3, #24
 800876c:	0018      	movs	r0, r3
 800876e:	f7ff fa4f 	bl	8007c10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008774:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008776:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008778:	6a3b      	ldr	r3, [r7, #32]
 800877a:	2238      	movs	r2, #56	@ 0x38
 800877c:	1ad2      	subs	r2, r2, r3
 800877e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008780:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008784:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008786:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878a:	2200      	movs	r2, #0
 800878c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800878e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008790:	2258      	movs	r2, #88	@ 0x58
 8008792:	2100      	movs	r1, #0
 8008794:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008796:	683a      	ldr	r2, [r7, #0]
 8008798:	68f9      	ldr	r1, [r7, #12]
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	0018      	movs	r0, r3
 800879e:	f001 f839 	bl	8009814 <pxPortInitialiseStack>
 80087a2:	0002      	movs	r2, r0
 80087a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80087a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d002      	beq.n	80087b4 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80087ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087b2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087b4:	46c0      	nop			@ (mov r8, r8)
 80087b6:	46bd      	mov	sp, r7
 80087b8:	b006      	add	sp, #24
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	3fffffff 	.word	0x3fffffff

080087c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b082      	sub	sp, #8
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80087c8:	f001 f8c2 	bl	8009950 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80087cc:	4b2a      	ldr	r3, [pc, #168]	@ (8008878 <prvAddNewTaskToReadyList+0xb8>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	1c5a      	adds	r2, r3, #1
 80087d2:	4b29      	ldr	r3, [pc, #164]	@ (8008878 <prvAddNewTaskToReadyList+0xb8>)
 80087d4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80087d6:	4b29      	ldr	r3, [pc, #164]	@ (800887c <prvAddNewTaskToReadyList+0xbc>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d109      	bne.n	80087f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80087de:	4b27      	ldr	r3, [pc, #156]	@ (800887c <prvAddNewTaskToReadyList+0xbc>)
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80087e4:	4b24      	ldr	r3, [pc, #144]	@ (8008878 <prvAddNewTaskToReadyList+0xb8>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d110      	bne.n	800880e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80087ec:	f000 fba0 	bl	8008f30 <prvInitialiseTaskLists>
 80087f0:	e00d      	b.n	800880e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80087f2:	4b23      	ldr	r3, [pc, #140]	@ (8008880 <prvAddNewTaskToReadyList+0xc0>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d109      	bne.n	800880e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80087fa:	4b20      	ldr	r3, [pc, #128]	@ (800887c <prvAddNewTaskToReadyList+0xbc>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008804:	429a      	cmp	r2, r3
 8008806:	d802      	bhi.n	800880e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008808:	4b1c      	ldr	r3, [pc, #112]	@ (800887c <prvAddNewTaskToReadyList+0xbc>)
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800880e:	4b1d      	ldr	r3, [pc, #116]	@ (8008884 <prvAddNewTaskToReadyList+0xc4>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	1c5a      	adds	r2, r3, #1
 8008814:	4b1b      	ldr	r3, [pc, #108]	@ (8008884 <prvAddNewTaskToReadyList+0xc4>)
 8008816:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008818:	4b1a      	ldr	r3, [pc, #104]	@ (8008884 <prvAddNewTaskToReadyList+0xc4>)
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008824:	4b18      	ldr	r3, [pc, #96]	@ (8008888 <prvAddNewTaskToReadyList+0xc8>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	429a      	cmp	r2, r3
 800882a:	d903      	bls.n	8008834 <prvAddNewTaskToReadyList+0x74>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008830:	4b15      	ldr	r3, [pc, #84]	@ (8008888 <prvAddNewTaskToReadyList+0xc8>)
 8008832:	601a      	str	r2, [r3, #0]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008838:	0013      	movs	r3, r2
 800883a:	009b      	lsls	r3, r3, #2
 800883c:	189b      	adds	r3, r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	4a12      	ldr	r2, [pc, #72]	@ (800888c <prvAddNewTaskToReadyList+0xcc>)
 8008842:	189a      	adds	r2, r3, r2
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	3304      	adds	r3, #4
 8008848:	0019      	movs	r1, r3
 800884a:	0010      	movs	r0, r2
 800884c:	f7ff f9eb 	bl	8007c26 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008850:	f001 f890 	bl	8009974 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008854:	4b0a      	ldr	r3, [pc, #40]	@ (8008880 <prvAddNewTaskToReadyList+0xc0>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d008      	beq.n	800886e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800885c:	4b07      	ldr	r3, [pc, #28]	@ (800887c <prvAddNewTaskToReadyList+0xbc>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008866:	429a      	cmp	r2, r3
 8008868:	d201      	bcs.n	800886e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800886a:	f001 f861 	bl	8009930 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800886e:	46c0      	nop			@ (mov r8, r8)
 8008870:	46bd      	mov	sp, r7
 8008872:	b002      	add	sp, #8
 8008874:	bd80      	pop	{r7, pc}
 8008876:	46c0      	nop			@ (mov r8, r8)
 8008878:	20001284 	.word	0x20001284
 800887c:	20000db0 	.word	0x20000db0
 8008880:	20001290 	.word	0x20001290
 8008884:	200012a0 	.word	0x200012a0
 8008888:	2000128c 	.word	0x2000128c
 800888c:	20000db4 	.word	0x20000db4

08008890 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008898:	2300      	movs	r3, #0
 800889a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d011      	beq.n	80088c6 <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80088a2:	4b0d      	ldr	r3, [pc, #52]	@ (80088d8 <vTaskDelay+0x48>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d002      	beq.n	80088b0 <vTaskDelay+0x20>
 80088aa:	b672      	cpsid	i
 80088ac:	46c0      	nop			@ (mov r8, r8)
 80088ae:	e7fd      	b.n	80088ac <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80088b0:	f000 f86a 	bl	8008988 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2100      	movs	r1, #0
 80088b8:	0018      	movs	r0, r3
 80088ba:	f000 fc73 	bl	80091a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80088be:	f000 f86f 	bl	80089a0 <xTaskResumeAll>
 80088c2:	0003      	movs	r3, r0
 80088c4:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d101      	bne.n	80088d0 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 80088cc:	f001 f830 	bl	8009930 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80088d0:	46c0      	nop			@ (mov r8, r8)
 80088d2:	46bd      	mov	sp, r7
 80088d4:	b004      	add	sp, #16
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	200012ac 	.word	0x200012ac

080088dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80088dc:	b590      	push	{r4, r7, lr}
 80088de:	b089      	sub	sp, #36	@ 0x24
 80088e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80088e2:	2300      	movs	r3, #0
 80088e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80088e6:	2300      	movs	r3, #0
 80088e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80088ea:	003a      	movs	r2, r7
 80088ec:	1d39      	adds	r1, r7, #4
 80088ee:	2308      	movs	r3, #8
 80088f0:	18fb      	adds	r3, r7, r3
 80088f2:	0018      	movs	r0, r3
 80088f4:	f7ff f93e 	bl	8007b74 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088f8:	683c      	ldr	r4, [r7, #0]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	491c      	ldr	r1, [pc, #112]	@ (8008970 <vTaskStartScheduler+0x94>)
 8008900:	481c      	ldr	r0, [pc, #112]	@ (8008974 <vTaskStartScheduler+0x98>)
 8008902:	9202      	str	r2, [sp, #8]
 8008904:	9301      	str	r3, [sp, #4]
 8008906:	2300      	movs	r3, #0
 8008908:	9300      	str	r3, [sp, #0]
 800890a:	2300      	movs	r3, #0
 800890c:	0022      	movs	r2, r4
 800890e:	f7ff fe42 	bl	8008596 <xTaskCreateStatic>
 8008912:	0002      	movs	r2, r0
 8008914:	4b18      	ldr	r3, [pc, #96]	@ (8008978 <vTaskStartScheduler+0x9c>)
 8008916:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008918:	4b17      	ldr	r3, [pc, #92]	@ (8008978 <vTaskStartScheduler+0x9c>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d002      	beq.n	8008926 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008920:	2301      	movs	r3, #1
 8008922:	60fb      	str	r3, [r7, #12]
 8008924:	e001      	b.n	800892a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008926:	2300      	movs	r3, #0
 8008928:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2b01      	cmp	r3, #1
 800892e:	d103      	bne.n	8008938 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8008930:	f000 fc8c 	bl	800924c <xTimerCreateTimerTask>
 8008934:	0003      	movs	r3, r0
 8008936:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2b01      	cmp	r3, #1
 800893c:	d10d      	bne.n	800895a <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800893e:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008940:	4b0e      	ldr	r3, [pc, #56]	@ (800897c <vTaskStartScheduler+0xa0>)
 8008942:	2201      	movs	r2, #1
 8008944:	4252      	negs	r2, r2
 8008946:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008948:	4b0d      	ldr	r3, [pc, #52]	@ (8008980 <vTaskStartScheduler+0xa4>)
 800894a:	2201      	movs	r2, #1
 800894c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800894e:	4b0d      	ldr	r3, [pc, #52]	@ (8008984 <vTaskStartScheduler+0xa8>)
 8008950:	2200      	movs	r2, #0
 8008952:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008954:	f000 ffc8 	bl	80098e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008958:	e005      	b.n	8008966 <vTaskStartScheduler+0x8a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	3301      	adds	r3, #1
 800895e:	d102      	bne.n	8008966 <vTaskStartScheduler+0x8a>
 8008960:	b672      	cpsid	i
 8008962:	46c0      	nop			@ (mov r8, r8)
 8008964:	e7fd      	b.n	8008962 <vTaskStartScheduler+0x86>
}
 8008966:	46c0      	nop			@ (mov r8, r8)
 8008968:	46bd      	mov	sp, r7
 800896a:	b005      	add	sp, #20
 800896c:	bd90      	pop	{r4, r7, pc}
 800896e:	46c0      	nop			@ (mov r8, r8)
 8008970:	0800a868 	.word	0x0800a868
 8008974:	08008f11 	.word	0x08008f11
 8008978:	200012a8 	.word	0x200012a8
 800897c:	200012a4 	.word	0x200012a4
 8008980:	20001290 	.word	0x20001290
 8008984:	20001288 	.word	0x20001288

08008988 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008988:	b580      	push	{r7, lr}
 800898a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800898c:	4b03      	ldr	r3, [pc, #12]	@ (800899c <vTaskSuspendAll+0x14>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	1c5a      	adds	r2, r3, #1
 8008992:	4b02      	ldr	r3, [pc, #8]	@ (800899c <vTaskSuspendAll+0x14>)
 8008994:	601a      	str	r2, [r3, #0]
}
 8008996:	46c0      	nop			@ (mov r8, r8)
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}
 800899c:	200012ac 	.word	0x200012ac

080089a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80089a6:	2300      	movs	r3, #0
 80089a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80089aa:	2300      	movs	r3, #0
 80089ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80089ae:	4b3a      	ldr	r3, [pc, #232]	@ (8008a98 <xTaskResumeAll+0xf8>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d102      	bne.n	80089bc <xTaskResumeAll+0x1c>
 80089b6:	b672      	cpsid	i
 80089b8:	46c0      	nop			@ (mov r8, r8)
 80089ba:	e7fd      	b.n	80089b8 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80089bc:	f000 ffc8 	bl	8009950 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80089c0:	4b35      	ldr	r3, [pc, #212]	@ (8008a98 <xTaskResumeAll+0xf8>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	1e5a      	subs	r2, r3, #1
 80089c6:	4b34      	ldr	r3, [pc, #208]	@ (8008a98 <xTaskResumeAll+0xf8>)
 80089c8:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089ca:	4b33      	ldr	r3, [pc, #204]	@ (8008a98 <xTaskResumeAll+0xf8>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d15b      	bne.n	8008a8a <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80089d2:	4b32      	ldr	r3, [pc, #200]	@ (8008a9c <xTaskResumeAll+0xfc>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d057      	beq.n	8008a8a <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089da:	e02f      	b.n	8008a3c <xTaskResumeAll+0x9c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80089dc:	4b30      	ldr	r3, [pc, #192]	@ (8008aa0 <xTaskResumeAll+0x100>)
 80089de:	68db      	ldr	r3, [r3, #12]
 80089e0:	68db      	ldr	r3, [r3, #12]
 80089e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	3318      	adds	r3, #24
 80089e8:	0018      	movs	r0, r3
 80089ea:	f7ff f974 	bl	8007cd6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	3304      	adds	r3, #4
 80089f2:	0018      	movs	r0, r3
 80089f4:	f7ff f96f 	bl	8007cd6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089fc:	4b29      	ldr	r3, [pc, #164]	@ (8008aa4 <xTaskResumeAll+0x104>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d903      	bls.n	8008a0c <xTaskResumeAll+0x6c>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a08:	4b26      	ldr	r3, [pc, #152]	@ (8008aa4 <xTaskResumeAll+0x104>)
 8008a0a:	601a      	str	r2, [r3, #0]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a10:	0013      	movs	r3, r2
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	189b      	adds	r3, r3, r2
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	4a23      	ldr	r2, [pc, #140]	@ (8008aa8 <xTaskResumeAll+0x108>)
 8008a1a:	189a      	adds	r2, r3, r2
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	3304      	adds	r3, #4
 8008a20:	0019      	movs	r1, r3
 8008a22:	0010      	movs	r0, r2
 8008a24:	f7ff f8ff 	bl	8007c26 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a2c:	4b1f      	ldr	r3, [pc, #124]	@ (8008aac <xTaskResumeAll+0x10c>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d302      	bcc.n	8008a3c <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8008a36:	4b1e      	ldr	r3, [pc, #120]	@ (8008ab0 <xTaskResumeAll+0x110>)
 8008a38:	2201      	movs	r2, #1
 8008a3a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a3c:	4b18      	ldr	r3, [pc, #96]	@ (8008aa0 <xTaskResumeAll+0x100>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d1cb      	bne.n	80089dc <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d001      	beq.n	8008a4e <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008a4a:	f000 fb0d 	bl	8009068 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008a4e:	4b19      	ldr	r3, [pc, #100]	@ (8008ab4 <xTaskResumeAll+0x114>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d00f      	beq.n	8008a7a <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a5a:	f000 f83b 	bl	8008ad4 <xTaskIncrementTick>
 8008a5e:	1e03      	subs	r3, r0, #0
 8008a60:	d002      	beq.n	8008a68 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8008a62:	4b13      	ldr	r3, [pc, #76]	@ (8008ab0 <xTaskResumeAll+0x110>)
 8008a64:	2201      	movs	r2, #1
 8008a66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	3b01      	subs	r3, #1
 8008a6c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d1f2      	bne.n	8008a5a <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 8008a74:	4b0f      	ldr	r3, [pc, #60]	@ (8008ab4 <xTaskResumeAll+0x114>)
 8008a76:	2200      	movs	r2, #0
 8008a78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ab0 <xTaskResumeAll+0x110>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d003      	beq.n	8008a8a <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a82:	2301      	movs	r3, #1
 8008a84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a86:	f000 ff53 	bl	8009930 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a8a:	f000 ff73 	bl	8009974 <vPortExitCritical>

	return xAlreadyYielded;
 8008a8e:	68bb      	ldr	r3, [r7, #8]
}
 8008a90:	0018      	movs	r0, r3
 8008a92:	46bd      	mov	sp, r7
 8008a94:	b004      	add	sp, #16
 8008a96:	bd80      	pop	{r7, pc}
 8008a98:	200012ac 	.word	0x200012ac
 8008a9c:	20001284 	.word	0x20001284
 8008aa0:	20001244 	.word	0x20001244
 8008aa4:	2000128c 	.word	0x2000128c
 8008aa8:	20000db4 	.word	0x20000db4
 8008aac:	20000db0 	.word	0x20000db0
 8008ab0:	20001298 	.word	0x20001298
 8008ab4:	20001294 	.word	0x20001294

08008ab8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008abe:	4b04      	ldr	r3, [pc, #16]	@ (8008ad0 <xTaskGetTickCount+0x18>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008ac4:	687b      	ldr	r3, [r7, #4]
}
 8008ac6:	0018      	movs	r0, r3
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	b002      	add	sp, #8
 8008acc:	bd80      	pop	{r7, pc}
 8008ace:	46c0      	nop			@ (mov r8, r8)
 8008ad0:	20001288 	.word	0x20001288

08008ad4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b086      	sub	sp, #24
 8008ad8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008ada:	2300      	movs	r3, #0
 8008adc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ade:	4b4d      	ldr	r3, [pc, #308]	@ (8008c14 <xTaskIncrementTick+0x140>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d000      	beq.n	8008ae8 <xTaskIncrementTick+0x14>
 8008ae6:	e084      	b.n	8008bf2 <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ae8:	4b4b      	ldr	r3, [pc, #300]	@ (8008c18 <xTaskIncrementTick+0x144>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	3301      	adds	r3, #1
 8008aee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008af0:	4b49      	ldr	r3, [pc, #292]	@ (8008c18 <xTaskIncrementTick+0x144>)
 8008af2:	693a      	ldr	r2, [r7, #16]
 8008af4:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008af6:	693b      	ldr	r3, [r7, #16]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d118      	bne.n	8008b2e <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008afc:	4b47      	ldr	r3, [pc, #284]	@ (8008c1c <xTaskIncrementTick+0x148>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d002      	beq.n	8008b0c <xTaskIncrementTick+0x38>
 8008b06:	b672      	cpsid	i
 8008b08:	46c0      	nop			@ (mov r8, r8)
 8008b0a:	e7fd      	b.n	8008b08 <xTaskIncrementTick+0x34>
 8008b0c:	4b43      	ldr	r3, [pc, #268]	@ (8008c1c <xTaskIncrementTick+0x148>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	60fb      	str	r3, [r7, #12]
 8008b12:	4b43      	ldr	r3, [pc, #268]	@ (8008c20 <xTaskIncrementTick+0x14c>)
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	4b41      	ldr	r3, [pc, #260]	@ (8008c1c <xTaskIncrementTick+0x148>)
 8008b18:	601a      	str	r2, [r3, #0]
 8008b1a:	4b41      	ldr	r3, [pc, #260]	@ (8008c20 <xTaskIncrementTick+0x14c>)
 8008b1c:	68fa      	ldr	r2, [r7, #12]
 8008b1e:	601a      	str	r2, [r3, #0]
 8008b20:	4b40      	ldr	r3, [pc, #256]	@ (8008c24 <xTaskIncrementTick+0x150>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	1c5a      	adds	r2, r3, #1
 8008b26:	4b3f      	ldr	r3, [pc, #252]	@ (8008c24 <xTaskIncrementTick+0x150>)
 8008b28:	601a      	str	r2, [r3, #0]
 8008b2a:	f000 fa9d 	bl	8009068 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8008c28 <xTaskIncrementTick+0x154>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	693a      	ldr	r2, [r7, #16]
 8008b34:	429a      	cmp	r2, r3
 8008b36:	d34e      	bcc.n	8008bd6 <xTaskIncrementTick+0x102>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b38:	4b38      	ldr	r3, [pc, #224]	@ (8008c1c <xTaskIncrementTick+0x148>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d101      	bne.n	8008b46 <xTaskIncrementTick+0x72>
 8008b42:	2301      	movs	r3, #1
 8008b44:	e000      	b.n	8008b48 <xTaskIncrementTick+0x74>
 8008b46:	2300      	movs	r3, #0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d004      	beq.n	8008b56 <xTaskIncrementTick+0x82>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b4c:	4b36      	ldr	r3, [pc, #216]	@ (8008c28 <xTaskIncrementTick+0x154>)
 8008b4e:	2201      	movs	r2, #1
 8008b50:	4252      	negs	r2, r2
 8008b52:	601a      	str	r2, [r3, #0]
					break;
 8008b54:	e03f      	b.n	8008bd6 <xTaskIncrementTick+0x102>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008b56:	4b31      	ldr	r3, [pc, #196]	@ (8008c1c <xTaskIncrementTick+0x148>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68db      	ldr	r3, [r3, #12]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b66:	693a      	ldr	r2, [r7, #16]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d203      	bcs.n	8008b76 <xTaskIncrementTick+0xa2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008b6e:	4b2e      	ldr	r3, [pc, #184]	@ (8008c28 <xTaskIncrementTick+0x154>)
 8008b70:	687a      	ldr	r2, [r7, #4]
 8008b72:	601a      	str	r2, [r3, #0]
						break;
 8008b74:	e02f      	b.n	8008bd6 <xTaskIncrementTick+0x102>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	3304      	adds	r3, #4
 8008b7a:	0018      	movs	r0, r3
 8008b7c:	f7ff f8ab 	bl	8007cd6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d004      	beq.n	8008b92 <xTaskIncrementTick+0xbe>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	3318      	adds	r3, #24
 8008b8c:	0018      	movs	r0, r3
 8008b8e:	f7ff f8a2 	bl	8007cd6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b96:	4b25      	ldr	r3, [pc, #148]	@ (8008c2c <xTaskIncrementTick+0x158>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d903      	bls.n	8008ba6 <xTaskIncrementTick+0xd2>
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ba2:	4b22      	ldr	r3, [pc, #136]	@ (8008c2c <xTaskIncrementTick+0x158>)
 8008ba4:	601a      	str	r2, [r3, #0]
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008baa:	0013      	movs	r3, r2
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	189b      	adds	r3, r3, r2
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8008c30 <xTaskIncrementTick+0x15c>)
 8008bb4:	189a      	adds	r2, r3, r2
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	3304      	adds	r3, #4
 8008bba:	0019      	movs	r1, r3
 8008bbc:	0010      	movs	r0, r2
 8008bbe:	f7ff f832 	bl	8007c26 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8008c34 <xTaskIncrementTick+0x160>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d3b3      	bcc.n	8008b38 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bd4:	e7b0      	b.n	8008b38 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008bd6:	4b17      	ldr	r3, [pc, #92]	@ (8008c34 <xTaskIncrementTick+0x160>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bdc:	4914      	ldr	r1, [pc, #80]	@ (8008c30 <xTaskIncrementTick+0x15c>)
 8008bde:	0013      	movs	r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	189b      	adds	r3, r3, r2
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	585b      	ldr	r3, [r3, r1]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d907      	bls.n	8008bfc <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8008bec:	2301      	movs	r3, #1
 8008bee:	617b      	str	r3, [r7, #20]
 8008bf0:	e004      	b.n	8008bfc <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008bf2:	4b11      	ldr	r3, [pc, #68]	@ (8008c38 <xTaskIncrementTick+0x164>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	1c5a      	adds	r2, r3, #1
 8008bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8008c38 <xTaskIncrementTick+0x164>)
 8008bfa:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8008c3c <xTaskIncrementTick+0x168>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d001      	beq.n	8008c08 <xTaskIncrementTick+0x134>
		{
			xSwitchRequired = pdTRUE;
 8008c04:	2301      	movs	r3, #1
 8008c06:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008c08:	697b      	ldr	r3, [r7, #20]
}
 8008c0a:	0018      	movs	r0, r3
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	b006      	add	sp, #24
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	46c0      	nop			@ (mov r8, r8)
 8008c14:	200012ac 	.word	0x200012ac
 8008c18:	20001288 	.word	0x20001288
 8008c1c:	2000123c 	.word	0x2000123c
 8008c20:	20001240 	.word	0x20001240
 8008c24:	2000129c 	.word	0x2000129c
 8008c28:	200012a4 	.word	0x200012a4
 8008c2c:	2000128c 	.word	0x2000128c
 8008c30:	20000db4 	.word	0x20000db4
 8008c34:	20000db0 	.word	0x20000db0
 8008c38:	20001294 	.word	0x20001294
 8008c3c:	20001298 	.word	0x20001298

08008c40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c46:	4b22      	ldr	r3, [pc, #136]	@ (8008cd0 <vTaskSwitchContext+0x90>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d003      	beq.n	8008c56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c4e:	4b21      	ldr	r3, [pc, #132]	@ (8008cd4 <vTaskSwitchContext+0x94>)
 8008c50:	2201      	movs	r2, #1
 8008c52:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c54:	e038      	b.n	8008cc8 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 8008c56:	4b1f      	ldr	r3, [pc, #124]	@ (8008cd4 <vTaskSwitchContext+0x94>)
 8008c58:	2200      	movs	r2, #0
 8008c5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008c5c:	4b1e      	ldr	r3, [pc, #120]	@ (8008cd8 <vTaskSwitchContext+0x98>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	607b      	str	r3, [r7, #4]
 8008c62:	e008      	b.n	8008c76 <vTaskSwitchContext+0x36>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d102      	bne.n	8008c70 <vTaskSwitchContext+0x30>
 8008c6a:	b672      	cpsid	i
 8008c6c:	46c0      	nop			@ (mov r8, r8)
 8008c6e:	e7fd      	b.n	8008c6c <vTaskSwitchContext+0x2c>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	3b01      	subs	r3, #1
 8008c74:	607b      	str	r3, [r7, #4]
 8008c76:	4919      	ldr	r1, [pc, #100]	@ (8008cdc <vTaskSwitchContext+0x9c>)
 8008c78:	687a      	ldr	r2, [r7, #4]
 8008c7a:	0013      	movs	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	189b      	adds	r3, r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	585b      	ldr	r3, [r3, r1]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d0ed      	beq.n	8008c64 <vTaskSwitchContext+0x24>
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	0013      	movs	r3, r2
 8008c8c:	009b      	lsls	r3, r3, #2
 8008c8e:	189b      	adds	r3, r3, r2
 8008c90:	009b      	lsls	r3, r3, #2
 8008c92:	4a12      	ldr	r2, [pc, #72]	@ (8008cdc <vTaskSwitchContext+0x9c>)
 8008c94:	189b      	adds	r3, r3, r2
 8008c96:	603b      	str	r3, [r7, #0]
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	685a      	ldr	r2, [r3, #4]
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	605a      	str	r2, [r3, #4]
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	3308      	adds	r3, #8
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d104      	bne.n	8008cb8 <vTaskSwitchContext+0x78>
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	685a      	ldr	r2, [r3, #4]
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	605a      	str	r2, [r3, #4]
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	68da      	ldr	r2, [r3, #12]
 8008cbe:	4b08      	ldr	r3, [pc, #32]	@ (8008ce0 <vTaskSwitchContext+0xa0>)
 8008cc0:	601a      	str	r2, [r3, #0]
 8008cc2:	4b05      	ldr	r3, [pc, #20]	@ (8008cd8 <vTaskSwitchContext+0x98>)
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	601a      	str	r2, [r3, #0]
}
 8008cc8:	46c0      	nop			@ (mov r8, r8)
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	b002      	add	sp, #8
 8008cce:	bd80      	pop	{r7, pc}
 8008cd0:	200012ac 	.word	0x200012ac
 8008cd4:	20001298 	.word	0x20001298
 8008cd8:	2000128c 	.word	0x2000128c
 8008cdc:	20000db4 	.word	0x20000db4
 8008ce0:	20000db0 	.word	0x20000db0

08008ce4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b082      	sub	sp, #8
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
 8008cec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d102      	bne.n	8008cfa <vTaskPlaceOnEventList+0x16>
 8008cf4:	b672      	cpsid	i
 8008cf6:	46c0      	nop			@ (mov r8, r8)
 8008cf8:	e7fd      	b.n	8008cf6 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008cfa:	4b09      	ldr	r3, [pc, #36]	@ (8008d20 <vTaskPlaceOnEventList+0x3c>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	3318      	adds	r3, #24
 8008d00:	001a      	movs	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	0011      	movs	r1, r2
 8008d06:	0018      	movs	r0, r3
 8008d08:	f7fe ffaf 	bl	8007c6a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	2101      	movs	r1, #1
 8008d10:	0018      	movs	r0, r3
 8008d12:	f000 fa47 	bl	80091a4 <prvAddCurrentTaskToDelayedList>
}
 8008d16:	46c0      	nop			@ (mov r8, r8)
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	b002      	add	sp, #8
 8008d1c:	bd80      	pop	{r7, pc}
 8008d1e:	46c0      	nop			@ (mov r8, r8)
 8008d20:	20000db0 	.word	0x20000db0

08008d24 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b084      	sub	sp, #16
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	60b9      	str	r1, [r7, #8]
 8008d2e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d102      	bne.n	8008d3c <vTaskPlaceOnEventListRestricted+0x18>
 8008d36:	b672      	cpsid	i
 8008d38:	46c0      	nop			@ (mov r8, r8)
 8008d3a:	e7fd      	b.n	8008d38 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8008d70 <vTaskPlaceOnEventListRestricted+0x4c>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	3318      	adds	r3, #24
 8008d42:	001a      	movs	r2, r3
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	0011      	movs	r1, r2
 8008d48:	0018      	movs	r0, r3
 8008d4a:	f7fe ff6c 	bl	8007c26 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d002      	beq.n	8008d5a <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 8008d54:	2301      	movs	r3, #1
 8008d56:	425b      	negs	r3, r3
 8008d58:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	0011      	movs	r1, r2
 8008d60:	0018      	movs	r0, r3
 8008d62:	f000 fa1f 	bl	80091a4 <prvAddCurrentTaskToDelayedList>
	}
 8008d66:	46c0      	nop			@ (mov r8, r8)
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	b004      	add	sp, #16
 8008d6c:	bd80      	pop	{r7, pc}
 8008d6e:	46c0      	nop			@ (mov r8, r8)
 8008d70:	20000db0 	.word	0x20000db0

08008d74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b084      	sub	sp, #16
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	68db      	ldr	r3, [r3, #12]
 8008d82:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d102      	bne.n	8008d90 <xTaskRemoveFromEventList+0x1c>
 8008d8a:	b672      	cpsid	i
 8008d8c:	46c0      	nop			@ (mov r8, r8)
 8008d8e:	e7fd      	b.n	8008d8c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	3318      	adds	r3, #24
 8008d94:	0018      	movs	r0, r3
 8008d96:	f7fe ff9e 	bl	8007cd6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8008e18 <xTaskRemoveFromEventList+0xa4>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d11d      	bne.n	8008dde <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	3304      	adds	r3, #4
 8008da6:	0018      	movs	r0, r3
 8008da8:	f7fe ff95 	bl	8007cd6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008db0:	4b1a      	ldr	r3, [pc, #104]	@ (8008e1c <xTaskRemoveFromEventList+0xa8>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d903      	bls.n	8008dc0 <xTaskRemoveFromEventList+0x4c>
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dbc:	4b17      	ldr	r3, [pc, #92]	@ (8008e1c <xTaskRemoveFromEventList+0xa8>)
 8008dbe:	601a      	str	r2, [r3, #0]
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dc4:	0013      	movs	r3, r2
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	189b      	adds	r3, r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	4a14      	ldr	r2, [pc, #80]	@ (8008e20 <xTaskRemoveFromEventList+0xac>)
 8008dce:	189a      	adds	r2, r3, r2
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	3304      	adds	r3, #4
 8008dd4:	0019      	movs	r1, r3
 8008dd6:	0010      	movs	r0, r2
 8008dd8:	f7fe ff25 	bl	8007c26 <vListInsertEnd>
 8008ddc:	e007      	b.n	8008dee <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	3318      	adds	r3, #24
 8008de2:	001a      	movs	r2, r3
 8008de4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e24 <xTaskRemoveFromEventList+0xb0>)
 8008de6:	0011      	movs	r1, r2
 8008de8:	0018      	movs	r0, r3
 8008dea:	f7fe ff1c 	bl	8007c26 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008df2:	4b0d      	ldr	r3, [pc, #52]	@ (8008e28 <xTaskRemoveFromEventList+0xb4>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d905      	bls.n	8008e08 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008e00:	4b0a      	ldr	r3, [pc, #40]	@ (8008e2c <xTaskRemoveFromEventList+0xb8>)
 8008e02:	2201      	movs	r2, #1
 8008e04:	601a      	str	r2, [r3, #0]
 8008e06:	e001      	b.n	8008e0c <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
}
 8008e0e:	0018      	movs	r0, r3
 8008e10:	46bd      	mov	sp, r7
 8008e12:	b004      	add	sp, #16
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	46c0      	nop			@ (mov r8, r8)
 8008e18:	200012ac 	.word	0x200012ac
 8008e1c:	2000128c 	.word	0x2000128c
 8008e20:	20000db4 	.word	0x20000db4
 8008e24:	20001244 	.word	0x20001244
 8008e28:	20000db0 	.word	0x20000db0
 8008e2c:	20001298 	.word	0x20001298

08008e30 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b082      	sub	sp, #8
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008e38:	4b05      	ldr	r3, [pc, #20]	@ (8008e50 <vTaskInternalSetTimeOutState+0x20>)
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008e40:	4b04      	ldr	r3, [pc, #16]	@ (8008e54 <vTaskInternalSetTimeOutState+0x24>)
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	605a      	str	r2, [r3, #4]
}
 8008e48:	46c0      	nop			@ (mov r8, r8)
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	b002      	add	sp, #8
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	2000129c 	.word	0x2000129c
 8008e54:	20001288 	.word	0x20001288

08008e58 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b086      	sub	sp, #24
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d102      	bne.n	8008e6e <xTaskCheckForTimeOut+0x16>
 8008e68:	b672      	cpsid	i
 8008e6a:	46c0      	nop			@ (mov r8, r8)
 8008e6c:	e7fd      	b.n	8008e6a <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d102      	bne.n	8008e7a <xTaskCheckForTimeOut+0x22>
 8008e74:	b672      	cpsid	i
 8008e76:	46c0      	nop			@ (mov r8, r8)
 8008e78:	e7fd      	b.n	8008e76 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8008e7a:	f000 fd69 	bl	8009950 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8008ef4 <xTaskCheckForTimeOut+0x9c>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	693a      	ldr	r2, [r7, #16]
 8008e8a:	1ad3      	subs	r3, r2, r3
 8008e8c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	3301      	adds	r3, #1
 8008e94:	d102      	bne.n	8008e9c <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e96:	2300      	movs	r3, #0
 8008e98:	617b      	str	r3, [r7, #20]
 8008e9a:	e024      	b.n	8008ee6 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681a      	ldr	r2, [r3, #0]
 8008ea0:	4b15      	ldr	r3, [pc, #84]	@ (8008ef8 <xTaskCheckForTimeOut+0xa0>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d007      	beq.n	8008eb8 <xTaskCheckForTimeOut+0x60>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	693a      	ldr	r2, [r7, #16]
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d302      	bcc.n	8008eb8 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	617b      	str	r3, [r7, #20]
 8008eb6:	e016      	b.n	8008ee6 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	68fa      	ldr	r2, [r7, #12]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d20c      	bcs.n	8008edc <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	1ad2      	subs	r2, r2, r3
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	0018      	movs	r0, r3
 8008ed2:	f7ff ffad 	bl	8008e30 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	617b      	str	r3, [r7, #20]
 8008eda:	e004      	b.n	8008ee6 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8008ee6:	f000 fd45 	bl	8009974 <vPortExitCritical>

	return xReturn;
 8008eea:	697b      	ldr	r3, [r7, #20]
}
 8008eec:	0018      	movs	r0, r3
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	b006      	add	sp, #24
 8008ef2:	bd80      	pop	{r7, pc}
 8008ef4:	20001288 	.word	0x20001288
 8008ef8:	2000129c 	.word	0x2000129c

08008efc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008f00:	4b02      	ldr	r3, [pc, #8]	@ (8008f0c <vTaskMissedYield+0x10>)
 8008f02:	2201      	movs	r2, #1
 8008f04:	601a      	str	r2, [r3, #0]
}
 8008f06:	46c0      	nop			@ (mov r8, r8)
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	20001298 	.word	0x20001298

08008f10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008f18:	f000 f84e 	bl	8008fb8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008f1c:	4b03      	ldr	r3, [pc, #12]	@ (8008f2c <prvIdleTask+0x1c>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d9f9      	bls.n	8008f18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008f24:	f000 fd04 	bl	8009930 <vPortYield>
		prvCheckTasksWaitingTermination();
 8008f28:	e7f6      	b.n	8008f18 <prvIdleTask+0x8>
 8008f2a:	46c0      	nop			@ (mov r8, r8)
 8008f2c:	20000db4 	.word	0x20000db4

08008f30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f36:	2300      	movs	r3, #0
 8008f38:	607b      	str	r3, [r7, #4]
 8008f3a:	e00c      	b.n	8008f56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f3c:	687a      	ldr	r2, [r7, #4]
 8008f3e:	0013      	movs	r3, r2
 8008f40:	009b      	lsls	r3, r3, #2
 8008f42:	189b      	adds	r3, r3, r2
 8008f44:	009b      	lsls	r3, r3, #2
 8008f46:	4a14      	ldr	r2, [pc, #80]	@ (8008f98 <prvInitialiseTaskLists+0x68>)
 8008f48:	189b      	adds	r3, r3, r2
 8008f4a:	0018      	movs	r0, r3
 8008f4c:	f7fe fe42 	bl	8007bd4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	3301      	adds	r3, #1
 8008f54:	607b      	str	r3, [r7, #4]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2b37      	cmp	r3, #55	@ 0x37
 8008f5a:	d9ef      	bls.n	8008f3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8008f9c <prvInitialiseTaskLists+0x6c>)
 8008f5e:	0018      	movs	r0, r3
 8008f60:	f7fe fe38 	bl	8007bd4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008f64:	4b0e      	ldr	r3, [pc, #56]	@ (8008fa0 <prvInitialiseTaskLists+0x70>)
 8008f66:	0018      	movs	r0, r3
 8008f68:	f7fe fe34 	bl	8007bd4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8008fa4 <prvInitialiseTaskLists+0x74>)
 8008f6e:	0018      	movs	r0, r3
 8008f70:	f7fe fe30 	bl	8007bd4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f74:	4b0c      	ldr	r3, [pc, #48]	@ (8008fa8 <prvInitialiseTaskLists+0x78>)
 8008f76:	0018      	movs	r0, r3
 8008f78:	f7fe fe2c 	bl	8007bd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8008fac <prvInitialiseTaskLists+0x7c>)
 8008f7e:	0018      	movs	r0, r3
 8008f80:	f7fe fe28 	bl	8007bd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f84:	4b0a      	ldr	r3, [pc, #40]	@ (8008fb0 <prvInitialiseTaskLists+0x80>)
 8008f86:	4a05      	ldr	r2, [pc, #20]	@ (8008f9c <prvInitialiseTaskLists+0x6c>)
 8008f88:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8008fb4 <prvInitialiseTaskLists+0x84>)
 8008f8c:	4a04      	ldr	r2, [pc, #16]	@ (8008fa0 <prvInitialiseTaskLists+0x70>)
 8008f8e:	601a      	str	r2, [r3, #0]
}
 8008f90:	46c0      	nop			@ (mov r8, r8)
 8008f92:	46bd      	mov	sp, r7
 8008f94:	b002      	add	sp, #8
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	20000db4 	.word	0x20000db4
 8008f9c:	20001214 	.word	0x20001214
 8008fa0:	20001228 	.word	0x20001228
 8008fa4:	20001244 	.word	0x20001244
 8008fa8:	20001258 	.word	0x20001258
 8008fac:	20001270 	.word	0x20001270
 8008fb0:	2000123c 	.word	0x2000123c
 8008fb4:	20001240 	.word	0x20001240

08008fb8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b082      	sub	sp, #8
 8008fbc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008fbe:	e01a      	b.n	8008ff6 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8008fc0:	f000 fcc6 	bl	8009950 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008fc4:	4b10      	ldr	r3, [pc, #64]	@ (8009008 <prvCheckTasksWaitingTermination+0x50>)
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	3304      	adds	r3, #4
 8008fd0:	0018      	movs	r0, r3
 8008fd2:	f7fe fe80 	bl	8007cd6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800900c <prvCheckTasksWaitingTermination+0x54>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	1e5a      	subs	r2, r3, #1
 8008fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800900c <prvCheckTasksWaitingTermination+0x54>)
 8008fde:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8009010 <prvCheckTasksWaitingTermination+0x58>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	1e5a      	subs	r2, r3, #1
 8008fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8009010 <prvCheckTasksWaitingTermination+0x58>)
 8008fe8:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8008fea:	f000 fcc3 	bl	8009974 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	0018      	movs	r0, r3
 8008ff2:	f000 f80f 	bl	8009014 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ff6:	4b06      	ldr	r3, [pc, #24]	@ (8009010 <prvCheckTasksWaitingTermination+0x58>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d1e0      	bne.n	8008fc0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008ffe:	46c0      	nop			@ (mov r8, r8)
 8009000:	46c0      	nop			@ (mov r8, r8)
 8009002:	46bd      	mov	sp, r7
 8009004:	b002      	add	sp, #8
 8009006:	bd80      	pop	{r7, pc}
 8009008:	20001258 	.word	0x20001258
 800900c:	20001284 	.word	0x20001284
 8009010:	2000126c 	.word	0x2000126c

08009014 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009014:	b580      	push	{r7, lr}
 8009016:	b082      	sub	sp, #8
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2259      	movs	r2, #89	@ 0x59
 8009020:	5c9b      	ldrb	r3, [r3, r2]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d109      	bne.n	800903a <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800902a:	0018      	movs	r0, r3
 800902c:	f000 fdd0 	bl	8009bd0 <vPortFree>
				vPortFree( pxTCB );
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	0018      	movs	r0, r3
 8009034:	f000 fdcc 	bl	8009bd0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009038:	e011      	b.n	800905e <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2259      	movs	r2, #89	@ 0x59
 800903e:	5c9b      	ldrb	r3, [r3, r2]
 8009040:	2b01      	cmp	r3, #1
 8009042:	d104      	bne.n	800904e <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	0018      	movs	r0, r3
 8009048:	f000 fdc2 	bl	8009bd0 <vPortFree>
	}
 800904c:	e007      	b.n	800905e <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2259      	movs	r2, #89	@ 0x59
 8009052:	5c9b      	ldrb	r3, [r3, r2]
 8009054:	2b02      	cmp	r3, #2
 8009056:	d002      	beq.n	800905e <prvDeleteTCB+0x4a>
 8009058:	b672      	cpsid	i
 800905a:	46c0      	nop			@ (mov r8, r8)
 800905c:	e7fd      	b.n	800905a <prvDeleteTCB+0x46>
	}
 800905e:	46c0      	nop			@ (mov r8, r8)
 8009060:	46bd      	mov	sp, r7
 8009062:	b002      	add	sp, #8
 8009064:	bd80      	pop	{r7, pc}
	...

08009068 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800906e:	4b0e      	ldr	r3, [pc, #56]	@ (80090a8 <prvResetNextTaskUnblockTime+0x40>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d101      	bne.n	800907c <prvResetNextTaskUnblockTime+0x14>
 8009078:	2301      	movs	r3, #1
 800907a:	e000      	b.n	800907e <prvResetNextTaskUnblockTime+0x16>
 800907c:	2300      	movs	r3, #0
 800907e:	2b00      	cmp	r3, #0
 8009080:	d004      	beq.n	800908c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009082:	4b0a      	ldr	r3, [pc, #40]	@ (80090ac <prvResetNextTaskUnblockTime+0x44>)
 8009084:	2201      	movs	r2, #1
 8009086:	4252      	negs	r2, r2
 8009088:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800908a:	e008      	b.n	800909e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800908c:	4b06      	ldr	r3, [pc, #24]	@ (80090a8 <prvResetNextTaskUnblockTime+0x40>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	68db      	ldr	r3, [r3, #12]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	685a      	ldr	r2, [r3, #4]
 800909a:	4b04      	ldr	r3, [pc, #16]	@ (80090ac <prvResetNextTaskUnblockTime+0x44>)
 800909c:	601a      	str	r2, [r3, #0]
}
 800909e:	46c0      	nop			@ (mov r8, r8)
 80090a0:	46bd      	mov	sp, r7
 80090a2:	b002      	add	sp, #8
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	46c0      	nop			@ (mov r8, r8)
 80090a8:	2000123c 	.word	0x2000123c
 80090ac:	200012a4 	.word	0x200012a4

080090b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b082      	sub	sp, #8
 80090b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80090b6:	4b0a      	ldr	r3, [pc, #40]	@ (80090e0 <xTaskGetSchedulerState+0x30>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d102      	bne.n	80090c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80090be:	2301      	movs	r3, #1
 80090c0:	607b      	str	r3, [r7, #4]
 80090c2:	e008      	b.n	80090d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090c4:	4b07      	ldr	r3, [pc, #28]	@ (80090e4 <xTaskGetSchedulerState+0x34>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d102      	bne.n	80090d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80090cc:	2302      	movs	r3, #2
 80090ce:	607b      	str	r3, [r7, #4]
 80090d0:	e001      	b.n	80090d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80090d2:	2300      	movs	r3, #0
 80090d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80090d6:	687b      	ldr	r3, [r7, #4]
	}
 80090d8:	0018      	movs	r0, r3
 80090da:	46bd      	mov	sp, r7
 80090dc:	b002      	add	sp, #8
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	20001290 	.word	0x20001290
 80090e4:	200012ac 	.word	0x200012ac

080090e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b084      	sub	sp, #16
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80090f4:	2300      	movs	r3, #0
 80090f6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d046      	beq.n	800918c <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80090fe:	4b26      	ldr	r3, [pc, #152]	@ (8009198 <xTaskPriorityDisinherit+0xb0>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	429a      	cmp	r2, r3
 8009106:	d002      	beq.n	800910e <xTaskPriorityDisinherit+0x26>
 8009108:	b672      	cpsid	i
 800910a:	46c0      	nop			@ (mov r8, r8)
 800910c:	e7fd      	b.n	800910a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009112:	2b00      	cmp	r3, #0
 8009114:	d102      	bne.n	800911c <xTaskPriorityDisinherit+0x34>
 8009116:	b672      	cpsid	i
 8009118:	46c0      	nop			@ (mov r8, r8)
 800911a:	e7fd      	b.n	8009118 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009120:	1e5a      	subs	r2, r3, #1
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800912e:	429a      	cmp	r2, r3
 8009130:	d02c      	beq.n	800918c <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009136:	2b00      	cmp	r3, #0
 8009138:	d128      	bne.n	800918c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	3304      	adds	r3, #4
 800913e:	0018      	movs	r0, r3
 8009140:	f7fe fdc9 	bl	8007cd6 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009150:	2238      	movs	r2, #56	@ 0x38
 8009152:	1ad2      	subs	r2, r2, r3
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800915c:	4b0f      	ldr	r3, [pc, #60]	@ (800919c <xTaskPriorityDisinherit+0xb4>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	429a      	cmp	r2, r3
 8009162:	d903      	bls.n	800916c <xTaskPriorityDisinherit+0x84>
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009168:	4b0c      	ldr	r3, [pc, #48]	@ (800919c <xTaskPriorityDisinherit+0xb4>)
 800916a:	601a      	str	r2, [r3, #0]
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009170:	0013      	movs	r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	189b      	adds	r3, r3, r2
 8009176:	009b      	lsls	r3, r3, #2
 8009178:	4a09      	ldr	r2, [pc, #36]	@ (80091a0 <xTaskPriorityDisinherit+0xb8>)
 800917a:	189a      	adds	r2, r3, r2
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	3304      	adds	r3, #4
 8009180:	0019      	movs	r1, r3
 8009182:	0010      	movs	r0, r2
 8009184:	f7fe fd4f 	bl	8007c26 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009188:	2301      	movs	r3, #1
 800918a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800918c:	68fb      	ldr	r3, [r7, #12]
	}
 800918e:	0018      	movs	r0, r3
 8009190:	46bd      	mov	sp, r7
 8009192:	b004      	add	sp, #16
 8009194:	bd80      	pop	{r7, pc}
 8009196:	46c0      	nop			@ (mov r8, r8)
 8009198:	20000db0 	.word	0x20000db0
 800919c:	2000128c 	.word	0x2000128c
 80091a0:	20000db4 	.word	0x20000db4

080091a4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b084      	sub	sp, #16
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
 80091ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80091ae:	4b21      	ldr	r3, [pc, #132]	@ (8009234 <prvAddCurrentTaskToDelayedList+0x90>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091b4:	4b20      	ldr	r3, [pc, #128]	@ (8009238 <prvAddCurrentTaskToDelayedList+0x94>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	3304      	adds	r3, #4
 80091ba:	0018      	movs	r0, r3
 80091bc:	f7fe fd8b 	bl	8007cd6 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	3301      	adds	r3, #1
 80091c4:	d10b      	bne.n	80091de <prvAddCurrentTaskToDelayedList+0x3a>
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d008      	beq.n	80091de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091cc:	4b1a      	ldr	r3, [pc, #104]	@ (8009238 <prvAddCurrentTaskToDelayedList+0x94>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	1d1a      	adds	r2, r3, #4
 80091d2:	4b1a      	ldr	r3, [pc, #104]	@ (800923c <prvAddCurrentTaskToDelayedList+0x98>)
 80091d4:	0011      	movs	r1, r2
 80091d6:	0018      	movs	r0, r3
 80091d8:	f7fe fd25 	bl	8007c26 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80091dc:	e026      	b.n	800922c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	18d3      	adds	r3, r2, r3
 80091e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80091e6:	4b14      	ldr	r3, [pc, #80]	@ (8009238 <prvAddCurrentTaskToDelayedList+0x94>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	68ba      	ldr	r2, [r7, #8]
 80091ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80091ee:	68ba      	ldr	r2, [r7, #8]
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d209      	bcs.n	800920a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091f6:	4b12      	ldr	r3, [pc, #72]	@ (8009240 <prvAddCurrentTaskToDelayedList+0x9c>)
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	4b0f      	ldr	r3, [pc, #60]	@ (8009238 <prvAddCurrentTaskToDelayedList+0x94>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	3304      	adds	r3, #4
 8009200:	0019      	movs	r1, r3
 8009202:	0010      	movs	r0, r2
 8009204:	f7fe fd31 	bl	8007c6a <vListInsert>
}
 8009208:	e010      	b.n	800922c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800920a:	4b0e      	ldr	r3, [pc, #56]	@ (8009244 <prvAddCurrentTaskToDelayedList+0xa0>)
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	4b0a      	ldr	r3, [pc, #40]	@ (8009238 <prvAddCurrentTaskToDelayedList+0x94>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	3304      	adds	r3, #4
 8009214:	0019      	movs	r1, r3
 8009216:	0010      	movs	r0, r2
 8009218:	f7fe fd27 	bl	8007c6a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800921c:	4b0a      	ldr	r3, [pc, #40]	@ (8009248 <prvAddCurrentTaskToDelayedList+0xa4>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	68ba      	ldr	r2, [r7, #8]
 8009222:	429a      	cmp	r2, r3
 8009224:	d202      	bcs.n	800922c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009226:	4b08      	ldr	r3, [pc, #32]	@ (8009248 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009228:	68ba      	ldr	r2, [r7, #8]
 800922a:	601a      	str	r2, [r3, #0]
}
 800922c:	46c0      	nop			@ (mov r8, r8)
 800922e:	46bd      	mov	sp, r7
 8009230:	b004      	add	sp, #16
 8009232:	bd80      	pop	{r7, pc}
 8009234:	20001288 	.word	0x20001288
 8009238:	20000db0 	.word	0x20000db0
 800923c:	20001270 	.word	0x20001270
 8009240:	20001240 	.word	0x20001240
 8009244:	2000123c 	.word	0x2000123c
 8009248:	200012a4 	.word	0x200012a4

0800924c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800924c:	b590      	push	{r4, r7, lr}
 800924e:	b089      	sub	sp, #36	@ 0x24
 8009250:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009252:	2300      	movs	r3, #0
 8009254:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009256:	f000 fa9b 	bl	8009790 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800925a:	4b18      	ldr	r3, [pc, #96]	@ (80092bc <xTimerCreateTimerTask+0x70>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d020      	beq.n	80092a4 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009262:	2300      	movs	r3, #0
 8009264:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009266:	2300      	movs	r3, #0
 8009268:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800926a:	003a      	movs	r2, r7
 800926c:	1d39      	adds	r1, r7, #4
 800926e:	2308      	movs	r3, #8
 8009270:	18fb      	adds	r3, r7, r3
 8009272:	0018      	movs	r0, r3
 8009274:	f7fe fc96 	bl	8007ba4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009278:	683c      	ldr	r4, [r7, #0]
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	68ba      	ldr	r2, [r7, #8]
 800927e:	4910      	ldr	r1, [pc, #64]	@ (80092c0 <xTimerCreateTimerTask+0x74>)
 8009280:	4810      	ldr	r0, [pc, #64]	@ (80092c4 <xTimerCreateTimerTask+0x78>)
 8009282:	9202      	str	r2, [sp, #8]
 8009284:	9301      	str	r3, [sp, #4]
 8009286:	2302      	movs	r3, #2
 8009288:	9300      	str	r3, [sp, #0]
 800928a:	2300      	movs	r3, #0
 800928c:	0022      	movs	r2, r4
 800928e:	f7ff f982 	bl	8008596 <xTaskCreateStatic>
 8009292:	0002      	movs	r2, r0
 8009294:	4b0c      	ldr	r3, [pc, #48]	@ (80092c8 <xTimerCreateTimerTask+0x7c>)
 8009296:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009298:	4b0b      	ldr	r3, [pc, #44]	@ (80092c8 <xTimerCreateTimerTask+0x7c>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d001      	beq.n	80092a4 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80092a0:	2301      	movs	r3, #1
 80092a2:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d102      	bne.n	80092b0 <xTimerCreateTimerTask+0x64>
 80092aa:	b672      	cpsid	i
 80092ac:	46c0      	nop			@ (mov r8, r8)
 80092ae:	e7fd      	b.n	80092ac <xTimerCreateTimerTask+0x60>
	return xReturn;
 80092b0:	68fb      	ldr	r3, [r7, #12]
}
 80092b2:	0018      	movs	r0, r3
 80092b4:	46bd      	mov	sp, r7
 80092b6:	b005      	add	sp, #20
 80092b8:	bd90      	pop	{r4, r7, pc}
 80092ba:	46c0      	nop			@ (mov r8, r8)
 80092bc:	200012e0 	.word	0x200012e0
 80092c0:	0800a870 	.word	0x0800a870
 80092c4:	080093d9 	.word	0x080093d9
 80092c8:	200012e4 	.word	0x200012e4

080092cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80092cc:	b590      	push	{r4, r7, lr}
 80092ce:	b08b      	sub	sp, #44	@ 0x2c
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	60f8      	str	r0, [r7, #12]
 80092d4:	60b9      	str	r1, [r7, #8]
 80092d6:	607a      	str	r2, [r7, #4]
 80092d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80092da:	2300      	movs	r3, #0
 80092dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d102      	bne.n	80092ea <xTimerGenericCommand+0x1e>
 80092e4:	b672      	cpsid	i
 80092e6:	46c0      	nop			@ (mov r8, r8)
 80092e8:	e7fd      	b.n	80092e6 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80092ea:	4b1d      	ldr	r3, [pc, #116]	@ (8009360 <xTimerGenericCommand+0x94>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d030      	beq.n	8009354 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80092f2:	2414      	movs	r4, #20
 80092f4:	193b      	adds	r3, r7, r4
 80092f6:	68ba      	ldr	r2, [r7, #8]
 80092f8:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80092fa:	193b      	adds	r3, r7, r4
 80092fc:	687a      	ldr	r2, [r7, #4]
 80092fe:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8009300:	193b      	adds	r3, r7, r4
 8009302:	68fa      	ldr	r2, [r7, #12]
 8009304:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	2b05      	cmp	r3, #5
 800930a:	dc19      	bgt.n	8009340 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800930c:	f7ff fed0 	bl	80090b0 <xTaskGetSchedulerState>
 8009310:	0003      	movs	r3, r0
 8009312:	2b02      	cmp	r3, #2
 8009314:	d109      	bne.n	800932a <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009316:	4b12      	ldr	r3, [pc, #72]	@ (8009360 <xTimerGenericCommand+0x94>)
 8009318:	6818      	ldr	r0, [r3, #0]
 800931a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800931c:	1939      	adds	r1, r7, r4
 800931e:	2300      	movs	r3, #0
 8009320:	f7fe fdcd 	bl	8007ebe <xQueueGenericSend>
 8009324:	0003      	movs	r3, r0
 8009326:	627b      	str	r3, [r7, #36]	@ 0x24
 8009328:	e014      	b.n	8009354 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800932a:	4b0d      	ldr	r3, [pc, #52]	@ (8009360 <xTimerGenericCommand+0x94>)
 800932c:	6818      	ldr	r0, [r3, #0]
 800932e:	2314      	movs	r3, #20
 8009330:	18f9      	adds	r1, r7, r3
 8009332:	2300      	movs	r3, #0
 8009334:	2200      	movs	r2, #0
 8009336:	f7fe fdc2 	bl	8007ebe <xQueueGenericSend>
 800933a:	0003      	movs	r3, r0
 800933c:	627b      	str	r3, [r7, #36]	@ 0x24
 800933e:	e009      	b.n	8009354 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009340:	4b07      	ldr	r3, [pc, #28]	@ (8009360 <xTimerGenericCommand+0x94>)
 8009342:	6818      	ldr	r0, [r3, #0]
 8009344:	683a      	ldr	r2, [r7, #0]
 8009346:	2314      	movs	r3, #20
 8009348:	18f9      	adds	r1, r7, r3
 800934a:	2300      	movs	r3, #0
 800934c:	f7fe fe7f 	bl	800804e <xQueueGenericSendFromISR>
 8009350:	0003      	movs	r3, r0
 8009352:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009356:	0018      	movs	r0, r3
 8009358:	46bd      	mov	sp, r7
 800935a:	b00b      	add	sp, #44	@ 0x2c
 800935c:	bd90      	pop	{r4, r7, pc}
 800935e:	46c0      	nop			@ (mov r8, r8)
 8009360:	200012e0 	.word	0x200012e0

08009364 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b086      	sub	sp, #24
 8009368:	af02      	add	r7, sp, #8
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800936e:	4b19      	ldr	r3, [pc, #100]	@ (80093d4 <prvProcessExpiredTimer+0x70>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	68db      	ldr	r3, [r3, #12]
 8009376:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	3304      	adds	r3, #4
 800937c:	0018      	movs	r0, r3
 800937e:	f7fe fcaa 	bl	8007cd6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	69db      	ldr	r3, [r3, #28]
 8009386:	2b01      	cmp	r3, #1
 8009388:	d11a      	bne.n	80093c0 <prvProcessExpiredTimer+0x5c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	699a      	ldr	r2, [r3, #24]
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	18d1      	adds	r1, r2, r3
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	683a      	ldr	r2, [r7, #0]
 8009396:	68f8      	ldr	r0, [r7, #12]
 8009398:	f000 f8ba 	bl	8009510 <prvInsertTimerInActiveList>
 800939c:	1e03      	subs	r3, r0, #0
 800939e:	d00f      	beq.n	80093c0 <prvProcessExpiredTimer+0x5c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	68f8      	ldr	r0, [r7, #12]
 80093a4:	2300      	movs	r3, #0
 80093a6:	9300      	str	r3, [sp, #0]
 80093a8:	2300      	movs	r3, #0
 80093aa:	2100      	movs	r1, #0
 80093ac:	f7ff ff8e 	bl	80092cc <xTimerGenericCommand>
 80093b0:	0003      	movs	r3, r0
 80093b2:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d102      	bne.n	80093c0 <prvProcessExpiredTimer+0x5c>
 80093ba:	b672      	cpsid	i
 80093bc:	46c0      	nop			@ (mov r8, r8)
 80093be:	e7fd      	b.n	80093bc <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c4:	68fa      	ldr	r2, [r7, #12]
 80093c6:	0010      	movs	r0, r2
 80093c8:	4798      	blx	r3
}
 80093ca:	46c0      	nop			@ (mov r8, r8)
 80093cc:	46bd      	mov	sp, r7
 80093ce:	b004      	add	sp, #16
 80093d0:	bd80      	pop	{r7, pc}
 80093d2:	46c0      	nop			@ (mov r8, r8)
 80093d4:	200012d8 	.word	0x200012d8

080093d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b084      	sub	sp, #16
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80093e0:	2308      	movs	r3, #8
 80093e2:	18fb      	adds	r3, r7, r3
 80093e4:	0018      	movs	r0, r3
 80093e6:	f000 f853 	bl	8009490 <prvGetNextExpireTime>
 80093ea:	0003      	movs	r3, r0
 80093ec:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80093ee:	68ba      	ldr	r2, [r7, #8]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	0011      	movs	r1, r2
 80093f4:	0018      	movs	r0, r3
 80093f6:	f000 f805 	bl	8009404 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80093fa:	f000 f8cb 	bl	8009594 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80093fe:	46c0      	nop			@ (mov r8, r8)
 8009400:	e7ee      	b.n	80093e0 <prvTimerTask+0x8>
	...

08009404 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800940e:	f7ff fabb 	bl	8008988 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009412:	2308      	movs	r3, #8
 8009414:	18fb      	adds	r3, r7, r3
 8009416:	0018      	movs	r0, r3
 8009418:	f000 f85a 	bl	80094d0 <prvSampleTimeNow>
 800941c:	0003      	movs	r3, r0
 800941e:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d129      	bne.n	800947a <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d10c      	bne.n	8009446 <prvProcessTimerOrBlockTask+0x42>
 800942c:	687a      	ldr	r2, [r7, #4]
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	429a      	cmp	r2, r3
 8009432:	d808      	bhi.n	8009446 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8009434:	f7ff fab4 	bl	80089a0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	0011      	movs	r1, r2
 800943e:	0018      	movs	r0, r3
 8009440:	f7ff ff90 	bl	8009364 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009444:	e01b      	b.n	800947e <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d006      	beq.n	800945a <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800944c:	4b0e      	ldr	r3, [pc, #56]	@ (8009488 <prvProcessTimerOrBlockTask+0x84>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	425a      	negs	r2, r3
 8009454:	4153      	adcs	r3, r2
 8009456:	b2db      	uxtb	r3, r3
 8009458:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800945a:	4b0c      	ldr	r3, [pc, #48]	@ (800948c <prvProcessTimerOrBlockTask+0x88>)
 800945c:	6818      	ldr	r0, [r3, #0]
 800945e:	687a      	ldr	r2, [r7, #4]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	1ad3      	subs	r3, r2, r3
 8009464:	683a      	ldr	r2, [r7, #0]
 8009466:	0019      	movs	r1, r3
 8009468:	f7ff f862 	bl	8008530 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800946c:	f7ff fa98 	bl	80089a0 <xTaskResumeAll>
 8009470:	1e03      	subs	r3, r0, #0
 8009472:	d104      	bne.n	800947e <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8009474:	f000 fa5c 	bl	8009930 <vPortYield>
}
 8009478:	e001      	b.n	800947e <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 800947a:	f7ff fa91 	bl	80089a0 <xTaskResumeAll>
}
 800947e:	46c0      	nop			@ (mov r8, r8)
 8009480:	46bd      	mov	sp, r7
 8009482:	b004      	add	sp, #16
 8009484:	bd80      	pop	{r7, pc}
 8009486:	46c0      	nop			@ (mov r8, r8)
 8009488:	200012dc 	.word	0x200012dc
 800948c:	200012e0 	.word	0x200012e0

08009490 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b084      	sub	sp, #16
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009498:	4b0c      	ldr	r3, [pc, #48]	@ (80094cc <prvGetNextExpireTime+0x3c>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	425a      	negs	r2, r3
 80094a0:	4153      	adcs	r3, r2
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	001a      	movs	r2, r3
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d105      	bne.n	80094be <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80094b2:	4b06      	ldr	r3, [pc, #24]	@ (80094cc <prvGetNextExpireTime+0x3c>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	68db      	ldr	r3, [r3, #12]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	60fb      	str	r3, [r7, #12]
 80094bc:	e001      	b.n	80094c2 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80094be:	2300      	movs	r3, #0
 80094c0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80094c2:	68fb      	ldr	r3, [r7, #12]
}
 80094c4:	0018      	movs	r0, r3
 80094c6:	46bd      	mov	sp, r7
 80094c8:	b004      	add	sp, #16
 80094ca:	bd80      	pop	{r7, pc}
 80094cc:	200012d8 	.word	0x200012d8

080094d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80094d8:	f7ff faee 	bl	8008ab8 <xTaskGetTickCount>
 80094dc:	0003      	movs	r3, r0
 80094de:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 80094e0:	4b0a      	ldr	r3, [pc, #40]	@ (800950c <prvSampleTimeNow+0x3c>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d205      	bcs.n	80094f6 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 80094ea:	f000 f8f5 	bl	80096d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2201      	movs	r2, #1
 80094f2:	601a      	str	r2, [r3, #0]
 80094f4:	e002      	b.n	80094fc <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80094fc:	4b03      	ldr	r3, [pc, #12]	@ (800950c <prvSampleTimeNow+0x3c>)
 80094fe:	68fa      	ldr	r2, [r7, #12]
 8009500:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8009502:	68fb      	ldr	r3, [r7, #12]
}
 8009504:	0018      	movs	r0, r3
 8009506:	46bd      	mov	sp, r7
 8009508:	b004      	add	sp, #16
 800950a:	bd80      	pop	{r7, pc}
 800950c:	200012e8 	.word	0x200012e8

08009510 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b086      	sub	sp, #24
 8009514:	af00      	add	r7, sp, #0
 8009516:	60f8      	str	r0, [r7, #12]
 8009518:	60b9      	str	r1, [r7, #8]
 800951a:	607a      	str	r2, [r7, #4]
 800951c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800951e:	2300      	movs	r3, #0
 8009520:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	68ba      	ldr	r2, [r7, #8]
 8009526:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800952e:	68ba      	ldr	r2, [r7, #8]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	429a      	cmp	r2, r3
 8009534:	d812      	bhi.n	800955c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	1ad2      	subs	r2, r2, r3
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	699b      	ldr	r3, [r3, #24]
 8009540:	429a      	cmp	r2, r3
 8009542:	d302      	bcc.n	800954a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009544:	2301      	movs	r3, #1
 8009546:	617b      	str	r3, [r7, #20]
 8009548:	e01b      	b.n	8009582 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800954a:	4b10      	ldr	r3, [pc, #64]	@ (800958c <prvInsertTimerInActiveList+0x7c>)
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	3304      	adds	r3, #4
 8009552:	0019      	movs	r1, r3
 8009554:	0010      	movs	r0, r2
 8009556:	f7fe fb88 	bl	8007c6a <vListInsert>
 800955a:	e012      	b.n	8009582 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800955c:	687a      	ldr	r2, [r7, #4]
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	429a      	cmp	r2, r3
 8009562:	d206      	bcs.n	8009572 <prvInsertTimerInActiveList+0x62>
 8009564:	68ba      	ldr	r2, [r7, #8]
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	429a      	cmp	r2, r3
 800956a:	d302      	bcc.n	8009572 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800956c:	2301      	movs	r3, #1
 800956e:	617b      	str	r3, [r7, #20]
 8009570:	e007      	b.n	8009582 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009572:	4b07      	ldr	r3, [pc, #28]	@ (8009590 <prvInsertTimerInActiveList+0x80>)
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	3304      	adds	r3, #4
 800957a:	0019      	movs	r1, r3
 800957c:	0010      	movs	r0, r2
 800957e:	f7fe fb74 	bl	8007c6a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009582:	697b      	ldr	r3, [r7, #20]
}
 8009584:	0018      	movs	r0, r3
 8009586:	46bd      	mov	sp, r7
 8009588:	b006      	add	sp, #24
 800958a:	bd80      	pop	{r7, pc}
 800958c:	200012dc 	.word	0x200012dc
 8009590:	200012d8 	.word	0x200012d8

08009594 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009594:	b590      	push	{r4, r7, lr}
 8009596:	b08d      	sub	sp, #52	@ 0x34
 8009598:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800959a:	e089      	b.n	80096b0 <prvProcessReceivedCommands+0x11c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800959c:	2208      	movs	r2, #8
 800959e:	18bb      	adds	r3, r7, r2
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	da10      	bge.n	80095c8 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80095a6:	18bb      	adds	r3, r7, r2
 80095a8:	3304      	adds	r3, #4
 80095aa:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80095ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d102      	bne.n	80095b8 <prvProcessReceivedCommands+0x24>
 80095b2:	b672      	cpsid	i
 80095b4:	46c0      	nop			@ (mov r8, r8)
 80095b6:	e7fd      	b.n	80095b4 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80095b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095be:	6858      	ldr	r0, [r3, #4]
 80095c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	0019      	movs	r1, r3
 80095c6:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80095c8:	2208      	movs	r2, #8
 80095ca:	18bb      	adds	r3, r7, r2
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	da00      	bge.n	80095d4 <prvProcessReceivedCommands+0x40>
 80095d2:	e06d      	b.n	80096b0 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80095d4:	18bb      	adds	r3, r7, r2
 80095d6:	689b      	ldr	r3, [r3, #8]
 80095d8:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80095da:	6a3b      	ldr	r3, [r7, #32]
 80095dc:	695b      	ldr	r3, [r3, #20]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d004      	beq.n	80095ec <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80095e2:	6a3b      	ldr	r3, [r7, #32]
 80095e4:	3304      	adds	r3, #4
 80095e6:	0018      	movs	r0, r3
 80095e8:	f7fe fb75 	bl	8007cd6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80095ec:	1d3b      	adds	r3, r7, #4
 80095ee:	0018      	movs	r0, r3
 80095f0:	f7ff ff6e 	bl	80094d0 <prvSampleTimeNow>
 80095f4:	0003      	movs	r3, r0
 80095f6:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 80095f8:	2308      	movs	r3, #8
 80095fa:	18fb      	adds	r3, r7, r3
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	2b09      	cmp	r3, #9
 8009600:	d84f      	bhi.n	80096a2 <prvProcessReceivedCommands+0x10e>
 8009602:	009a      	lsls	r2, r3, #2
 8009604:	4b32      	ldr	r3, [pc, #200]	@ (80096d0 <prvProcessReceivedCommands+0x13c>)
 8009606:	18d3      	adds	r3, r2, r3
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800960c:	2408      	movs	r4, #8
 800960e:	193b      	adds	r3, r7, r4
 8009610:	685a      	ldr	r2, [r3, #4]
 8009612:	6a3b      	ldr	r3, [r7, #32]
 8009614:	699b      	ldr	r3, [r3, #24]
 8009616:	18d1      	adds	r1, r2, r3
 8009618:	193b      	adds	r3, r7, r4
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	69fa      	ldr	r2, [r7, #28]
 800961e:	6a38      	ldr	r0, [r7, #32]
 8009620:	f7ff ff76 	bl	8009510 <prvInsertTimerInActiveList>
 8009624:	1e03      	subs	r3, r0, #0
 8009626:	d040      	beq.n	80096aa <prvProcessReceivedCommands+0x116>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009628:	6a3b      	ldr	r3, [r7, #32]
 800962a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800962c:	6a3a      	ldr	r2, [r7, #32]
 800962e:	0010      	movs	r0, r2
 8009630:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009632:	6a3b      	ldr	r3, [r7, #32]
 8009634:	69db      	ldr	r3, [r3, #28]
 8009636:	2b01      	cmp	r3, #1
 8009638:	d137      	bne.n	80096aa <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800963a:	193b      	adds	r3, r7, r4
 800963c:	685a      	ldr	r2, [r3, #4]
 800963e:	6a3b      	ldr	r3, [r7, #32]
 8009640:	699b      	ldr	r3, [r3, #24]
 8009642:	18d2      	adds	r2, r2, r3
 8009644:	6a38      	ldr	r0, [r7, #32]
 8009646:	2300      	movs	r3, #0
 8009648:	9300      	str	r3, [sp, #0]
 800964a:	2300      	movs	r3, #0
 800964c:	2100      	movs	r1, #0
 800964e:	f7ff fe3d 	bl	80092cc <xTimerGenericCommand>
 8009652:	0003      	movs	r3, r0
 8009654:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8009656:	69bb      	ldr	r3, [r7, #24]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d126      	bne.n	80096aa <prvProcessReceivedCommands+0x116>
 800965c:	b672      	cpsid	i
 800965e:	46c0      	nop			@ (mov r8, r8)
 8009660:	e7fd      	b.n	800965e <prvProcessReceivedCommands+0xca>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009662:	2308      	movs	r3, #8
 8009664:	18fb      	adds	r3, r7, r3
 8009666:	685a      	ldr	r2, [r3, #4]
 8009668:	6a3b      	ldr	r3, [r7, #32]
 800966a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800966c:	6a3b      	ldr	r3, [r7, #32]
 800966e:	699b      	ldr	r3, [r3, #24]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d102      	bne.n	800967a <prvProcessReceivedCommands+0xe6>
 8009674:	b672      	cpsid	i
 8009676:	46c0      	nop			@ (mov r8, r8)
 8009678:	e7fd      	b.n	8009676 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800967a:	6a3b      	ldr	r3, [r7, #32]
 800967c:	699a      	ldr	r2, [r3, #24]
 800967e:	69fb      	ldr	r3, [r7, #28]
 8009680:	18d1      	adds	r1, r2, r3
 8009682:	69fb      	ldr	r3, [r7, #28]
 8009684:	69fa      	ldr	r2, [r7, #28]
 8009686:	6a38      	ldr	r0, [r7, #32]
 8009688:	f7ff ff42 	bl	8009510 <prvInsertTimerInActiveList>
					break;
 800968c:	e010      	b.n	80096b0 <prvProcessReceivedCommands+0x11c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800968e:	6a3b      	ldr	r3, [r7, #32]
 8009690:	222c      	movs	r2, #44	@ 0x2c
 8009692:	5c9b      	ldrb	r3, [r3, r2]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d10a      	bne.n	80096ae <prvProcessReceivedCommands+0x11a>
						{
							vPortFree( pxTimer );
 8009698:	6a3b      	ldr	r3, [r7, #32]
 800969a:	0018      	movs	r0, r3
 800969c:	f000 fa98 	bl	8009bd0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80096a0:	e005      	b.n	80096ae <prvProcessReceivedCommands+0x11a>

				default	:
					/* Don't expect to get here. */
					break;
 80096a2:	46c0      	nop			@ (mov r8, r8)
 80096a4:	e004      	b.n	80096b0 <prvProcessReceivedCommands+0x11c>
					break;
 80096a6:	46c0      	nop			@ (mov r8, r8)
 80096a8:	e002      	b.n	80096b0 <prvProcessReceivedCommands+0x11c>
					break;
 80096aa:	46c0      	nop			@ (mov r8, r8)
 80096ac:	e000      	b.n	80096b0 <prvProcessReceivedCommands+0x11c>
					break;
 80096ae:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80096b0:	4b08      	ldr	r3, [pc, #32]	@ (80096d4 <prvProcessReceivedCommands+0x140>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2208      	movs	r2, #8
 80096b6:	18b9      	adds	r1, r7, r2
 80096b8:	2200      	movs	r2, #0
 80096ba:	0018      	movs	r0, r3
 80096bc:	f7fe fd3b 	bl	8008136 <xQueueReceive>
 80096c0:	1e03      	subs	r3, r0, #0
 80096c2:	d000      	beq.n	80096c6 <prvProcessReceivedCommands+0x132>
 80096c4:	e76a      	b.n	800959c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80096c6:	46c0      	nop			@ (mov r8, r8)
 80096c8:	46c0      	nop			@ (mov r8, r8)
 80096ca:	46bd      	mov	sp, r7
 80096cc:	b00b      	add	sp, #44	@ 0x2c
 80096ce:	bd90      	pop	{r4, r7, pc}
 80096d0:	0800be08 	.word	0x0800be08
 80096d4:	200012e0 	.word	0x200012e0

080096d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b088      	sub	sp, #32
 80096dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80096de:	e03f      	b.n	8009760 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096e0:	4b29      	ldr	r3, [pc, #164]	@ (8009788 <prvSwitchTimerLists+0xb0>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	68db      	ldr	r3, [r3, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096ea:	4b27      	ldr	r3, [pc, #156]	@ (8009788 <prvSwitchTimerLists+0xb0>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	68db      	ldr	r3, [r3, #12]
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	3304      	adds	r3, #4
 80096f8:	0018      	movs	r0, r3
 80096fa:	f7fe faec 	bl	8007cd6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009702:	68fa      	ldr	r2, [r7, #12]
 8009704:	0010      	movs	r0, r2
 8009706:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	69db      	ldr	r3, [r3, #28]
 800970c:	2b01      	cmp	r3, #1
 800970e:	d127      	bne.n	8009760 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	693a      	ldr	r2, [r7, #16]
 8009716:	18d3      	adds	r3, r2, r3
 8009718:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800971a:	68ba      	ldr	r2, [r7, #8]
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	429a      	cmp	r2, r3
 8009720:	d90e      	bls.n	8009740 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	68ba      	ldr	r2, [r7, #8]
 8009726:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	68fa      	ldr	r2, [r7, #12]
 800972c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800972e:	4b16      	ldr	r3, [pc, #88]	@ (8009788 <prvSwitchTimerLists+0xb0>)
 8009730:	681a      	ldr	r2, [r3, #0]
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	3304      	adds	r3, #4
 8009736:	0019      	movs	r1, r3
 8009738:	0010      	movs	r0, r2
 800973a:	f7fe fa96 	bl	8007c6a <vListInsert>
 800973e:	e00f      	b.n	8009760 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009740:	693a      	ldr	r2, [r7, #16]
 8009742:	68f8      	ldr	r0, [r7, #12]
 8009744:	2300      	movs	r3, #0
 8009746:	9300      	str	r3, [sp, #0]
 8009748:	2300      	movs	r3, #0
 800974a:	2100      	movs	r1, #0
 800974c:	f7ff fdbe 	bl	80092cc <xTimerGenericCommand>
 8009750:	0003      	movs	r3, r0
 8009752:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d102      	bne.n	8009760 <prvSwitchTimerLists+0x88>
 800975a:	b672      	cpsid	i
 800975c:	46c0      	nop			@ (mov r8, r8)
 800975e:	e7fd      	b.n	800975c <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009760:	4b09      	ldr	r3, [pc, #36]	@ (8009788 <prvSwitchTimerLists+0xb0>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d1ba      	bne.n	80096e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800976a:	4b07      	ldr	r3, [pc, #28]	@ (8009788 <prvSwitchTimerLists+0xb0>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009770:	4b06      	ldr	r3, [pc, #24]	@ (800978c <prvSwitchTimerLists+0xb4>)
 8009772:	681a      	ldr	r2, [r3, #0]
 8009774:	4b04      	ldr	r3, [pc, #16]	@ (8009788 <prvSwitchTimerLists+0xb0>)
 8009776:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8009778:	4b04      	ldr	r3, [pc, #16]	@ (800978c <prvSwitchTimerLists+0xb4>)
 800977a:	697a      	ldr	r2, [r7, #20]
 800977c:	601a      	str	r2, [r3, #0]
}
 800977e:	46c0      	nop			@ (mov r8, r8)
 8009780:	46bd      	mov	sp, r7
 8009782:	b006      	add	sp, #24
 8009784:	bd80      	pop	{r7, pc}
 8009786:	46c0      	nop			@ (mov r8, r8)
 8009788:	200012d8 	.word	0x200012d8
 800978c:	200012dc 	.word	0x200012dc

08009790 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b082      	sub	sp, #8
 8009794:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009796:	f000 f8db 	bl	8009950 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800979a:	4b16      	ldr	r3, [pc, #88]	@ (80097f4 <prvCheckForValidListAndQueue+0x64>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d123      	bne.n	80097ea <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 80097a2:	4b15      	ldr	r3, [pc, #84]	@ (80097f8 <prvCheckForValidListAndQueue+0x68>)
 80097a4:	0018      	movs	r0, r3
 80097a6:	f7fe fa15 	bl	8007bd4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80097aa:	4b14      	ldr	r3, [pc, #80]	@ (80097fc <prvCheckForValidListAndQueue+0x6c>)
 80097ac:	0018      	movs	r0, r3
 80097ae:	f7fe fa11 	bl	8007bd4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80097b2:	4b13      	ldr	r3, [pc, #76]	@ (8009800 <prvCheckForValidListAndQueue+0x70>)
 80097b4:	4a10      	ldr	r2, [pc, #64]	@ (80097f8 <prvCheckForValidListAndQueue+0x68>)
 80097b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80097b8:	4b12      	ldr	r3, [pc, #72]	@ (8009804 <prvCheckForValidListAndQueue+0x74>)
 80097ba:	4a10      	ldr	r2, [pc, #64]	@ (80097fc <prvCheckForValidListAndQueue+0x6c>)
 80097bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80097be:	4b12      	ldr	r3, [pc, #72]	@ (8009808 <prvCheckForValidListAndQueue+0x78>)
 80097c0:	4a12      	ldr	r2, [pc, #72]	@ (800980c <prvCheckForValidListAndQueue+0x7c>)
 80097c2:	2100      	movs	r1, #0
 80097c4:	9100      	str	r1, [sp, #0]
 80097c6:	2110      	movs	r1, #16
 80097c8:	200a      	movs	r0, #10
 80097ca:	f7fe fb01 	bl	8007dd0 <xQueueGenericCreateStatic>
 80097ce:	0002      	movs	r2, r0
 80097d0:	4b08      	ldr	r3, [pc, #32]	@ (80097f4 <prvCheckForValidListAndQueue+0x64>)
 80097d2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80097d4:	4b07      	ldr	r3, [pc, #28]	@ (80097f4 <prvCheckForValidListAndQueue+0x64>)
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d006      	beq.n	80097ea <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80097dc:	4b05      	ldr	r3, [pc, #20]	@ (80097f4 <prvCheckForValidListAndQueue+0x64>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a0b      	ldr	r2, [pc, #44]	@ (8009810 <prvCheckForValidListAndQueue+0x80>)
 80097e2:	0011      	movs	r1, r2
 80097e4:	0018      	movs	r0, r3
 80097e6:	f7fe fe7b 	bl	80084e0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80097ea:	f000 f8c3 	bl	8009974 <vPortExitCritical>
}
 80097ee:	46c0      	nop			@ (mov r8, r8)
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}
 80097f4:	200012e0 	.word	0x200012e0
 80097f8:	200012b0 	.word	0x200012b0
 80097fc:	200012c4 	.word	0x200012c4
 8009800:	200012d8 	.word	0x200012d8
 8009804:	200012dc 	.word	0x200012dc
 8009808:	2000138c 	.word	0x2000138c
 800980c:	200012ec 	.word	0x200012ec
 8009810:	0800a878 	.word	0x0800a878

08009814 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	60f8      	str	r0, [r7, #12]
 800981c:	60b9      	str	r1, [r7, #8]
 800981e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	3b04      	subs	r3, #4
 8009824:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2280      	movs	r2, #128	@ 0x80
 800982a:	0452      	lsls	r2, r2, #17
 800982c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	3b04      	subs	r3, #4
 8009832:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8009834:	68ba      	ldr	r2, [r7, #8]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	3b04      	subs	r3, #4
 800983e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009840:	4a08      	ldr	r2, [pc, #32]	@ (8009864 <pxPortInitialiseStack+0x50>)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	3b14      	subs	r3, #20
 800984a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	3b20      	subs	r3, #32
 8009856:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009858:	68fb      	ldr	r3, [r7, #12]
}
 800985a:	0018      	movs	r0, r3
 800985c:	46bd      	mov	sp, r7
 800985e:	b004      	add	sp, #16
 8009860:	bd80      	pop	{r7, pc}
 8009862:	46c0      	nop			@ (mov r8, r8)
 8009864:	08009869 	.word	0x08009869

08009868 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b082      	sub	sp, #8
 800986c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800986e:	2300      	movs	r3, #0
 8009870:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009872:	4b08      	ldr	r3, [pc, #32]	@ (8009894 <prvTaskExitError+0x2c>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	3301      	adds	r3, #1
 8009878:	d002      	beq.n	8009880 <prvTaskExitError+0x18>
 800987a:	b672      	cpsid	i
 800987c:	46c0      	nop			@ (mov r8, r8)
 800987e:	e7fd      	b.n	800987c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8009880:	b672      	cpsid	i
	while( ulDummy == 0 )
 8009882:	46c0      	nop			@ (mov r8, r8)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d0fc      	beq.n	8009884 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800988a:	46c0      	nop			@ (mov r8, r8)
 800988c:	46c0      	nop			@ (mov r8, r8)
 800988e:	46bd      	mov	sp, r7
 8009890:	b002      	add	sp, #8
 8009892:	bd80      	pop	{r7, pc}
 8009894:	20000028 	.word	0x20000028

08009898 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8009898:	b580      	push	{r7, lr}
 800989a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800989c:	46c0      	nop			@ (mov r8, r8)
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}
	...

080098b0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80098b0:	4a0b      	ldr	r2, [pc, #44]	@ (80098e0 <pxCurrentTCBConst2>)
 80098b2:	6813      	ldr	r3, [r2, #0]
 80098b4:	6818      	ldr	r0, [r3, #0]
 80098b6:	3020      	adds	r0, #32
 80098b8:	f380 8809 	msr	PSP, r0
 80098bc:	2002      	movs	r0, #2
 80098be:	f380 8814 	msr	CONTROL, r0
 80098c2:	f3bf 8f6f 	isb	sy
 80098c6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80098c8:	46ae      	mov	lr, r5
 80098ca:	bc08      	pop	{r3}
 80098cc:	bc04      	pop	{r2}
 80098ce:	b662      	cpsie	i
 80098d0:	4718      	bx	r3
 80098d2:	46c0      	nop			@ (mov r8, r8)
 80098d4:	46c0      	nop			@ (mov r8, r8)
 80098d6:	46c0      	nop			@ (mov r8, r8)
 80098d8:	46c0      	nop			@ (mov r8, r8)
 80098da:	46c0      	nop			@ (mov r8, r8)
 80098dc:	46c0      	nop			@ (mov r8, r8)
 80098de:	46c0      	nop			@ (mov r8, r8)

080098e0 <pxCurrentTCBConst2>:
 80098e0:	20000db0 	.word	0x20000db0
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80098e4:	46c0      	nop			@ (mov r8, r8)
 80098e6:	46c0      	nop			@ (mov r8, r8)

080098e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80098ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009928 <xPortStartScheduler+0x40>)
 80098ee:	681a      	ldr	r2, [r3, #0]
 80098f0:	4b0d      	ldr	r3, [pc, #52]	@ (8009928 <xPortStartScheduler+0x40>)
 80098f2:	21ff      	movs	r1, #255	@ 0xff
 80098f4:	0409      	lsls	r1, r1, #16
 80098f6:	430a      	orrs	r2, r1
 80098f8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80098fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009928 <xPortStartScheduler+0x40>)
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	4b0a      	ldr	r3, [pc, #40]	@ (8009928 <xPortStartScheduler+0x40>)
 8009900:	21ff      	movs	r1, #255	@ 0xff
 8009902:	0609      	lsls	r1, r1, #24
 8009904:	430a      	orrs	r2, r1
 8009906:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8009908:	f000 f898 	bl	8009a3c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800990c:	4b07      	ldr	r3, [pc, #28]	@ (800992c <xPortStartScheduler+0x44>)
 800990e:	2200      	movs	r2, #0
 8009910:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8009912:	f7ff ffcd 	bl	80098b0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009916:	f7ff f993 	bl	8008c40 <vTaskSwitchContext>
	prvTaskExitError();
 800991a:	f7ff ffa5 	bl	8009868 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800991e:	2300      	movs	r3, #0
}
 8009920:	0018      	movs	r0, r3
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	46c0      	nop			@ (mov r8, r8)
 8009928:	e000ed20 	.word	0xe000ed20
 800992c:	20000028 	.word	0x20000028

08009930 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8009930:	b580      	push	{r7, lr}
 8009932:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8009934:	4b05      	ldr	r3, [pc, #20]	@ (800994c <vPortYield+0x1c>)
 8009936:	2280      	movs	r2, #128	@ 0x80
 8009938:	0552      	lsls	r2, r2, #21
 800993a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800993c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8009940:	f3bf 8f6f 	isb	sy
}
 8009944:	46c0      	nop			@ (mov r8, r8)
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}
 800994a:	46c0      	nop			@ (mov r8, r8)
 800994c:	e000ed04 	.word	0xe000ed04

08009950 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009950:	b580      	push	{r7, lr}
 8009952:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8009954:	b672      	cpsid	i
    uxCriticalNesting++;
 8009956:	4b06      	ldr	r3, [pc, #24]	@ (8009970 <vPortEnterCritical+0x20>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	1c5a      	adds	r2, r3, #1
 800995c:	4b04      	ldr	r3, [pc, #16]	@ (8009970 <vPortEnterCritical+0x20>)
 800995e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8009960:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8009964:	f3bf 8f6f 	isb	sy
}
 8009968:	46c0      	nop			@ (mov r8, r8)
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
 800996e:	46c0      	nop			@ (mov r8, r8)
 8009970:	20000028 	.word	0x20000028

08009974 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009974:	b580      	push	{r7, lr}
 8009976:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009978:	4b09      	ldr	r3, [pc, #36]	@ (80099a0 <vPortExitCritical+0x2c>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d102      	bne.n	8009986 <vPortExitCritical+0x12>
 8009980:	b672      	cpsid	i
 8009982:	46c0      	nop			@ (mov r8, r8)
 8009984:	e7fd      	b.n	8009982 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8009986:	4b06      	ldr	r3, [pc, #24]	@ (80099a0 <vPortExitCritical+0x2c>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	1e5a      	subs	r2, r3, #1
 800998c:	4b04      	ldr	r3, [pc, #16]	@ (80099a0 <vPortExitCritical+0x2c>)
 800998e:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8009990:	4b03      	ldr	r3, [pc, #12]	@ (80099a0 <vPortExitCritical+0x2c>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d100      	bne.n	800999a <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 8009998:	b662      	cpsie	i
    }
}
 800999a:	46c0      	nop			@ (mov r8, r8)
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}
 80099a0:	20000028 	.word	0x20000028

080099a4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80099a4:	f3ef 8010 	mrs	r0, PRIMASK
 80099a8:	b672      	cpsid	i
 80099aa:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 80099ac:	46c0      	nop			@ (mov r8, r8)
 80099ae:	0018      	movs	r0, r3

080099b0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80099b0:	f380 8810 	msr	PRIMASK, r0
 80099b4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 80099b6:	46c0      	nop			@ (mov r8, r8)
	...

080099c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80099c0:	f3ef 8009 	mrs	r0, PSP
 80099c4:	4b0e      	ldr	r3, [pc, #56]	@ (8009a00 <pxCurrentTCBConst>)
 80099c6:	681a      	ldr	r2, [r3, #0]
 80099c8:	3820      	subs	r0, #32
 80099ca:	6010      	str	r0, [r2, #0]
 80099cc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80099ce:	4644      	mov	r4, r8
 80099d0:	464d      	mov	r5, r9
 80099d2:	4656      	mov	r6, sl
 80099d4:	465f      	mov	r7, fp
 80099d6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80099d8:	b508      	push	{r3, lr}
 80099da:	b672      	cpsid	i
 80099dc:	f7ff f930 	bl	8008c40 <vTaskSwitchContext>
 80099e0:	b662      	cpsie	i
 80099e2:	bc0c      	pop	{r2, r3}
 80099e4:	6811      	ldr	r1, [r2, #0]
 80099e6:	6808      	ldr	r0, [r1, #0]
 80099e8:	3010      	adds	r0, #16
 80099ea:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80099ec:	46a0      	mov	r8, r4
 80099ee:	46a9      	mov	r9, r5
 80099f0:	46b2      	mov	sl, r6
 80099f2:	46bb      	mov	fp, r7
 80099f4:	f380 8809 	msr	PSP, r0
 80099f8:	3820      	subs	r0, #32
 80099fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80099fc:	4718      	bx	r3
 80099fe:	46c0      	nop			@ (mov r8, r8)

08009a00 <pxCurrentTCBConst>:
 8009a00:	20000db0 	.word	0x20000db0
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8009a04:	46c0      	nop			@ (mov r8, r8)
 8009a06:	46c0      	nop			@ (mov r8, r8)

08009a08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b082      	sub	sp, #8
 8009a0c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8009a0e:	f7ff ffc9 	bl	80099a4 <ulSetInterruptMaskFromISR>
 8009a12:	0003      	movs	r3, r0
 8009a14:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009a16:	f7ff f85d 	bl	8008ad4 <xTaskIncrementTick>
 8009a1a:	1e03      	subs	r3, r0, #0
 8009a1c:	d003      	beq.n	8009a26 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8009a1e:	4b06      	ldr	r3, [pc, #24]	@ (8009a38 <SysTick_Handler+0x30>)
 8009a20:	2280      	movs	r2, #128	@ 0x80
 8009a22:	0552      	lsls	r2, r2, #21
 8009a24:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	0018      	movs	r0, r3
 8009a2a:	f7ff ffc1 	bl	80099b0 <vClearInterruptMaskFromISR>
}
 8009a2e:	46c0      	nop			@ (mov r8, r8)
 8009a30:	46bd      	mov	sp, r7
 8009a32:	b002      	add	sp, #8
 8009a34:	bd80      	pop	{r7, pc}
 8009a36:	46c0      	nop			@ (mov r8, r8)
 8009a38:	e000ed04 	.word	0xe000ed04

08009a3c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8009a40:	4b0b      	ldr	r3, [pc, #44]	@ (8009a70 <prvSetupTimerInterrupt+0x34>)
 8009a42:	2200      	movs	r2, #0
 8009a44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8009a46:	4b0b      	ldr	r3, [pc, #44]	@ (8009a74 <prvSetupTimerInterrupt+0x38>)
 8009a48:	2200      	movs	r2, #0
 8009a4a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8009a78 <prvSetupTimerInterrupt+0x3c>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	22fa      	movs	r2, #250	@ 0xfa
 8009a52:	0091      	lsls	r1, r2, #2
 8009a54:	0018      	movs	r0, r3
 8009a56:	f7f6 fb61 	bl	800011c <__udivsi3>
 8009a5a:	0003      	movs	r3, r0
 8009a5c:	001a      	movs	r2, r3
 8009a5e:	4b07      	ldr	r3, [pc, #28]	@ (8009a7c <prvSetupTimerInterrupt+0x40>)
 8009a60:	3a01      	subs	r2, #1
 8009a62:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8009a64:	4b02      	ldr	r3, [pc, #8]	@ (8009a70 <prvSetupTimerInterrupt+0x34>)
 8009a66:	2207      	movs	r2, #7
 8009a68:	601a      	str	r2, [r3, #0]
}
 8009a6a:	46c0      	nop			@ (mov r8, r8)
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}
 8009a70:	e000e010 	.word	0xe000e010
 8009a74:	e000e018 	.word	0xe000e018
 8009a78:	2000001c 	.word	0x2000001c
 8009a7c:	e000e014 	.word	0xe000e014

08009a80 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b086      	sub	sp, #24
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8009a8c:	f7fe ff7c 	bl	8008988 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009a90:	4b4a      	ldr	r3, [pc, #296]	@ (8009bbc <pvPortMalloc+0x13c>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d101      	bne.n	8009a9c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009a98:	f000 f8e4 	bl	8009c64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009a9c:	4b48      	ldr	r3, [pc, #288]	@ (8009bc0 <pvPortMalloc+0x140>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	687a      	ldr	r2, [r7, #4]
 8009aa2:	4013      	ands	r3, r2
 8009aa4:	d000      	beq.n	8009aa8 <pvPortMalloc+0x28>
 8009aa6:	e07b      	b.n	8009ba0 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d013      	beq.n	8009ad6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 8009aae:	2208      	movs	r2, #8
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	189b      	adds	r3, r3, r2
 8009ab4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2207      	movs	r2, #7
 8009aba:	4013      	ands	r3, r2
 8009abc:	d00b      	beq.n	8009ad6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2207      	movs	r2, #7
 8009ac2:	4393      	bics	r3, r2
 8009ac4:	3308      	adds	r3, #8
 8009ac6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2207      	movs	r2, #7
 8009acc:	4013      	ands	r3, r2
 8009ace:	d002      	beq.n	8009ad6 <pvPortMalloc+0x56>
 8009ad0:	b672      	cpsid	i
 8009ad2:	46c0      	nop			@ (mov r8, r8)
 8009ad4:	e7fd      	b.n	8009ad2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d061      	beq.n	8009ba0 <pvPortMalloc+0x120>
 8009adc:	4b39      	ldr	r3, [pc, #228]	@ (8009bc4 <pvPortMalloc+0x144>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	687a      	ldr	r2, [r7, #4]
 8009ae2:	429a      	cmp	r2, r3
 8009ae4:	d85c      	bhi.n	8009ba0 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009ae6:	4b38      	ldr	r3, [pc, #224]	@ (8009bc8 <pvPortMalloc+0x148>)
 8009ae8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8009aea:	4b37      	ldr	r3, [pc, #220]	@ (8009bc8 <pvPortMalloc+0x148>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009af0:	e004      	b.n	8009afc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	687a      	ldr	r2, [r7, #4]
 8009b02:	429a      	cmp	r2, r3
 8009b04:	d903      	bls.n	8009b0e <pvPortMalloc+0x8e>
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d1f1      	bne.n	8009af2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8009bbc <pvPortMalloc+0x13c>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	697a      	ldr	r2, [r7, #20]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d043      	beq.n	8009ba0 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2208      	movs	r2, #8
 8009b1e:	189b      	adds	r3, r3, r2
 8009b20:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	681a      	ldr	r2, [r3, #0]
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	685a      	ldr	r2, [r3, #4]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	1ad2      	subs	r2, r2, r3
 8009b32:	2308      	movs	r3, #8
 8009b34:	005b      	lsls	r3, r3, #1
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d917      	bls.n	8009b6a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009b3a:	697a      	ldr	r2, [r7, #20]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	18d3      	adds	r3, r2, r3
 8009b40:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	2207      	movs	r2, #7
 8009b46:	4013      	ands	r3, r2
 8009b48:	d002      	beq.n	8009b50 <pvPortMalloc+0xd0>
 8009b4a:	b672      	cpsid	i
 8009b4c:	46c0      	nop			@ (mov r8, r8)
 8009b4e:	e7fd      	b.n	8009b4c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	685a      	ldr	r2, [r3, #4]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	1ad2      	subs	r2, r2, r3
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	687a      	ldr	r2, [r7, #4]
 8009b60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	0018      	movs	r0, r3
 8009b66:	f000 f8dd 	bl	8009d24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009b6a:	4b16      	ldr	r3, [pc, #88]	@ (8009bc4 <pvPortMalloc+0x144>)
 8009b6c:	681a      	ldr	r2, [r3, #0]
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	1ad2      	subs	r2, r2, r3
 8009b74:	4b13      	ldr	r3, [pc, #76]	@ (8009bc4 <pvPortMalloc+0x144>)
 8009b76:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009b78:	4b12      	ldr	r3, [pc, #72]	@ (8009bc4 <pvPortMalloc+0x144>)
 8009b7a:	681a      	ldr	r2, [r3, #0]
 8009b7c:	4b13      	ldr	r3, [pc, #76]	@ (8009bcc <pvPortMalloc+0x14c>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d203      	bcs.n	8009b8c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009b84:	4b0f      	ldr	r3, [pc, #60]	@ (8009bc4 <pvPortMalloc+0x144>)
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	4b10      	ldr	r3, [pc, #64]	@ (8009bcc <pvPortMalloc+0x14c>)
 8009b8a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	685a      	ldr	r2, [r3, #4]
 8009b90:	4b0b      	ldr	r3, [pc, #44]	@ (8009bc0 <pvPortMalloc+0x140>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	431a      	orrs	r2, r3
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009ba0:	f7fe fefe 	bl	80089a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	2207      	movs	r2, #7
 8009ba8:	4013      	ands	r3, r2
 8009baa:	d002      	beq.n	8009bb2 <pvPortMalloc+0x132>
 8009bac:	b672      	cpsid	i
 8009bae:	46c0      	nop			@ (mov r8, r8)
 8009bb0:	e7fd      	b.n	8009bae <pvPortMalloc+0x12e>
	return pvReturn;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
}
 8009bb4:	0018      	movs	r0, r3
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	b006      	add	sp, #24
 8009bba:	bd80      	pop	{r7, pc}
 8009bbc:	20001fe4 	.word	0x20001fe4
 8009bc0:	20001ff0 	.word	0x20001ff0
 8009bc4:	20001fe8 	.word	0x20001fe8
 8009bc8:	20001fdc 	.word	0x20001fdc
 8009bcc:	20001fec 	.word	0x20001fec

08009bd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d037      	beq.n	8009c52 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009be2:	2308      	movs	r3, #8
 8009be4:	425b      	negs	r3, r3
 8009be6:	68fa      	ldr	r2, [r7, #12]
 8009be8:	18d3      	adds	r3, r2, r3
 8009bea:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	685a      	ldr	r2, [r3, #4]
 8009bf4:	4b19      	ldr	r3, [pc, #100]	@ (8009c5c <vPortFree+0x8c>)
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	4013      	ands	r3, r2
 8009bfa:	d102      	bne.n	8009c02 <vPortFree+0x32>
 8009bfc:	b672      	cpsid	i
 8009bfe:	46c0      	nop			@ (mov r8, r8)
 8009c00:	e7fd      	b.n	8009bfe <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d002      	beq.n	8009c10 <vPortFree+0x40>
 8009c0a:	b672      	cpsid	i
 8009c0c:	46c0      	nop			@ (mov r8, r8)
 8009c0e:	e7fd      	b.n	8009c0c <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	685a      	ldr	r2, [r3, #4]
 8009c14:	4b11      	ldr	r3, [pc, #68]	@ (8009c5c <vPortFree+0x8c>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4013      	ands	r3, r2
 8009c1a:	d01a      	beq.n	8009c52 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d116      	bne.n	8009c52 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	685a      	ldr	r2, [r3, #4]
 8009c28:	4b0c      	ldr	r3, [pc, #48]	@ (8009c5c <vPortFree+0x8c>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	43db      	mvns	r3, r3
 8009c2e:	401a      	ands	r2, r3
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009c34:	f7fe fea8 	bl	8008988 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	685a      	ldr	r2, [r3, #4]
 8009c3c:	4b08      	ldr	r3, [pc, #32]	@ (8009c60 <vPortFree+0x90>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	18d2      	adds	r2, r2, r3
 8009c42:	4b07      	ldr	r3, [pc, #28]	@ (8009c60 <vPortFree+0x90>)
 8009c44:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	0018      	movs	r0, r3
 8009c4a:	f000 f86b 	bl	8009d24 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009c4e:	f7fe fea7 	bl	80089a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009c52:	46c0      	nop			@ (mov r8, r8)
 8009c54:	46bd      	mov	sp, r7
 8009c56:	b004      	add	sp, #16
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	46c0      	nop			@ (mov r8, r8)
 8009c5c:	20001ff0 	.word	0x20001ff0
 8009c60:	20001fe8 	.word	0x20001fe8

08009c64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b084      	sub	sp, #16
 8009c68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009c6a:	23c0      	movs	r3, #192	@ 0xc0
 8009c6c:	011b      	lsls	r3, r3, #4
 8009c6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009c70:	4b26      	ldr	r3, [pc, #152]	@ (8009d0c <prvHeapInit+0xa8>)
 8009c72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2207      	movs	r2, #7
 8009c78:	4013      	ands	r3, r2
 8009c7a:	d00c      	beq.n	8009c96 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	3307      	adds	r3, #7
 8009c80:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2207      	movs	r2, #7
 8009c86:	4393      	bics	r3, r2
 8009c88:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009c8a:	68ba      	ldr	r2, [r7, #8]
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	1ad2      	subs	r2, r2, r3
 8009c90:	4b1e      	ldr	r3, [pc, #120]	@ (8009d0c <prvHeapInit+0xa8>)
 8009c92:	18d3      	adds	r3, r2, r3
 8009c94:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009c9a:	4b1d      	ldr	r3, [pc, #116]	@ (8009d10 <prvHeapInit+0xac>)
 8009c9c:	687a      	ldr	r2, [r7, #4]
 8009c9e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8009d10 <prvHeapInit+0xac>)
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	68ba      	ldr	r2, [r7, #8]
 8009caa:	18d3      	adds	r3, r2, r3
 8009cac:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009cae:	2208      	movs	r2, #8
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	1a9b      	subs	r3, r3, r2
 8009cb4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	2207      	movs	r2, #7
 8009cba:	4393      	bics	r3, r2
 8009cbc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009cbe:	68fa      	ldr	r2, [r7, #12]
 8009cc0:	4b14      	ldr	r3, [pc, #80]	@ (8009d14 <prvHeapInit+0xb0>)
 8009cc2:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8009cc4:	4b13      	ldr	r3, [pc, #76]	@ (8009d14 <prvHeapInit+0xb0>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009ccc:	4b11      	ldr	r3, [pc, #68]	@ (8009d14 <prvHeapInit+0xb0>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	1ad2      	subs	r2, r2, r3
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8009d14 <prvHeapInit+0xb0>)
 8009ce4:	681a      	ldr	r2, [r3, #0]
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	685a      	ldr	r2, [r3, #4]
 8009cee:	4b0a      	ldr	r3, [pc, #40]	@ (8009d18 <prvHeapInit+0xb4>)
 8009cf0:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	685a      	ldr	r2, [r3, #4]
 8009cf6:	4b09      	ldr	r3, [pc, #36]	@ (8009d1c <prvHeapInit+0xb8>)
 8009cf8:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009cfa:	4b09      	ldr	r3, [pc, #36]	@ (8009d20 <prvHeapInit+0xbc>)
 8009cfc:	2280      	movs	r2, #128	@ 0x80
 8009cfe:	0612      	lsls	r2, r2, #24
 8009d00:	601a      	str	r2, [r3, #0]
}
 8009d02:	46c0      	nop			@ (mov r8, r8)
 8009d04:	46bd      	mov	sp, r7
 8009d06:	b004      	add	sp, #16
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	46c0      	nop			@ (mov r8, r8)
 8009d0c:	200013dc 	.word	0x200013dc
 8009d10:	20001fdc 	.word	0x20001fdc
 8009d14:	20001fe4 	.word	0x20001fe4
 8009d18:	20001fec 	.word	0x20001fec
 8009d1c:	20001fe8 	.word	0x20001fe8
 8009d20:	20001ff0 	.word	0x20001ff0

08009d24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009d2c:	4b27      	ldr	r3, [pc, #156]	@ (8009dcc <prvInsertBlockIntoFreeList+0xa8>)
 8009d2e:	60fb      	str	r3, [r7, #12]
 8009d30:	e002      	b.n	8009d38 <prvInsertBlockIntoFreeList+0x14>
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	60fb      	str	r3, [r7, #12]
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	429a      	cmp	r2, r3
 8009d40:	d8f7      	bhi.n	8009d32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	685b      	ldr	r3, [r3, #4]
 8009d4a:	68ba      	ldr	r2, [r7, #8]
 8009d4c:	18d3      	adds	r3, r2, r3
 8009d4e:	687a      	ldr	r2, [r7, #4]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d108      	bne.n	8009d66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	685a      	ldr	r2, [r3, #4]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	18d2      	adds	r2, r2, r3
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	685b      	ldr	r3, [r3, #4]
 8009d6e:	68ba      	ldr	r2, [r7, #8]
 8009d70:	18d2      	adds	r2, r2, r3
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d118      	bne.n	8009dac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	4b14      	ldr	r3, [pc, #80]	@ (8009dd0 <prvInsertBlockIntoFreeList+0xac>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	429a      	cmp	r2, r3
 8009d84:	d00d      	beq.n	8009da2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	685a      	ldr	r2, [r3, #4]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	18d2      	adds	r2, r2, r3
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	601a      	str	r2, [r3, #0]
 8009da0:	e008      	b.n	8009db4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009da2:	4b0b      	ldr	r3, [pc, #44]	@ (8009dd0 <prvInsertBlockIntoFreeList+0xac>)
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	601a      	str	r2, [r3, #0]
 8009daa:	e003      	b.n	8009db4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681a      	ldr	r2, [r3, #0]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d002      	beq.n	8009dc2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	687a      	ldr	r2, [r7, #4]
 8009dc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009dc2:	46c0      	nop			@ (mov r8, r8)
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	b004      	add	sp, #16
 8009dc8:	bd80      	pop	{r7, pc}
 8009dca:	46c0      	nop			@ (mov r8, r8)
 8009dcc:	20001fdc 	.word	0x20001fdc
 8009dd0:	20001fe4 	.word	0x20001fe4

08009dd4 <sniprintf>:
 8009dd4:	b40c      	push	{r2, r3}
 8009dd6:	b530      	push	{r4, r5, lr}
 8009dd8:	4b18      	ldr	r3, [pc, #96]	@ (8009e3c <sniprintf+0x68>)
 8009dda:	000c      	movs	r4, r1
 8009ddc:	681d      	ldr	r5, [r3, #0]
 8009dde:	b09d      	sub	sp, #116	@ 0x74
 8009de0:	2900      	cmp	r1, #0
 8009de2:	da08      	bge.n	8009df6 <sniprintf+0x22>
 8009de4:	238b      	movs	r3, #139	@ 0x8b
 8009de6:	2001      	movs	r0, #1
 8009de8:	602b      	str	r3, [r5, #0]
 8009dea:	4240      	negs	r0, r0
 8009dec:	b01d      	add	sp, #116	@ 0x74
 8009dee:	bc30      	pop	{r4, r5}
 8009df0:	bc08      	pop	{r3}
 8009df2:	b002      	add	sp, #8
 8009df4:	4718      	bx	r3
 8009df6:	2382      	movs	r3, #130	@ 0x82
 8009df8:	466a      	mov	r2, sp
 8009dfa:	009b      	lsls	r3, r3, #2
 8009dfc:	8293      	strh	r3, [r2, #20]
 8009dfe:	2300      	movs	r3, #0
 8009e00:	9002      	str	r0, [sp, #8]
 8009e02:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009e04:	9006      	str	r0, [sp, #24]
 8009e06:	4299      	cmp	r1, r3
 8009e08:	d000      	beq.n	8009e0c <sniprintf+0x38>
 8009e0a:	1e4b      	subs	r3, r1, #1
 8009e0c:	9304      	str	r3, [sp, #16]
 8009e0e:	9307      	str	r3, [sp, #28]
 8009e10:	2301      	movs	r3, #1
 8009e12:	466a      	mov	r2, sp
 8009e14:	425b      	negs	r3, r3
 8009e16:	82d3      	strh	r3, [r2, #22]
 8009e18:	0028      	movs	r0, r5
 8009e1a:	ab21      	add	r3, sp, #132	@ 0x84
 8009e1c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009e1e:	a902      	add	r1, sp, #8
 8009e20:	9301      	str	r3, [sp, #4]
 8009e22:	f000 f9a7 	bl	800a174 <_svfiprintf_r>
 8009e26:	1c43      	adds	r3, r0, #1
 8009e28:	da01      	bge.n	8009e2e <sniprintf+0x5a>
 8009e2a:	238b      	movs	r3, #139	@ 0x8b
 8009e2c:	602b      	str	r3, [r5, #0]
 8009e2e:	2c00      	cmp	r4, #0
 8009e30:	d0dc      	beq.n	8009dec <sniprintf+0x18>
 8009e32:	2200      	movs	r2, #0
 8009e34:	9b02      	ldr	r3, [sp, #8]
 8009e36:	701a      	strb	r2, [r3, #0]
 8009e38:	e7d8      	b.n	8009dec <sniprintf+0x18>
 8009e3a:	46c0      	nop			@ (mov r8, r8)
 8009e3c:	2000002c 	.word	0x2000002c

08009e40 <memset>:
 8009e40:	0003      	movs	r3, r0
 8009e42:	1882      	adds	r2, r0, r2
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d100      	bne.n	8009e4a <memset+0xa>
 8009e48:	4770      	bx	lr
 8009e4a:	7019      	strb	r1, [r3, #0]
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	e7f9      	b.n	8009e44 <memset+0x4>

08009e50 <__errno>:
 8009e50:	4b01      	ldr	r3, [pc, #4]	@ (8009e58 <__errno+0x8>)
 8009e52:	6818      	ldr	r0, [r3, #0]
 8009e54:	4770      	bx	lr
 8009e56:	46c0      	nop			@ (mov r8, r8)
 8009e58:	2000002c 	.word	0x2000002c

08009e5c <__libc_init_array>:
 8009e5c:	b570      	push	{r4, r5, r6, lr}
 8009e5e:	2600      	movs	r6, #0
 8009e60:	4c0c      	ldr	r4, [pc, #48]	@ (8009e94 <__libc_init_array+0x38>)
 8009e62:	4d0d      	ldr	r5, [pc, #52]	@ (8009e98 <__libc_init_array+0x3c>)
 8009e64:	1b64      	subs	r4, r4, r5
 8009e66:	10a4      	asrs	r4, r4, #2
 8009e68:	42a6      	cmp	r6, r4
 8009e6a:	d109      	bne.n	8009e80 <__libc_init_array+0x24>
 8009e6c:	2600      	movs	r6, #0
 8009e6e:	f000 fc63 	bl	800a738 <_init>
 8009e72:	4c0a      	ldr	r4, [pc, #40]	@ (8009e9c <__libc_init_array+0x40>)
 8009e74:	4d0a      	ldr	r5, [pc, #40]	@ (8009ea0 <__libc_init_array+0x44>)
 8009e76:	1b64      	subs	r4, r4, r5
 8009e78:	10a4      	asrs	r4, r4, #2
 8009e7a:	42a6      	cmp	r6, r4
 8009e7c:	d105      	bne.n	8009e8a <__libc_init_array+0x2e>
 8009e7e:	bd70      	pop	{r4, r5, r6, pc}
 8009e80:	00b3      	lsls	r3, r6, #2
 8009e82:	58eb      	ldr	r3, [r5, r3]
 8009e84:	4798      	blx	r3
 8009e86:	3601      	adds	r6, #1
 8009e88:	e7ee      	b.n	8009e68 <__libc_init_array+0xc>
 8009e8a:	00b3      	lsls	r3, r6, #2
 8009e8c:	58eb      	ldr	r3, [r5, r3]
 8009e8e:	4798      	blx	r3
 8009e90:	3601      	adds	r6, #1
 8009e92:	e7f2      	b.n	8009e7a <__libc_init_array+0x1e>
 8009e94:	0800be64 	.word	0x0800be64
 8009e98:	0800be64 	.word	0x0800be64
 8009e9c:	0800be68 	.word	0x0800be68
 8009ea0:	0800be64 	.word	0x0800be64

08009ea4 <__retarget_lock_acquire_recursive>:
 8009ea4:	4770      	bx	lr

08009ea6 <__retarget_lock_release_recursive>:
 8009ea6:	4770      	bx	lr

08009ea8 <memcpy>:
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	b510      	push	{r4, lr}
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d100      	bne.n	8009eb2 <memcpy+0xa>
 8009eb0:	bd10      	pop	{r4, pc}
 8009eb2:	5ccc      	ldrb	r4, [r1, r3]
 8009eb4:	54c4      	strb	r4, [r0, r3]
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	e7f8      	b.n	8009eac <memcpy+0x4>
	...

08009ebc <_free_r>:
 8009ebc:	b570      	push	{r4, r5, r6, lr}
 8009ebe:	0005      	movs	r5, r0
 8009ec0:	1e0c      	subs	r4, r1, #0
 8009ec2:	d010      	beq.n	8009ee6 <_free_r+0x2a>
 8009ec4:	3c04      	subs	r4, #4
 8009ec6:	6823      	ldr	r3, [r4, #0]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	da00      	bge.n	8009ece <_free_r+0x12>
 8009ecc:	18e4      	adds	r4, r4, r3
 8009ece:	0028      	movs	r0, r5
 8009ed0:	f000 f8e0 	bl	800a094 <__malloc_lock>
 8009ed4:	4a1d      	ldr	r2, [pc, #116]	@ (8009f4c <_free_r+0x90>)
 8009ed6:	6813      	ldr	r3, [r2, #0]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d105      	bne.n	8009ee8 <_free_r+0x2c>
 8009edc:	6063      	str	r3, [r4, #4]
 8009ede:	6014      	str	r4, [r2, #0]
 8009ee0:	0028      	movs	r0, r5
 8009ee2:	f000 f8df 	bl	800a0a4 <__malloc_unlock>
 8009ee6:	bd70      	pop	{r4, r5, r6, pc}
 8009ee8:	42a3      	cmp	r3, r4
 8009eea:	d908      	bls.n	8009efe <_free_r+0x42>
 8009eec:	6820      	ldr	r0, [r4, #0]
 8009eee:	1821      	adds	r1, r4, r0
 8009ef0:	428b      	cmp	r3, r1
 8009ef2:	d1f3      	bne.n	8009edc <_free_r+0x20>
 8009ef4:	6819      	ldr	r1, [r3, #0]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	1809      	adds	r1, r1, r0
 8009efa:	6021      	str	r1, [r4, #0]
 8009efc:	e7ee      	b.n	8009edc <_free_r+0x20>
 8009efe:	001a      	movs	r2, r3
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d001      	beq.n	8009f0a <_free_r+0x4e>
 8009f06:	42a3      	cmp	r3, r4
 8009f08:	d9f9      	bls.n	8009efe <_free_r+0x42>
 8009f0a:	6811      	ldr	r1, [r2, #0]
 8009f0c:	1850      	adds	r0, r2, r1
 8009f0e:	42a0      	cmp	r0, r4
 8009f10:	d10b      	bne.n	8009f2a <_free_r+0x6e>
 8009f12:	6820      	ldr	r0, [r4, #0]
 8009f14:	1809      	adds	r1, r1, r0
 8009f16:	1850      	adds	r0, r2, r1
 8009f18:	6011      	str	r1, [r2, #0]
 8009f1a:	4283      	cmp	r3, r0
 8009f1c:	d1e0      	bne.n	8009ee0 <_free_r+0x24>
 8009f1e:	6818      	ldr	r0, [r3, #0]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	1841      	adds	r1, r0, r1
 8009f24:	6011      	str	r1, [r2, #0]
 8009f26:	6053      	str	r3, [r2, #4]
 8009f28:	e7da      	b.n	8009ee0 <_free_r+0x24>
 8009f2a:	42a0      	cmp	r0, r4
 8009f2c:	d902      	bls.n	8009f34 <_free_r+0x78>
 8009f2e:	230c      	movs	r3, #12
 8009f30:	602b      	str	r3, [r5, #0]
 8009f32:	e7d5      	b.n	8009ee0 <_free_r+0x24>
 8009f34:	6820      	ldr	r0, [r4, #0]
 8009f36:	1821      	adds	r1, r4, r0
 8009f38:	428b      	cmp	r3, r1
 8009f3a:	d103      	bne.n	8009f44 <_free_r+0x88>
 8009f3c:	6819      	ldr	r1, [r3, #0]
 8009f3e:	685b      	ldr	r3, [r3, #4]
 8009f40:	1809      	adds	r1, r1, r0
 8009f42:	6021      	str	r1, [r4, #0]
 8009f44:	6063      	str	r3, [r4, #4]
 8009f46:	6054      	str	r4, [r2, #4]
 8009f48:	e7ca      	b.n	8009ee0 <_free_r+0x24>
 8009f4a:	46c0      	nop			@ (mov r8, r8)
 8009f4c:	20002138 	.word	0x20002138

08009f50 <sbrk_aligned>:
 8009f50:	b570      	push	{r4, r5, r6, lr}
 8009f52:	4e0f      	ldr	r6, [pc, #60]	@ (8009f90 <sbrk_aligned+0x40>)
 8009f54:	000d      	movs	r5, r1
 8009f56:	6831      	ldr	r1, [r6, #0]
 8009f58:	0004      	movs	r4, r0
 8009f5a:	2900      	cmp	r1, #0
 8009f5c:	d102      	bne.n	8009f64 <sbrk_aligned+0x14>
 8009f5e:	f000 fb95 	bl	800a68c <_sbrk_r>
 8009f62:	6030      	str	r0, [r6, #0]
 8009f64:	0029      	movs	r1, r5
 8009f66:	0020      	movs	r0, r4
 8009f68:	f000 fb90 	bl	800a68c <_sbrk_r>
 8009f6c:	1c43      	adds	r3, r0, #1
 8009f6e:	d103      	bne.n	8009f78 <sbrk_aligned+0x28>
 8009f70:	2501      	movs	r5, #1
 8009f72:	426d      	negs	r5, r5
 8009f74:	0028      	movs	r0, r5
 8009f76:	bd70      	pop	{r4, r5, r6, pc}
 8009f78:	2303      	movs	r3, #3
 8009f7a:	1cc5      	adds	r5, r0, #3
 8009f7c:	439d      	bics	r5, r3
 8009f7e:	42a8      	cmp	r0, r5
 8009f80:	d0f8      	beq.n	8009f74 <sbrk_aligned+0x24>
 8009f82:	1a29      	subs	r1, r5, r0
 8009f84:	0020      	movs	r0, r4
 8009f86:	f000 fb81 	bl	800a68c <_sbrk_r>
 8009f8a:	3001      	adds	r0, #1
 8009f8c:	d1f2      	bne.n	8009f74 <sbrk_aligned+0x24>
 8009f8e:	e7ef      	b.n	8009f70 <sbrk_aligned+0x20>
 8009f90:	20002134 	.word	0x20002134

08009f94 <_malloc_r>:
 8009f94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f96:	2203      	movs	r2, #3
 8009f98:	1ccb      	adds	r3, r1, #3
 8009f9a:	4393      	bics	r3, r2
 8009f9c:	3308      	adds	r3, #8
 8009f9e:	0005      	movs	r5, r0
 8009fa0:	001f      	movs	r7, r3
 8009fa2:	2b0c      	cmp	r3, #12
 8009fa4:	d234      	bcs.n	800a010 <_malloc_r+0x7c>
 8009fa6:	270c      	movs	r7, #12
 8009fa8:	42b9      	cmp	r1, r7
 8009faa:	d833      	bhi.n	800a014 <_malloc_r+0x80>
 8009fac:	0028      	movs	r0, r5
 8009fae:	f000 f871 	bl	800a094 <__malloc_lock>
 8009fb2:	4e37      	ldr	r6, [pc, #220]	@ (800a090 <_malloc_r+0xfc>)
 8009fb4:	6833      	ldr	r3, [r6, #0]
 8009fb6:	001c      	movs	r4, r3
 8009fb8:	2c00      	cmp	r4, #0
 8009fba:	d12f      	bne.n	800a01c <_malloc_r+0x88>
 8009fbc:	0039      	movs	r1, r7
 8009fbe:	0028      	movs	r0, r5
 8009fc0:	f7ff ffc6 	bl	8009f50 <sbrk_aligned>
 8009fc4:	0004      	movs	r4, r0
 8009fc6:	1c43      	adds	r3, r0, #1
 8009fc8:	d15f      	bne.n	800a08a <_malloc_r+0xf6>
 8009fca:	6834      	ldr	r4, [r6, #0]
 8009fcc:	9400      	str	r4, [sp, #0]
 8009fce:	9b00      	ldr	r3, [sp, #0]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d14a      	bne.n	800a06a <_malloc_r+0xd6>
 8009fd4:	2c00      	cmp	r4, #0
 8009fd6:	d052      	beq.n	800a07e <_malloc_r+0xea>
 8009fd8:	6823      	ldr	r3, [r4, #0]
 8009fda:	0028      	movs	r0, r5
 8009fdc:	18e3      	adds	r3, r4, r3
 8009fde:	9900      	ldr	r1, [sp, #0]
 8009fe0:	9301      	str	r3, [sp, #4]
 8009fe2:	f000 fb53 	bl	800a68c <_sbrk_r>
 8009fe6:	9b01      	ldr	r3, [sp, #4]
 8009fe8:	4283      	cmp	r3, r0
 8009fea:	d148      	bne.n	800a07e <_malloc_r+0xea>
 8009fec:	6823      	ldr	r3, [r4, #0]
 8009fee:	0028      	movs	r0, r5
 8009ff0:	1aff      	subs	r7, r7, r3
 8009ff2:	0039      	movs	r1, r7
 8009ff4:	f7ff ffac 	bl	8009f50 <sbrk_aligned>
 8009ff8:	3001      	adds	r0, #1
 8009ffa:	d040      	beq.n	800a07e <_malloc_r+0xea>
 8009ffc:	6823      	ldr	r3, [r4, #0]
 8009ffe:	19db      	adds	r3, r3, r7
 800a000:	6023      	str	r3, [r4, #0]
 800a002:	6833      	ldr	r3, [r6, #0]
 800a004:	685a      	ldr	r2, [r3, #4]
 800a006:	2a00      	cmp	r2, #0
 800a008:	d133      	bne.n	800a072 <_malloc_r+0xde>
 800a00a:	9b00      	ldr	r3, [sp, #0]
 800a00c:	6033      	str	r3, [r6, #0]
 800a00e:	e019      	b.n	800a044 <_malloc_r+0xb0>
 800a010:	2b00      	cmp	r3, #0
 800a012:	dac9      	bge.n	8009fa8 <_malloc_r+0x14>
 800a014:	230c      	movs	r3, #12
 800a016:	602b      	str	r3, [r5, #0]
 800a018:	2000      	movs	r0, #0
 800a01a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a01c:	6821      	ldr	r1, [r4, #0]
 800a01e:	1bc9      	subs	r1, r1, r7
 800a020:	d420      	bmi.n	800a064 <_malloc_r+0xd0>
 800a022:	290b      	cmp	r1, #11
 800a024:	d90a      	bls.n	800a03c <_malloc_r+0xa8>
 800a026:	19e2      	adds	r2, r4, r7
 800a028:	6027      	str	r7, [r4, #0]
 800a02a:	42a3      	cmp	r3, r4
 800a02c:	d104      	bne.n	800a038 <_malloc_r+0xa4>
 800a02e:	6032      	str	r2, [r6, #0]
 800a030:	6863      	ldr	r3, [r4, #4]
 800a032:	6011      	str	r1, [r2, #0]
 800a034:	6053      	str	r3, [r2, #4]
 800a036:	e005      	b.n	800a044 <_malloc_r+0xb0>
 800a038:	605a      	str	r2, [r3, #4]
 800a03a:	e7f9      	b.n	800a030 <_malloc_r+0x9c>
 800a03c:	6862      	ldr	r2, [r4, #4]
 800a03e:	42a3      	cmp	r3, r4
 800a040:	d10e      	bne.n	800a060 <_malloc_r+0xcc>
 800a042:	6032      	str	r2, [r6, #0]
 800a044:	0028      	movs	r0, r5
 800a046:	f000 f82d 	bl	800a0a4 <__malloc_unlock>
 800a04a:	0020      	movs	r0, r4
 800a04c:	2207      	movs	r2, #7
 800a04e:	300b      	adds	r0, #11
 800a050:	1d23      	adds	r3, r4, #4
 800a052:	4390      	bics	r0, r2
 800a054:	1ac2      	subs	r2, r0, r3
 800a056:	4298      	cmp	r0, r3
 800a058:	d0df      	beq.n	800a01a <_malloc_r+0x86>
 800a05a:	1a1b      	subs	r3, r3, r0
 800a05c:	50a3      	str	r3, [r4, r2]
 800a05e:	e7dc      	b.n	800a01a <_malloc_r+0x86>
 800a060:	605a      	str	r2, [r3, #4]
 800a062:	e7ef      	b.n	800a044 <_malloc_r+0xb0>
 800a064:	0023      	movs	r3, r4
 800a066:	6864      	ldr	r4, [r4, #4]
 800a068:	e7a6      	b.n	8009fb8 <_malloc_r+0x24>
 800a06a:	9c00      	ldr	r4, [sp, #0]
 800a06c:	6863      	ldr	r3, [r4, #4]
 800a06e:	9300      	str	r3, [sp, #0]
 800a070:	e7ad      	b.n	8009fce <_malloc_r+0x3a>
 800a072:	001a      	movs	r2, r3
 800a074:	685b      	ldr	r3, [r3, #4]
 800a076:	42a3      	cmp	r3, r4
 800a078:	d1fb      	bne.n	800a072 <_malloc_r+0xde>
 800a07a:	2300      	movs	r3, #0
 800a07c:	e7da      	b.n	800a034 <_malloc_r+0xa0>
 800a07e:	230c      	movs	r3, #12
 800a080:	0028      	movs	r0, r5
 800a082:	602b      	str	r3, [r5, #0]
 800a084:	f000 f80e 	bl	800a0a4 <__malloc_unlock>
 800a088:	e7c6      	b.n	800a018 <_malloc_r+0x84>
 800a08a:	6007      	str	r7, [r0, #0]
 800a08c:	e7da      	b.n	800a044 <_malloc_r+0xb0>
 800a08e:	46c0      	nop			@ (mov r8, r8)
 800a090:	20002138 	.word	0x20002138

0800a094 <__malloc_lock>:
 800a094:	b510      	push	{r4, lr}
 800a096:	4802      	ldr	r0, [pc, #8]	@ (800a0a0 <__malloc_lock+0xc>)
 800a098:	f7ff ff04 	bl	8009ea4 <__retarget_lock_acquire_recursive>
 800a09c:	bd10      	pop	{r4, pc}
 800a09e:	46c0      	nop			@ (mov r8, r8)
 800a0a0:	20002130 	.word	0x20002130

0800a0a4 <__malloc_unlock>:
 800a0a4:	b510      	push	{r4, lr}
 800a0a6:	4802      	ldr	r0, [pc, #8]	@ (800a0b0 <__malloc_unlock+0xc>)
 800a0a8:	f7ff fefd 	bl	8009ea6 <__retarget_lock_release_recursive>
 800a0ac:	bd10      	pop	{r4, pc}
 800a0ae:	46c0      	nop			@ (mov r8, r8)
 800a0b0:	20002130 	.word	0x20002130

0800a0b4 <__ssputs_r>:
 800a0b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0b6:	688e      	ldr	r6, [r1, #8]
 800a0b8:	b085      	sub	sp, #20
 800a0ba:	001f      	movs	r7, r3
 800a0bc:	000c      	movs	r4, r1
 800a0be:	680b      	ldr	r3, [r1, #0]
 800a0c0:	9002      	str	r0, [sp, #8]
 800a0c2:	9203      	str	r2, [sp, #12]
 800a0c4:	42be      	cmp	r6, r7
 800a0c6:	d830      	bhi.n	800a12a <__ssputs_r+0x76>
 800a0c8:	210c      	movs	r1, #12
 800a0ca:	5e62      	ldrsh	r2, [r4, r1]
 800a0cc:	2190      	movs	r1, #144	@ 0x90
 800a0ce:	00c9      	lsls	r1, r1, #3
 800a0d0:	420a      	tst	r2, r1
 800a0d2:	d028      	beq.n	800a126 <__ssputs_r+0x72>
 800a0d4:	2003      	movs	r0, #3
 800a0d6:	6921      	ldr	r1, [r4, #16]
 800a0d8:	1a5b      	subs	r3, r3, r1
 800a0da:	9301      	str	r3, [sp, #4]
 800a0dc:	6963      	ldr	r3, [r4, #20]
 800a0de:	4343      	muls	r3, r0
 800a0e0:	9801      	ldr	r0, [sp, #4]
 800a0e2:	0fdd      	lsrs	r5, r3, #31
 800a0e4:	18ed      	adds	r5, r5, r3
 800a0e6:	1c7b      	adds	r3, r7, #1
 800a0e8:	181b      	adds	r3, r3, r0
 800a0ea:	106d      	asrs	r5, r5, #1
 800a0ec:	42ab      	cmp	r3, r5
 800a0ee:	d900      	bls.n	800a0f2 <__ssputs_r+0x3e>
 800a0f0:	001d      	movs	r5, r3
 800a0f2:	0552      	lsls	r2, r2, #21
 800a0f4:	d528      	bpl.n	800a148 <__ssputs_r+0x94>
 800a0f6:	0029      	movs	r1, r5
 800a0f8:	9802      	ldr	r0, [sp, #8]
 800a0fa:	f7ff ff4b 	bl	8009f94 <_malloc_r>
 800a0fe:	1e06      	subs	r6, r0, #0
 800a100:	d02c      	beq.n	800a15c <__ssputs_r+0xa8>
 800a102:	9a01      	ldr	r2, [sp, #4]
 800a104:	6921      	ldr	r1, [r4, #16]
 800a106:	f7ff fecf 	bl	8009ea8 <memcpy>
 800a10a:	89a2      	ldrh	r2, [r4, #12]
 800a10c:	4b18      	ldr	r3, [pc, #96]	@ (800a170 <__ssputs_r+0xbc>)
 800a10e:	401a      	ands	r2, r3
 800a110:	2380      	movs	r3, #128	@ 0x80
 800a112:	4313      	orrs	r3, r2
 800a114:	81a3      	strh	r3, [r4, #12]
 800a116:	9b01      	ldr	r3, [sp, #4]
 800a118:	6126      	str	r6, [r4, #16]
 800a11a:	18f6      	adds	r6, r6, r3
 800a11c:	6026      	str	r6, [r4, #0]
 800a11e:	003e      	movs	r6, r7
 800a120:	6165      	str	r5, [r4, #20]
 800a122:	1aed      	subs	r5, r5, r3
 800a124:	60a5      	str	r5, [r4, #8]
 800a126:	42be      	cmp	r6, r7
 800a128:	d900      	bls.n	800a12c <__ssputs_r+0x78>
 800a12a:	003e      	movs	r6, r7
 800a12c:	0032      	movs	r2, r6
 800a12e:	9903      	ldr	r1, [sp, #12]
 800a130:	6820      	ldr	r0, [r4, #0]
 800a132:	f000 fa99 	bl	800a668 <memmove>
 800a136:	2000      	movs	r0, #0
 800a138:	68a3      	ldr	r3, [r4, #8]
 800a13a:	1b9b      	subs	r3, r3, r6
 800a13c:	60a3      	str	r3, [r4, #8]
 800a13e:	6823      	ldr	r3, [r4, #0]
 800a140:	199b      	adds	r3, r3, r6
 800a142:	6023      	str	r3, [r4, #0]
 800a144:	b005      	add	sp, #20
 800a146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a148:	002a      	movs	r2, r5
 800a14a:	9802      	ldr	r0, [sp, #8]
 800a14c:	f000 fabb 	bl	800a6c6 <_realloc_r>
 800a150:	1e06      	subs	r6, r0, #0
 800a152:	d1e0      	bne.n	800a116 <__ssputs_r+0x62>
 800a154:	6921      	ldr	r1, [r4, #16]
 800a156:	9802      	ldr	r0, [sp, #8]
 800a158:	f7ff feb0 	bl	8009ebc <_free_r>
 800a15c:	230c      	movs	r3, #12
 800a15e:	2001      	movs	r0, #1
 800a160:	9a02      	ldr	r2, [sp, #8]
 800a162:	4240      	negs	r0, r0
 800a164:	6013      	str	r3, [r2, #0]
 800a166:	89a2      	ldrh	r2, [r4, #12]
 800a168:	3334      	adds	r3, #52	@ 0x34
 800a16a:	4313      	orrs	r3, r2
 800a16c:	81a3      	strh	r3, [r4, #12]
 800a16e:	e7e9      	b.n	800a144 <__ssputs_r+0x90>
 800a170:	fffffb7f 	.word	0xfffffb7f

0800a174 <_svfiprintf_r>:
 800a174:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a176:	b0a1      	sub	sp, #132	@ 0x84
 800a178:	9003      	str	r0, [sp, #12]
 800a17a:	001d      	movs	r5, r3
 800a17c:	898b      	ldrh	r3, [r1, #12]
 800a17e:	000f      	movs	r7, r1
 800a180:	0016      	movs	r6, r2
 800a182:	061b      	lsls	r3, r3, #24
 800a184:	d511      	bpl.n	800a1aa <_svfiprintf_r+0x36>
 800a186:	690b      	ldr	r3, [r1, #16]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d10e      	bne.n	800a1aa <_svfiprintf_r+0x36>
 800a18c:	2140      	movs	r1, #64	@ 0x40
 800a18e:	f7ff ff01 	bl	8009f94 <_malloc_r>
 800a192:	6038      	str	r0, [r7, #0]
 800a194:	6138      	str	r0, [r7, #16]
 800a196:	2800      	cmp	r0, #0
 800a198:	d105      	bne.n	800a1a6 <_svfiprintf_r+0x32>
 800a19a:	230c      	movs	r3, #12
 800a19c:	9a03      	ldr	r2, [sp, #12]
 800a19e:	6013      	str	r3, [r2, #0]
 800a1a0:	2001      	movs	r0, #1
 800a1a2:	4240      	negs	r0, r0
 800a1a4:	e0cf      	b.n	800a346 <_svfiprintf_r+0x1d2>
 800a1a6:	2340      	movs	r3, #64	@ 0x40
 800a1a8:	617b      	str	r3, [r7, #20]
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	ac08      	add	r4, sp, #32
 800a1ae:	6163      	str	r3, [r4, #20]
 800a1b0:	3320      	adds	r3, #32
 800a1b2:	7663      	strb	r3, [r4, #25]
 800a1b4:	3310      	adds	r3, #16
 800a1b6:	76a3      	strb	r3, [r4, #26]
 800a1b8:	9507      	str	r5, [sp, #28]
 800a1ba:	0035      	movs	r5, r6
 800a1bc:	782b      	ldrb	r3, [r5, #0]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d001      	beq.n	800a1c6 <_svfiprintf_r+0x52>
 800a1c2:	2b25      	cmp	r3, #37	@ 0x25
 800a1c4:	d148      	bne.n	800a258 <_svfiprintf_r+0xe4>
 800a1c6:	1bab      	subs	r3, r5, r6
 800a1c8:	9305      	str	r3, [sp, #20]
 800a1ca:	42b5      	cmp	r5, r6
 800a1cc:	d00b      	beq.n	800a1e6 <_svfiprintf_r+0x72>
 800a1ce:	0032      	movs	r2, r6
 800a1d0:	0039      	movs	r1, r7
 800a1d2:	9803      	ldr	r0, [sp, #12]
 800a1d4:	f7ff ff6e 	bl	800a0b4 <__ssputs_r>
 800a1d8:	3001      	adds	r0, #1
 800a1da:	d100      	bne.n	800a1de <_svfiprintf_r+0x6a>
 800a1dc:	e0ae      	b.n	800a33c <_svfiprintf_r+0x1c8>
 800a1de:	6963      	ldr	r3, [r4, #20]
 800a1e0:	9a05      	ldr	r2, [sp, #20]
 800a1e2:	189b      	adds	r3, r3, r2
 800a1e4:	6163      	str	r3, [r4, #20]
 800a1e6:	782b      	ldrb	r3, [r5, #0]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d100      	bne.n	800a1ee <_svfiprintf_r+0x7a>
 800a1ec:	e0a6      	b.n	800a33c <_svfiprintf_r+0x1c8>
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	4252      	negs	r2, r2
 800a1f4:	6062      	str	r2, [r4, #4]
 800a1f6:	a904      	add	r1, sp, #16
 800a1f8:	3254      	adds	r2, #84	@ 0x54
 800a1fa:	1852      	adds	r2, r2, r1
 800a1fc:	1c6e      	adds	r6, r5, #1
 800a1fe:	6023      	str	r3, [r4, #0]
 800a200:	60e3      	str	r3, [r4, #12]
 800a202:	60a3      	str	r3, [r4, #8]
 800a204:	7013      	strb	r3, [r2, #0]
 800a206:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a208:	4b54      	ldr	r3, [pc, #336]	@ (800a35c <_svfiprintf_r+0x1e8>)
 800a20a:	2205      	movs	r2, #5
 800a20c:	0018      	movs	r0, r3
 800a20e:	7831      	ldrb	r1, [r6, #0]
 800a210:	9305      	str	r3, [sp, #20]
 800a212:	f000 fa4d 	bl	800a6b0 <memchr>
 800a216:	1c75      	adds	r5, r6, #1
 800a218:	2800      	cmp	r0, #0
 800a21a:	d11f      	bne.n	800a25c <_svfiprintf_r+0xe8>
 800a21c:	6822      	ldr	r2, [r4, #0]
 800a21e:	06d3      	lsls	r3, r2, #27
 800a220:	d504      	bpl.n	800a22c <_svfiprintf_r+0xb8>
 800a222:	2353      	movs	r3, #83	@ 0x53
 800a224:	a904      	add	r1, sp, #16
 800a226:	185b      	adds	r3, r3, r1
 800a228:	2120      	movs	r1, #32
 800a22a:	7019      	strb	r1, [r3, #0]
 800a22c:	0713      	lsls	r3, r2, #28
 800a22e:	d504      	bpl.n	800a23a <_svfiprintf_r+0xc6>
 800a230:	2353      	movs	r3, #83	@ 0x53
 800a232:	a904      	add	r1, sp, #16
 800a234:	185b      	adds	r3, r3, r1
 800a236:	212b      	movs	r1, #43	@ 0x2b
 800a238:	7019      	strb	r1, [r3, #0]
 800a23a:	7833      	ldrb	r3, [r6, #0]
 800a23c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a23e:	d016      	beq.n	800a26e <_svfiprintf_r+0xfa>
 800a240:	0035      	movs	r5, r6
 800a242:	2100      	movs	r1, #0
 800a244:	200a      	movs	r0, #10
 800a246:	68e3      	ldr	r3, [r4, #12]
 800a248:	782a      	ldrb	r2, [r5, #0]
 800a24a:	1c6e      	adds	r6, r5, #1
 800a24c:	3a30      	subs	r2, #48	@ 0x30
 800a24e:	2a09      	cmp	r2, #9
 800a250:	d950      	bls.n	800a2f4 <_svfiprintf_r+0x180>
 800a252:	2900      	cmp	r1, #0
 800a254:	d111      	bne.n	800a27a <_svfiprintf_r+0x106>
 800a256:	e017      	b.n	800a288 <_svfiprintf_r+0x114>
 800a258:	3501      	adds	r5, #1
 800a25a:	e7af      	b.n	800a1bc <_svfiprintf_r+0x48>
 800a25c:	9b05      	ldr	r3, [sp, #20]
 800a25e:	6822      	ldr	r2, [r4, #0]
 800a260:	1ac0      	subs	r0, r0, r3
 800a262:	2301      	movs	r3, #1
 800a264:	4083      	lsls	r3, r0
 800a266:	4313      	orrs	r3, r2
 800a268:	002e      	movs	r6, r5
 800a26a:	6023      	str	r3, [r4, #0]
 800a26c:	e7cc      	b.n	800a208 <_svfiprintf_r+0x94>
 800a26e:	9b07      	ldr	r3, [sp, #28]
 800a270:	1d19      	adds	r1, r3, #4
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	9107      	str	r1, [sp, #28]
 800a276:	2b00      	cmp	r3, #0
 800a278:	db01      	blt.n	800a27e <_svfiprintf_r+0x10a>
 800a27a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a27c:	e004      	b.n	800a288 <_svfiprintf_r+0x114>
 800a27e:	425b      	negs	r3, r3
 800a280:	60e3      	str	r3, [r4, #12]
 800a282:	2302      	movs	r3, #2
 800a284:	4313      	orrs	r3, r2
 800a286:	6023      	str	r3, [r4, #0]
 800a288:	782b      	ldrb	r3, [r5, #0]
 800a28a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a28c:	d10c      	bne.n	800a2a8 <_svfiprintf_r+0x134>
 800a28e:	786b      	ldrb	r3, [r5, #1]
 800a290:	2b2a      	cmp	r3, #42	@ 0x2a
 800a292:	d134      	bne.n	800a2fe <_svfiprintf_r+0x18a>
 800a294:	9b07      	ldr	r3, [sp, #28]
 800a296:	3502      	adds	r5, #2
 800a298:	1d1a      	adds	r2, r3, #4
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	9207      	str	r2, [sp, #28]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	da01      	bge.n	800a2a6 <_svfiprintf_r+0x132>
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	425b      	negs	r3, r3
 800a2a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2a8:	4e2d      	ldr	r6, [pc, #180]	@ (800a360 <_svfiprintf_r+0x1ec>)
 800a2aa:	2203      	movs	r2, #3
 800a2ac:	0030      	movs	r0, r6
 800a2ae:	7829      	ldrb	r1, [r5, #0]
 800a2b0:	f000 f9fe 	bl	800a6b0 <memchr>
 800a2b4:	2800      	cmp	r0, #0
 800a2b6:	d006      	beq.n	800a2c6 <_svfiprintf_r+0x152>
 800a2b8:	2340      	movs	r3, #64	@ 0x40
 800a2ba:	1b80      	subs	r0, r0, r6
 800a2bc:	4083      	lsls	r3, r0
 800a2be:	6822      	ldr	r2, [r4, #0]
 800a2c0:	3501      	adds	r5, #1
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	6023      	str	r3, [r4, #0]
 800a2c6:	7829      	ldrb	r1, [r5, #0]
 800a2c8:	2206      	movs	r2, #6
 800a2ca:	4826      	ldr	r0, [pc, #152]	@ (800a364 <_svfiprintf_r+0x1f0>)
 800a2cc:	1c6e      	adds	r6, r5, #1
 800a2ce:	7621      	strb	r1, [r4, #24]
 800a2d0:	f000 f9ee 	bl	800a6b0 <memchr>
 800a2d4:	2800      	cmp	r0, #0
 800a2d6:	d038      	beq.n	800a34a <_svfiprintf_r+0x1d6>
 800a2d8:	4b23      	ldr	r3, [pc, #140]	@ (800a368 <_svfiprintf_r+0x1f4>)
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d122      	bne.n	800a324 <_svfiprintf_r+0x1b0>
 800a2de:	2207      	movs	r2, #7
 800a2e0:	9b07      	ldr	r3, [sp, #28]
 800a2e2:	3307      	adds	r3, #7
 800a2e4:	4393      	bics	r3, r2
 800a2e6:	3308      	adds	r3, #8
 800a2e8:	9307      	str	r3, [sp, #28]
 800a2ea:	6963      	ldr	r3, [r4, #20]
 800a2ec:	9a04      	ldr	r2, [sp, #16]
 800a2ee:	189b      	adds	r3, r3, r2
 800a2f0:	6163      	str	r3, [r4, #20]
 800a2f2:	e762      	b.n	800a1ba <_svfiprintf_r+0x46>
 800a2f4:	4343      	muls	r3, r0
 800a2f6:	0035      	movs	r5, r6
 800a2f8:	2101      	movs	r1, #1
 800a2fa:	189b      	adds	r3, r3, r2
 800a2fc:	e7a4      	b.n	800a248 <_svfiprintf_r+0xd4>
 800a2fe:	2300      	movs	r3, #0
 800a300:	200a      	movs	r0, #10
 800a302:	0019      	movs	r1, r3
 800a304:	3501      	adds	r5, #1
 800a306:	6063      	str	r3, [r4, #4]
 800a308:	782a      	ldrb	r2, [r5, #0]
 800a30a:	1c6e      	adds	r6, r5, #1
 800a30c:	3a30      	subs	r2, #48	@ 0x30
 800a30e:	2a09      	cmp	r2, #9
 800a310:	d903      	bls.n	800a31a <_svfiprintf_r+0x1a6>
 800a312:	2b00      	cmp	r3, #0
 800a314:	d0c8      	beq.n	800a2a8 <_svfiprintf_r+0x134>
 800a316:	9109      	str	r1, [sp, #36]	@ 0x24
 800a318:	e7c6      	b.n	800a2a8 <_svfiprintf_r+0x134>
 800a31a:	4341      	muls	r1, r0
 800a31c:	0035      	movs	r5, r6
 800a31e:	2301      	movs	r3, #1
 800a320:	1889      	adds	r1, r1, r2
 800a322:	e7f1      	b.n	800a308 <_svfiprintf_r+0x194>
 800a324:	aa07      	add	r2, sp, #28
 800a326:	9200      	str	r2, [sp, #0]
 800a328:	0021      	movs	r1, r4
 800a32a:	003a      	movs	r2, r7
 800a32c:	4b0f      	ldr	r3, [pc, #60]	@ (800a36c <_svfiprintf_r+0x1f8>)
 800a32e:	9803      	ldr	r0, [sp, #12]
 800a330:	e000      	b.n	800a334 <_svfiprintf_r+0x1c0>
 800a332:	bf00      	nop
 800a334:	9004      	str	r0, [sp, #16]
 800a336:	9b04      	ldr	r3, [sp, #16]
 800a338:	3301      	adds	r3, #1
 800a33a:	d1d6      	bne.n	800a2ea <_svfiprintf_r+0x176>
 800a33c:	89bb      	ldrh	r3, [r7, #12]
 800a33e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a340:	065b      	lsls	r3, r3, #25
 800a342:	d500      	bpl.n	800a346 <_svfiprintf_r+0x1d2>
 800a344:	e72c      	b.n	800a1a0 <_svfiprintf_r+0x2c>
 800a346:	b021      	add	sp, #132	@ 0x84
 800a348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a34a:	aa07      	add	r2, sp, #28
 800a34c:	9200      	str	r2, [sp, #0]
 800a34e:	0021      	movs	r1, r4
 800a350:	003a      	movs	r2, r7
 800a352:	4b06      	ldr	r3, [pc, #24]	@ (800a36c <_svfiprintf_r+0x1f8>)
 800a354:	9803      	ldr	r0, [sp, #12]
 800a356:	f000 f87b 	bl	800a450 <_printf_i>
 800a35a:	e7eb      	b.n	800a334 <_svfiprintf_r+0x1c0>
 800a35c:	0800be30 	.word	0x0800be30
 800a360:	0800be36 	.word	0x0800be36
 800a364:	0800be3a 	.word	0x0800be3a
 800a368:	00000000 	.word	0x00000000
 800a36c:	0800a0b5 	.word	0x0800a0b5

0800a370 <_printf_common>:
 800a370:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a372:	0016      	movs	r6, r2
 800a374:	9301      	str	r3, [sp, #4]
 800a376:	688a      	ldr	r2, [r1, #8]
 800a378:	690b      	ldr	r3, [r1, #16]
 800a37a:	000c      	movs	r4, r1
 800a37c:	9000      	str	r0, [sp, #0]
 800a37e:	4293      	cmp	r3, r2
 800a380:	da00      	bge.n	800a384 <_printf_common+0x14>
 800a382:	0013      	movs	r3, r2
 800a384:	0022      	movs	r2, r4
 800a386:	6033      	str	r3, [r6, #0]
 800a388:	3243      	adds	r2, #67	@ 0x43
 800a38a:	7812      	ldrb	r2, [r2, #0]
 800a38c:	2a00      	cmp	r2, #0
 800a38e:	d001      	beq.n	800a394 <_printf_common+0x24>
 800a390:	3301      	adds	r3, #1
 800a392:	6033      	str	r3, [r6, #0]
 800a394:	6823      	ldr	r3, [r4, #0]
 800a396:	069b      	lsls	r3, r3, #26
 800a398:	d502      	bpl.n	800a3a0 <_printf_common+0x30>
 800a39a:	6833      	ldr	r3, [r6, #0]
 800a39c:	3302      	adds	r3, #2
 800a39e:	6033      	str	r3, [r6, #0]
 800a3a0:	6822      	ldr	r2, [r4, #0]
 800a3a2:	2306      	movs	r3, #6
 800a3a4:	0015      	movs	r5, r2
 800a3a6:	401d      	ands	r5, r3
 800a3a8:	421a      	tst	r2, r3
 800a3aa:	d027      	beq.n	800a3fc <_printf_common+0x8c>
 800a3ac:	0023      	movs	r3, r4
 800a3ae:	3343      	adds	r3, #67	@ 0x43
 800a3b0:	781b      	ldrb	r3, [r3, #0]
 800a3b2:	1e5a      	subs	r2, r3, #1
 800a3b4:	4193      	sbcs	r3, r2
 800a3b6:	6822      	ldr	r2, [r4, #0]
 800a3b8:	0692      	lsls	r2, r2, #26
 800a3ba:	d430      	bmi.n	800a41e <_printf_common+0xae>
 800a3bc:	0022      	movs	r2, r4
 800a3be:	9901      	ldr	r1, [sp, #4]
 800a3c0:	9800      	ldr	r0, [sp, #0]
 800a3c2:	9d08      	ldr	r5, [sp, #32]
 800a3c4:	3243      	adds	r2, #67	@ 0x43
 800a3c6:	47a8      	blx	r5
 800a3c8:	3001      	adds	r0, #1
 800a3ca:	d025      	beq.n	800a418 <_printf_common+0xa8>
 800a3cc:	2206      	movs	r2, #6
 800a3ce:	6823      	ldr	r3, [r4, #0]
 800a3d0:	2500      	movs	r5, #0
 800a3d2:	4013      	ands	r3, r2
 800a3d4:	2b04      	cmp	r3, #4
 800a3d6:	d105      	bne.n	800a3e4 <_printf_common+0x74>
 800a3d8:	6833      	ldr	r3, [r6, #0]
 800a3da:	68e5      	ldr	r5, [r4, #12]
 800a3dc:	1aed      	subs	r5, r5, r3
 800a3de:	43eb      	mvns	r3, r5
 800a3e0:	17db      	asrs	r3, r3, #31
 800a3e2:	401d      	ands	r5, r3
 800a3e4:	68a3      	ldr	r3, [r4, #8]
 800a3e6:	6922      	ldr	r2, [r4, #16]
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	dd01      	ble.n	800a3f0 <_printf_common+0x80>
 800a3ec:	1a9b      	subs	r3, r3, r2
 800a3ee:	18ed      	adds	r5, r5, r3
 800a3f0:	2600      	movs	r6, #0
 800a3f2:	42b5      	cmp	r5, r6
 800a3f4:	d120      	bne.n	800a438 <_printf_common+0xc8>
 800a3f6:	2000      	movs	r0, #0
 800a3f8:	e010      	b.n	800a41c <_printf_common+0xac>
 800a3fa:	3501      	adds	r5, #1
 800a3fc:	68e3      	ldr	r3, [r4, #12]
 800a3fe:	6832      	ldr	r2, [r6, #0]
 800a400:	1a9b      	subs	r3, r3, r2
 800a402:	42ab      	cmp	r3, r5
 800a404:	ddd2      	ble.n	800a3ac <_printf_common+0x3c>
 800a406:	0022      	movs	r2, r4
 800a408:	2301      	movs	r3, #1
 800a40a:	9901      	ldr	r1, [sp, #4]
 800a40c:	9800      	ldr	r0, [sp, #0]
 800a40e:	9f08      	ldr	r7, [sp, #32]
 800a410:	3219      	adds	r2, #25
 800a412:	47b8      	blx	r7
 800a414:	3001      	adds	r0, #1
 800a416:	d1f0      	bne.n	800a3fa <_printf_common+0x8a>
 800a418:	2001      	movs	r0, #1
 800a41a:	4240      	negs	r0, r0
 800a41c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a41e:	2030      	movs	r0, #48	@ 0x30
 800a420:	18e1      	adds	r1, r4, r3
 800a422:	3143      	adds	r1, #67	@ 0x43
 800a424:	7008      	strb	r0, [r1, #0]
 800a426:	0021      	movs	r1, r4
 800a428:	1c5a      	adds	r2, r3, #1
 800a42a:	3145      	adds	r1, #69	@ 0x45
 800a42c:	7809      	ldrb	r1, [r1, #0]
 800a42e:	18a2      	adds	r2, r4, r2
 800a430:	3243      	adds	r2, #67	@ 0x43
 800a432:	3302      	adds	r3, #2
 800a434:	7011      	strb	r1, [r2, #0]
 800a436:	e7c1      	b.n	800a3bc <_printf_common+0x4c>
 800a438:	0022      	movs	r2, r4
 800a43a:	2301      	movs	r3, #1
 800a43c:	9901      	ldr	r1, [sp, #4]
 800a43e:	9800      	ldr	r0, [sp, #0]
 800a440:	9f08      	ldr	r7, [sp, #32]
 800a442:	321a      	adds	r2, #26
 800a444:	47b8      	blx	r7
 800a446:	3001      	adds	r0, #1
 800a448:	d0e6      	beq.n	800a418 <_printf_common+0xa8>
 800a44a:	3601      	adds	r6, #1
 800a44c:	e7d1      	b.n	800a3f2 <_printf_common+0x82>
	...

0800a450 <_printf_i>:
 800a450:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a452:	b08b      	sub	sp, #44	@ 0x2c
 800a454:	9206      	str	r2, [sp, #24]
 800a456:	000a      	movs	r2, r1
 800a458:	3243      	adds	r2, #67	@ 0x43
 800a45a:	9307      	str	r3, [sp, #28]
 800a45c:	9005      	str	r0, [sp, #20]
 800a45e:	9203      	str	r2, [sp, #12]
 800a460:	7e0a      	ldrb	r2, [r1, #24]
 800a462:	000c      	movs	r4, r1
 800a464:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a466:	2a78      	cmp	r2, #120	@ 0x78
 800a468:	d809      	bhi.n	800a47e <_printf_i+0x2e>
 800a46a:	2a62      	cmp	r2, #98	@ 0x62
 800a46c:	d80b      	bhi.n	800a486 <_printf_i+0x36>
 800a46e:	2a00      	cmp	r2, #0
 800a470:	d100      	bne.n	800a474 <_printf_i+0x24>
 800a472:	e0ba      	b.n	800a5ea <_printf_i+0x19a>
 800a474:	497a      	ldr	r1, [pc, #488]	@ (800a660 <_printf_i+0x210>)
 800a476:	9104      	str	r1, [sp, #16]
 800a478:	2a58      	cmp	r2, #88	@ 0x58
 800a47a:	d100      	bne.n	800a47e <_printf_i+0x2e>
 800a47c:	e08e      	b.n	800a59c <_printf_i+0x14c>
 800a47e:	0025      	movs	r5, r4
 800a480:	3542      	adds	r5, #66	@ 0x42
 800a482:	702a      	strb	r2, [r5, #0]
 800a484:	e022      	b.n	800a4cc <_printf_i+0x7c>
 800a486:	0010      	movs	r0, r2
 800a488:	3863      	subs	r0, #99	@ 0x63
 800a48a:	2815      	cmp	r0, #21
 800a48c:	d8f7      	bhi.n	800a47e <_printf_i+0x2e>
 800a48e:	f7f5 fe3b 	bl	8000108 <__gnu_thumb1_case_shi>
 800a492:	0016      	.short	0x0016
 800a494:	fff6001f 	.word	0xfff6001f
 800a498:	fff6fff6 	.word	0xfff6fff6
 800a49c:	001ffff6 	.word	0x001ffff6
 800a4a0:	fff6fff6 	.word	0xfff6fff6
 800a4a4:	fff6fff6 	.word	0xfff6fff6
 800a4a8:	0036009f 	.word	0x0036009f
 800a4ac:	fff6007e 	.word	0xfff6007e
 800a4b0:	00b0fff6 	.word	0x00b0fff6
 800a4b4:	0036fff6 	.word	0x0036fff6
 800a4b8:	fff6fff6 	.word	0xfff6fff6
 800a4bc:	0082      	.short	0x0082
 800a4be:	0025      	movs	r5, r4
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	3542      	adds	r5, #66	@ 0x42
 800a4c4:	1d11      	adds	r1, r2, #4
 800a4c6:	6019      	str	r1, [r3, #0]
 800a4c8:	6813      	ldr	r3, [r2, #0]
 800a4ca:	702b      	strb	r3, [r5, #0]
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	e09e      	b.n	800a60e <_printf_i+0x1be>
 800a4d0:	6818      	ldr	r0, [r3, #0]
 800a4d2:	6809      	ldr	r1, [r1, #0]
 800a4d4:	1d02      	adds	r2, r0, #4
 800a4d6:	060d      	lsls	r5, r1, #24
 800a4d8:	d50b      	bpl.n	800a4f2 <_printf_i+0xa2>
 800a4da:	6806      	ldr	r6, [r0, #0]
 800a4dc:	601a      	str	r2, [r3, #0]
 800a4de:	2e00      	cmp	r6, #0
 800a4e0:	da03      	bge.n	800a4ea <_printf_i+0x9a>
 800a4e2:	232d      	movs	r3, #45	@ 0x2d
 800a4e4:	9a03      	ldr	r2, [sp, #12]
 800a4e6:	4276      	negs	r6, r6
 800a4e8:	7013      	strb	r3, [r2, #0]
 800a4ea:	4b5d      	ldr	r3, [pc, #372]	@ (800a660 <_printf_i+0x210>)
 800a4ec:	270a      	movs	r7, #10
 800a4ee:	9304      	str	r3, [sp, #16]
 800a4f0:	e018      	b.n	800a524 <_printf_i+0xd4>
 800a4f2:	6806      	ldr	r6, [r0, #0]
 800a4f4:	601a      	str	r2, [r3, #0]
 800a4f6:	0649      	lsls	r1, r1, #25
 800a4f8:	d5f1      	bpl.n	800a4de <_printf_i+0x8e>
 800a4fa:	b236      	sxth	r6, r6
 800a4fc:	e7ef      	b.n	800a4de <_printf_i+0x8e>
 800a4fe:	6808      	ldr	r0, [r1, #0]
 800a500:	6819      	ldr	r1, [r3, #0]
 800a502:	c940      	ldmia	r1!, {r6}
 800a504:	0605      	lsls	r5, r0, #24
 800a506:	d402      	bmi.n	800a50e <_printf_i+0xbe>
 800a508:	0640      	lsls	r0, r0, #25
 800a50a:	d500      	bpl.n	800a50e <_printf_i+0xbe>
 800a50c:	b2b6      	uxth	r6, r6
 800a50e:	6019      	str	r1, [r3, #0]
 800a510:	4b53      	ldr	r3, [pc, #332]	@ (800a660 <_printf_i+0x210>)
 800a512:	270a      	movs	r7, #10
 800a514:	9304      	str	r3, [sp, #16]
 800a516:	2a6f      	cmp	r2, #111	@ 0x6f
 800a518:	d100      	bne.n	800a51c <_printf_i+0xcc>
 800a51a:	3f02      	subs	r7, #2
 800a51c:	0023      	movs	r3, r4
 800a51e:	2200      	movs	r2, #0
 800a520:	3343      	adds	r3, #67	@ 0x43
 800a522:	701a      	strb	r2, [r3, #0]
 800a524:	6863      	ldr	r3, [r4, #4]
 800a526:	60a3      	str	r3, [r4, #8]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	db06      	blt.n	800a53a <_printf_i+0xea>
 800a52c:	2104      	movs	r1, #4
 800a52e:	6822      	ldr	r2, [r4, #0]
 800a530:	9d03      	ldr	r5, [sp, #12]
 800a532:	438a      	bics	r2, r1
 800a534:	6022      	str	r2, [r4, #0]
 800a536:	4333      	orrs	r3, r6
 800a538:	d00c      	beq.n	800a554 <_printf_i+0x104>
 800a53a:	9d03      	ldr	r5, [sp, #12]
 800a53c:	0030      	movs	r0, r6
 800a53e:	0039      	movs	r1, r7
 800a540:	f7f5 fe72 	bl	8000228 <__aeabi_uidivmod>
 800a544:	9b04      	ldr	r3, [sp, #16]
 800a546:	3d01      	subs	r5, #1
 800a548:	5c5b      	ldrb	r3, [r3, r1]
 800a54a:	702b      	strb	r3, [r5, #0]
 800a54c:	0033      	movs	r3, r6
 800a54e:	0006      	movs	r6, r0
 800a550:	429f      	cmp	r7, r3
 800a552:	d9f3      	bls.n	800a53c <_printf_i+0xec>
 800a554:	2f08      	cmp	r7, #8
 800a556:	d109      	bne.n	800a56c <_printf_i+0x11c>
 800a558:	6823      	ldr	r3, [r4, #0]
 800a55a:	07db      	lsls	r3, r3, #31
 800a55c:	d506      	bpl.n	800a56c <_printf_i+0x11c>
 800a55e:	6862      	ldr	r2, [r4, #4]
 800a560:	6923      	ldr	r3, [r4, #16]
 800a562:	429a      	cmp	r2, r3
 800a564:	dc02      	bgt.n	800a56c <_printf_i+0x11c>
 800a566:	2330      	movs	r3, #48	@ 0x30
 800a568:	3d01      	subs	r5, #1
 800a56a:	702b      	strb	r3, [r5, #0]
 800a56c:	9b03      	ldr	r3, [sp, #12]
 800a56e:	1b5b      	subs	r3, r3, r5
 800a570:	6123      	str	r3, [r4, #16]
 800a572:	9b07      	ldr	r3, [sp, #28]
 800a574:	0021      	movs	r1, r4
 800a576:	9300      	str	r3, [sp, #0]
 800a578:	9805      	ldr	r0, [sp, #20]
 800a57a:	9b06      	ldr	r3, [sp, #24]
 800a57c:	aa09      	add	r2, sp, #36	@ 0x24
 800a57e:	f7ff fef7 	bl	800a370 <_printf_common>
 800a582:	3001      	adds	r0, #1
 800a584:	d148      	bne.n	800a618 <_printf_i+0x1c8>
 800a586:	2001      	movs	r0, #1
 800a588:	4240      	negs	r0, r0
 800a58a:	b00b      	add	sp, #44	@ 0x2c
 800a58c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a58e:	2220      	movs	r2, #32
 800a590:	6809      	ldr	r1, [r1, #0]
 800a592:	430a      	orrs	r2, r1
 800a594:	6022      	str	r2, [r4, #0]
 800a596:	2278      	movs	r2, #120	@ 0x78
 800a598:	4932      	ldr	r1, [pc, #200]	@ (800a664 <_printf_i+0x214>)
 800a59a:	9104      	str	r1, [sp, #16]
 800a59c:	0021      	movs	r1, r4
 800a59e:	3145      	adds	r1, #69	@ 0x45
 800a5a0:	700a      	strb	r2, [r1, #0]
 800a5a2:	6819      	ldr	r1, [r3, #0]
 800a5a4:	6822      	ldr	r2, [r4, #0]
 800a5a6:	c940      	ldmia	r1!, {r6}
 800a5a8:	0610      	lsls	r0, r2, #24
 800a5aa:	d402      	bmi.n	800a5b2 <_printf_i+0x162>
 800a5ac:	0650      	lsls	r0, r2, #25
 800a5ae:	d500      	bpl.n	800a5b2 <_printf_i+0x162>
 800a5b0:	b2b6      	uxth	r6, r6
 800a5b2:	6019      	str	r1, [r3, #0]
 800a5b4:	07d3      	lsls	r3, r2, #31
 800a5b6:	d502      	bpl.n	800a5be <_printf_i+0x16e>
 800a5b8:	2320      	movs	r3, #32
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	6023      	str	r3, [r4, #0]
 800a5be:	2e00      	cmp	r6, #0
 800a5c0:	d001      	beq.n	800a5c6 <_printf_i+0x176>
 800a5c2:	2710      	movs	r7, #16
 800a5c4:	e7aa      	b.n	800a51c <_printf_i+0xcc>
 800a5c6:	2220      	movs	r2, #32
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	4393      	bics	r3, r2
 800a5cc:	6023      	str	r3, [r4, #0]
 800a5ce:	e7f8      	b.n	800a5c2 <_printf_i+0x172>
 800a5d0:	681a      	ldr	r2, [r3, #0]
 800a5d2:	680d      	ldr	r5, [r1, #0]
 800a5d4:	1d10      	adds	r0, r2, #4
 800a5d6:	6949      	ldr	r1, [r1, #20]
 800a5d8:	6018      	str	r0, [r3, #0]
 800a5da:	6813      	ldr	r3, [r2, #0]
 800a5dc:	062e      	lsls	r6, r5, #24
 800a5de:	d501      	bpl.n	800a5e4 <_printf_i+0x194>
 800a5e0:	6019      	str	r1, [r3, #0]
 800a5e2:	e002      	b.n	800a5ea <_printf_i+0x19a>
 800a5e4:	066d      	lsls	r5, r5, #25
 800a5e6:	d5fb      	bpl.n	800a5e0 <_printf_i+0x190>
 800a5e8:	8019      	strh	r1, [r3, #0]
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	9d03      	ldr	r5, [sp, #12]
 800a5ee:	6123      	str	r3, [r4, #16]
 800a5f0:	e7bf      	b.n	800a572 <_printf_i+0x122>
 800a5f2:	681a      	ldr	r2, [r3, #0]
 800a5f4:	1d11      	adds	r1, r2, #4
 800a5f6:	6019      	str	r1, [r3, #0]
 800a5f8:	6815      	ldr	r5, [r2, #0]
 800a5fa:	2100      	movs	r1, #0
 800a5fc:	0028      	movs	r0, r5
 800a5fe:	6862      	ldr	r2, [r4, #4]
 800a600:	f000 f856 	bl	800a6b0 <memchr>
 800a604:	2800      	cmp	r0, #0
 800a606:	d001      	beq.n	800a60c <_printf_i+0x1bc>
 800a608:	1b40      	subs	r0, r0, r5
 800a60a:	6060      	str	r0, [r4, #4]
 800a60c:	6863      	ldr	r3, [r4, #4]
 800a60e:	6123      	str	r3, [r4, #16]
 800a610:	2300      	movs	r3, #0
 800a612:	9a03      	ldr	r2, [sp, #12]
 800a614:	7013      	strb	r3, [r2, #0]
 800a616:	e7ac      	b.n	800a572 <_printf_i+0x122>
 800a618:	002a      	movs	r2, r5
 800a61a:	6923      	ldr	r3, [r4, #16]
 800a61c:	9906      	ldr	r1, [sp, #24]
 800a61e:	9805      	ldr	r0, [sp, #20]
 800a620:	9d07      	ldr	r5, [sp, #28]
 800a622:	47a8      	blx	r5
 800a624:	3001      	adds	r0, #1
 800a626:	d0ae      	beq.n	800a586 <_printf_i+0x136>
 800a628:	6823      	ldr	r3, [r4, #0]
 800a62a:	079b      	lsls	r3, r3, #30
 800a62c:	d415      	bmi.n	800a65a <_printf_i+0x20a>
 800a62e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a630:	68e0      	ldr	r0, [r4, #12]
 800a632:	4298      	cmp	r0, r3
 800a634:	daa9      	bge.n	800a58a <_printf_i+0x13a>
 800a636:	0018      	movs	r0, r3
 800a638:	e7a7      	b.n	800a58a <_printf_i+0x13a>
 800a63a:	0022      	movs	r2, r4
 800a63c:	2301      	movs	r3, #1
 800a63e:	9906      	ldr	r1, [sp, #24]
 800a640:	9805      	ldr	r0, [sp, #20]
 800a642:	9e07      	ldr	r6, [sp, #28]
 800a644:	3219      	adds	r2, #25
 800a646:	47b0      	blx	r6
 800a648:	3001      	adds	r0, #1
 800a64a:	d09c      	beq.n	800a586 <_printf_i+0x136>
 800a64c:	3501      	adds	r5, #1
 800a64e:	68e3      	ldr	r3, [r4, #12]
 800a650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a652:	1a9b      	subs	r3, r3, r2
 800a654:	42ab      	cmp	r3, r5
 800a656:	dcf0      	bgt.n	800a63a <_printf_i+0x1ea>
 800a658:	e7e9      	b.n	800a62e <_printf_i+0x1de>
 800a65a:	2500      	movs	r5, #0
 800a65c:	e7f7      	b.n	800a64e <_printf_i+0x1fe>
 800a65e:	46c0      	nop			@ (mov r8, r8)
 800a660:	0800be41 	.word	0x0800be41
 800a664:	0800be52 	.word	0x0800be52

0800a668 <memmove>:
 800a668:	b510      	push	{r4, lr}
 800a66a:	4288      	cmp	r0, r1
 800a66c:	d902      	bls.n	800a674 <memmove+0xc>
 800a66e:	188b      	adds	r3, r1, r2
 800a670:	4298      	cmp	r0, r3
 800a672:	d308      	bcc.n	800a686 <memmove+0x1e>
 800a674:	2300      	movs	r3, #0
 800a676:	429a      	cmp	r2, r3
 800a678:	d007      	beq.n	800a68a <memmove+0x22>
 800a67a:	5ccc      	ldrb	r4, [r1, r3]
 800a67c:	54c4      	strb	r4, [r0, r3]
 800a67e:	3301      	adds	r3, #1
 800a680:	e7f9      	b.n	800a676 <memmove+0xe>
 800a682:	5c8b      	ldrb	r3, [r1, r2]
 800a684:	5483      	strb	r3, [r0, r2]
 800a686:	3a01      	subs	r2, #1
 800a688:	d2fb      	bcs.n	800a682 <memmove+0x1a>
 800a68a:	bd10      	pop	{r4, pc}

0800a68c <_sbrk_r>:
 800a68c:	2300      	movs	r3, #0
 800a68e:	b570      	push	{r4, r5, r6, lr}
 800a690:	4d06      	ldr	r5, [pc, #24]	@ (800a6ac <_sbrk_r+0x20>)
 800a692:	0004      	movs	r4, r0
 800a694:	0008      	movs	r0, r1
 800a696:	602b      	str	r3, [r5, #0]
 800a698:	f7f9 fbd6 	bl	8003e48 <_sbrk>
 800a69c:	1c43      	adds	r3, r0, #1
 800a69e:	d103      	bne.n	800a6a8 <_sbrk_r+0x1c>
 800a6a0:	682b      	ldr	r3, [r5, #0]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d000      	beq.n	800a6a8 <_sbrk_r+0x1c>
 800a6a6:	6023      	str	r3, [r4, #0]
 800a6a8:	bd70      	pop	{r4, r5, r6, pc}
 800a6aa:	46c0      	nop			@ (mov r8, r8)
 800a6ac:	2000212c 	.word	0x2000212c

0800a6b0 <memchr>:
 800a6b0:	b2c9      	uxtb	r1, r1
 800a6b2:	1882      	adds	r2, r0, r2
 800a6b4:	4290      	cmp	r0, r2
 800a6b6:	d101      	bne.n	800a6bc <memchr+0xc>
 800a6b8:	2000      	movs	r0, #0
 800a6ba:	4770      	bx	lr
 800a6bc:	7803      	ldrb	r3, [r0, #0]
 800a6be:	428b      	cmp	r3, r1
 800a6c0:	d0fb      	beq.n	800a6ba <memchr+0xa>
 800a6c2:	3001      	adds	r0, #1
 800a6c4:	e7f6      	b.n	800a6b4 <memchr+0x4>

0800a6c6 <_realloc_r>:
 800a6c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6c8:	0006      	movs	r6, r0
 800a6ca:	000c      	movs	r4, r1
 800a6cc:	0015      	movs	r5, r2
 800a6ce:	2900      	cmp	r1, #0
 800a6d0:	d105      	bne.n	800a6de <_realloc_r+0x18>
 800a6d2:	0011      	movs	r1, r2
 800a6d4:	f7ff fc5e 	bl	8009f94 <_malloc_r>
 800a6d8:	0004      	movs	r4, r0
 800a6da:	0020      	movs	r0, r4
 800a6dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a6de:	2a00      	cmp	r2, #0
 800a6e0:	d103      	bne.n	800a6ea <_realloc_r+0x24>
 800a6e2:	f7ff fbeb 	bl	8009ebc <_free_r>
 800a6e6:	002c      	movs	r4, r5
 800a6e8:	e7f7      	b.n	800a6da <_realloc_r+0x14>
 800a6ea:	f000 f81c 	bl	800a726 <_malloc_usable_size_r>
 800a6ee:	0007      	movs	r7, r0
 800a6f0:	4285      	cmp	r5, r0
 800a6f2:	d802      	bhi.n	800a6fa <_realloc_r+0x34>
 800a6f4:	0843      	lsrs	r3, r0, #1
 800a6f6:	42ab      	cmp	r3, r5
 800a6f8:	d3ef      	bcc.n	800a6da <_realloc_r+0x14>
 800a6fa:	0029      	movs	r1, r5
 800a6fc:	0030      	movs	r0, r6
 800a6fe:	f7ff fc49 	bl	8009f94 <_malloc_r>
 800a702:	9001      	str	r0, [sp, #4]
 800a704:	2800      	cmp	r0, #0
 800a706:	d101      	bne.n	800a70c <_realloc_r+0x46>
 800a708:	9c01      	ldr	r4, [sp, #4]
 800a70a:	e7e6      	b.n	800a6da <_realloc_r+0x14>
 800a70c:	002a      	movs	r2, r5
 800a70e:	42bd      	cmp	r5, r7
 800a710:	d900      	bls.n	800a714 <_realloc_r+0x4e>
 800a712:	003a      	movs	r2, r7
 800a714:	0021      	movs	r1, r4
 800a716:	9801      	ldr	r0, [sp, #4]
 800a718:	f7ff fbc6 	bl	8009ea8 <memcpy>
 800a71c:	0021      	movs	r1, r4
 800a71e:	0030      	movs	r0, r6
 800a720:	f7ff fbcc 	bl	8009ebc <_free_r>
 800a724:	e7f0      	b.n	800a708 <_realloc_r+0x42>

0800a726 <_malloc_usable_size_r>:
 800a726:	1f0b      	subs	r3, r1, #4
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	1f18      	subs	r0, r3, #4
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	da01      	bge.n	800a734 <_malloc_usable_size_r+0xe>
 800a730:	580b      	ldr	r3, [r1, r0]
 800a732:	18c0      	adds	r0, r0, r3
 800a734:	4770      	bx	lr
	...

0800a738 <_init>:
 800a738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a73a:	46c0      	nop			@ (mov r8, r8)
 800a73c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a73e:	bc08      	pop	{r3}
 800a740:	469e      	mov	lr, r3
 800a742:	4770      	bx	lr

0800a744 <_fini>:
 800a744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a746:	46c0      	nop			@ (mov r8, r8)
 800a748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a74a:	bc08      	pop	{r3}
 800a74c:	469e      	mov	lr, r3
 800a74e:	4770      	bx	lr
