{"vcs1":{"timestamp_begin":1746807801.930121526, "rt":5.89, "ut":5.60, "st":0.23}}
{"vcselab":{"timestamp_begin":1746807807.905577724, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746807808.244040269, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746807801.615238596}
{"VCS_COMP_START_TIME": 1746807801.615238596}
{"VCS_COMP_END_TIME": 1746807808.603536006}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380192}}
{"vcselab": {"peak_mem": 174920}}
