Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/slaventy/projects/crc/top_tb_isim_beh.exe -prj /home/slaventy/projects/crc/top_tb_beh.prj work.top_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/slaventy/projects/crc/ram.vhd" into library work
Parsing VHDL file "/home/slaventy/projects/crc/crc.vhd" into library work
Parsing VHDL file "/home/slaventy/projects/crc/top.vhd" into library work
Parsing VHDL file "/home/slaventy/projects/crc/top_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84668 KB
Fuse CPU Usage: 1860 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity crc [crc_default]
Compiling architecture behavioral of entity ram [ram_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity top_tb
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable /home/slaventy/projects/crc/top_tb_isim_beh.exe
Fuse Memory Usage: 657084 KB
Fuse CPU Usage: 1980 ms
GCC CPU Usage: 3540 ms
