

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_60_4'
================================================================
* Date:           Thu Feb  5 03:13:33 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.307 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4139|     4139|  41.390 us|  41.390 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_4  |     4137|     4137|        43|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    915|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|   12756|   9996|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|   1325|    -|
|Register         |        -|    -|    1867|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   14623|  12332|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      10|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |sdiv_38ns_24s_38_42_1_U8   |sdiv_38ns_24s_38_42_1  |        0|   0|  3189|  2434|    0|
    |sdiv_38ns_24s_38_42_1_U9   |sdiv_38ns_24s_38_42_1  |        0|   0|  3189|  2434|    0|
    |sdiv_38ns_24s_38_42_1_U10  |sdiv_38ns_24s_38_42_1  |        0|   0|  3189|  2434|    0|
    |sdiv_38ns_24s_38_42_1_U11  |sdiv_38ns_24s_38_42_1  |        0|   0|  3189|  2434|    0|
    |sparsemux_33_4_24_1_1_U12  |sparsemux_33_4_24_1_1  |        0|   0|     0|    65|    0|
    |sparsemux_33_4_24_1_1_U13  |sparsemux_33_4_24_1_1  |        0|   0|     0|    65|    0|
    |sparsemux_33_4_24_1_1_U14  |sparsemux_33_4_24_1_1  |        0|   0|     0|    65|    0|
    |sparsemux_33_4_24_1_1_U15  |sparsemux_33_4_24_1_1  |        0|   0|     0|    65|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|   0| 12756|  9996|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln74_1_fu_1915_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln74_2_fu_2593_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln74_3_fu_3271_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln74_4_fu_3949_p2     |         +|   0|  0|  32|          25|          25|
    |col_sum_64_fu_1909_p2     |         +|   0|  0|  31|          24|          24|
    |col_sum_65_fu_2587_p2     |         +|   0|  0|  31|          24|          24|
    |col_sum_66_fu_3265_p2     |         +|   0|  0|  31|          24|          24|
    |col_sum_67_fu_3943_p2     |         +|   0|  0|  31|          24|          24|
    |idx_2_fu_1558_p2          |         +|   0|  0|  20|          13|           1|
    |and_ln72_1_fu_1753_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_2_fu_2413_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_3_fu_2431_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_4_fu_3091_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_5_fu_3109_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_6_fu_3769_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_7_fu_3787_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_fu_1735_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln74_1_fu_2154_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln74_2_fu_2820_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln74_3_fu_2832_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln74_4_fu_3498_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln74_5_fu_3510_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln74_6_fu_4176_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln74_7_fu_4188_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln74_fu_2142_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_1552_p2      |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln66_fu_1603_p2      |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln72_1_fu_1717_p2    |      icmp|   0|  0|  21|          14|           1|
    |icmp_ln72_2_fu_2389_p2    |      icmp|   0|  0|  21|          14|           2|
    |icmp_ln72_3_fu_2395_p2    |      icmp|   0|  0|  21|          14|           1|
    |icmp_ln72_4_fu_3067_p2    |      icmp|   0|  0|  21|          14|           2|
    |icmp_ln72_5_fu_3073_p2    |      icmp|   0|  0|  21|          14|           1|
    |icmp_ln72_6_fu_3745_p2    |      icmp|   0|  0|  21|          14|           2|
    |icmp_ln72_7_fu_3751_p2    |      icmp|   0|  0|  21|          14|           1|
    |icmp_ln72_fu_1711_p2      |      icmp|   0|  0|  21|          14|           2|
    |icmp_ln74_1_fu_2599_p2    |      icmp|   0|  0|  32|          25|           1|
    |icmp_ln74_2_fu_3277_p2    |      icmp|   0|  0|  32|          25|           1|
    |icmp_ln74_3_fu_3955_p2    |      icmp|   0|  0|  32|          25|           1|
    |icmp_ln74_fu_1921_p2      |      icmp|   0|  0|  32|          25|           1|
    |or_ln72_10_fu_3781_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln72_11_fu_3801_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln72_1_fu_1747_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln72_2_fu_1767_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln72_3_fu_2401_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln72_4_fu_2425_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln72_5_fu_2445_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln72_6_fu_3079_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln72_7_fu_3103_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln72_8_fu_3123_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln72_9_fu_3757_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln72_fu_1723_p2        |        or|   0|  0|   2|           1|           1|
    |denom_reg_fu_1608_p3      |    select|   0|  0|  24|           1|          24|
    |select_ln72_2_fu_2437_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln72_4_fu_3115_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln72_6_fu_3793_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln72_fu_1759_p3    |    select|   0|  0|  24|           1|          23|
    |t_1_fu_1773_p3            |    select|   0|  0|  24|           1|          24|
    |t_3_fu_2451_p3            |    select|   0|  0|  24|           1|          24|
    |t_5_fu_3129_p3            |    select|   0|  0|  24|           1|          24|
    |t_7_fu_3807_p3            |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln72_1_fu_1741_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln72_2_fu_2407_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln72_3_fu_2419_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln72_4_fu_3085_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln72_5_fu_3097_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln72_6_fu_3763_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln72_7_fu_3775_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln72_fu_1729_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_10_fu_4182_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_11_fu_4194_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln74_1_fu_2148_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_2_fu_2160_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln74_3_fu_2814_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_4_fu_2826_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_5_fu_2838_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln74_6_fu_3492_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_7_fu_3504_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_8_fu_3516_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln74_9_fu_4170_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_fu_2136_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 915|         496|         506|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_1   |   9|          2|   13|         26|
    |col_sum_10_fu_478        |  20|          4|   24|         96|
    |col_sum_11_fu_474        |  20|          4|   24|         96|
    |col_sum_12_fu_470        |  20|          4|   24|         96|
    |col_sum_13_fu_466        |  20|          4|   24|         96|
    |col_sum_14_fu_462        |  20|          4|   24|         96|
    |col_sum_15_fu_458        |  20|          4|   24|         96|
    |col_sum_16_fu_454        |  20|          4|   24|         96|
    |col_sum_17_fu_450        |  20|          4|   24|         96|
    |col_sum_18_fu_446        |  20|          4|   24|         96|
    |col_sum_19_fu_442        |  20|          4|   24|         96|
    |col_sum_1_fu_514         |  20|          4|   24|         96|
    |col_sum_20_fu_438        |  20|          4|   24|         96|
    |col_sum_21_fu_434        |  20|          4|   24|         96|
    |col_sum_22_fu_430        |  20|          4|   24|         96|
    |col_sum_23_fu_426        |  20|          4|   24|         96|
    |col_sum_24_fu_422        |  20|          4|   24|         96|
    |col_sum_25_fu_418        |  20|          4|   24|         96|
    |col_sum_26_fu_414        |  20|          4|   24|         96|
    |col_sum_27_fu_410        |  20|          4|   24|         96|
    |col_sum_28_fu_406        |  20|          4|   24|         96|
    |col_sum_29_fu_402        |  20|          4|   24|         96|
    |col_sum_2_fu_510         |  20|          4|   24|         96|
    |col_sum_30_fu_398        |  20|          4|   24|         96|
    |col_sum_31_fu_394        |  20|          4|   24|         96|
    |col_sum_32_fu_390        |  20|          4|   24|         96|
    |col_sum_33_fu_386        |  20|          4|   24|         96|
    |col_sum_34_fu_382        |  20|          4|   24|         96|
    |col_sum_35_fu_378        |  20|          4|   24|         96|
    |col_sum_36_fu_374        |  20|          4|   24|         96|
    |col_sum_37_fu_370        |  20|          4|   24|         96|
    |col_sum_38_fu_366        |  20|          4|   24|         96|
    |col_sum_39_fu_362        |  20|          4|   24|         96|
    |col_sum_3_fu_506         |  20|          4|   24|         96|
    |col_sum_40_fu_358        |  20|          4|   24|         96|
    |col_sum_41_fu_354        |  20|          4|   24|         96|
    |col_sum_42_fu_350        |  20|          4|   24|         96|
    |col_sum_43_fu_346        |  20|          4|   24|         96|
    |col_sum_44_fu_342        |  20|          4|   24|         96|
    |col_sum_45_fu_338        |  20|          4|   24|         96|
    |col_sum_46_fu_334        |  20|          4|   24|         96|
    |col_sum_47_fu_330        |  20|          4|   24|         96|
    |col_sum_48_fu_326        |  20|          4|   24|         96|
    |col_sum_49_fu_322        |  20|          4|   24|         96|
    |col_sum_4_fu_502         |  20|          4|   24|         96|
    |col_sum_50_fu_318        |  20|          4|   24|         96|
    |col_sum_51_fu_314        |  20|          4|   24|         96|
    |col_sum_52_fu_310        |  20|          4|   24|         96|
    |col_sum_53_fu_306        |  20|          4|   24|         96|
    |col_sum_54_fu_302        |  20|          4|   24|         96|
    |col_sum_55_fu_298        |  20|          4|   24|         96|
    |col_sum_56_fu_294        |  20|          4|   24|         96|
    |col_sum_57_fu_290        |  20|          4|   24|         96|
    |col_sum_58_fu_286        |  20|          4|   24|         96|
    |col_sum_59_fu_282        |  20|          4|   24|         96|
    |col_sum_5_fu_498         |  20|          4|   24|         96|
    |col_sum_60_fu_278        |  20|          4|   24|         96|
    |col_sum_61_fu_274        |  20|          4|   24|         96|
    |col_sum_62_fu_270        |  20|          4|   24|         96|
    |col_sum_63_fu_266        |  20|          4|   24|         96|
    |col_sum_6_fu_494         |  20|          4|   24|         96|
    |col_sum_7_fu_490         |  20|          4|   24|         96|
    |col_sum_8_fu_486         |  20|          4|   24|         96|
    |col_sum_9_fu_482         |  20|          4|   24|         96|
    |col_sum_fu_518           |  20|          4|   24|         96|
    |empty_fu_262             |   9|          2|   24|         48|
    |idx_fu_258               |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |1325|        266| 1588|       6248|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |b_reg_5371                         |   4|   0|    4|          0|
    |col_sum_10_fu_478                  |  24|   0|   24|          0|
    |col_sum_11_fu_474                  |  24|   0|   24|          0|
    |col_sum_12_fu_470                  |  24|   0|   24|          0|
    |col_sum_13_fu_466                  |  24|   0|   24|          0|
    |col_sum_14_fu_462                  |  24|   0|   24|          0|
    |col_sum_15_fu_458                  |  24|   0|   24|          0|
    |col_sum_16_fu_454                  |  24|   0|   24|          0|
    |col_sum_17_fu_450                  |  24|   0|   24|          0|
    |col_sum_18_fu_446                  |  24|   0|   24|          0|
    |col_sum_19_fu_442                  |  24|   0|   24|          0|
    |col_sum_1_fu_514                   |  24|   0|   24|          0|
    |col_sum_20_fu_438                  |  24|   0|   24|          0|
    |col_sum_21_fu_434                  |  24|   0|   24|          0|
    |col_sum_22_fu_430                  |  24|   0|   24|          0|
    |col_sum_23_fu_426                  |  24|   0|   24|          0|
    |col_sum_24_fu_422                  |  24|   0|   24|          0|
    |col_sum_25_fu_418                  |  24|   0|   24|          0|
    |col_sum_26_fu_414                  |  24|   0|   24|          0|
    |col_sum_27_fu_410                  |  24|   0|   24|          0|
    |col_sum_28_fu_406                  |  24|   0|   24|          0|
    |col_sum_29_fu_402                  |  24|   0|   24|          0|
    |col_sum_2_fu_510                   |  24|   0|   24|          0|
    |col_sum_30_fu_398                  |  24|   0|   24|          0|
    |col_sum_31_fu_394                  |  24|   0|   24|          0|
    |col_sum_32_fu_390                  |  24|   0|   24|          0|
    |col_sum_33_fu_386                  |  24|   0|   24|          0|
    |col_sum_34_fu_382                  |  24|   0|   24|          0|
    |col_sum_35_fu_378                  |  24|   0|   24|          0|
    |col_sum_36_fu_374                  |  24|   0|   24|          0|
    |col_sum_37_fu_370                  |  24|   0|   24|          0|
    |col_sum_38_fu_366                  |  24|   0|   24|          0|
    |col_sum_39_fu_362                  |  24|   0|   24|          0|
    |col_sum_3_fu_506                   |  24|   0|   24|          0|
    |col_sum_40_fu_358                  |  24|   0|   24|          0|
    |col_sum_41_fu_354                  |  24|   0|   24|          0|
    |col_sum_42_fu_350                  |  24|   0|   24|          0|
    |col_sum_43_fu_346                  |  24|   0|   24|          0|
    |col_sum_44_fu_342                  |  24|   0|   24|          0|
    |col_sum_45_fu_338                  |  24|   0|   24|          0|
    |col_sum_46_fu_334                  |  24|   0|   24|          0|
    |col_sum_47_fu_330                  |  24|   0|   24|          0|
    |col_sum_48_fu_326                  |  24|   0|   24|          0|
    |col_sum_49_fu_322                  |  24|   0|   24|          0|
    |col_sum_4_fu_502                   |  24|   0|   24|          0|
    |col_sum_50_fu_318                  |  24|   0|   24|          0|
    |col_sum_51_fu_314                  |  24|   0|   24|          0|
    |col_sum_52_fu_310                  |  24|   0|   24|          0|
    |col_sum_53_fu_306                  |  24|   0|   24|          0|
    |col_sum_54_fu_302                  |  24|   0|   24|          0|
    |col_sum_55_fu_298                  |  24|   0|   24|          0|
    |col_sum_56_fu_294                  |  24|   0|   24|          0|
    |col_sum_57_fu_290                  |  24|   0|   24|          0|
    |col_sum_58_fu_286                  |  24|   0|   24|          0|
    |col_sum_59_fu_282                  |  24|   0|   24|          0|
    |col_sum_5_fu_498                   |  24|   0|   24|          0|
    |col_sum_60_fu_278                  |  24|   0|   24|          0|
    |col_sum_61_fu_274                  |  24|   0|   24|          0|
    |col_sum_62_fu_270                  |  24|   0|   24|          0|
    |col_sum_63_fu_266                  |  24|   0|   24|          0|
    |col_sum_6_fu_494                   |  24|   0|   24|          0|
    |col_sum_7_fu_490                   |  24|   0|   24|          0|
    |col_sum_8_fu_486                   |  24|   0|   24|          0|
    |col_sum_9_fu_482                   |  24|   0|   24|          0|
    |col_sum_fu_518                     |  24|   0|   24|          0|
    |empty_fu_262                       |  24|   0|   24|          0|
    |icmp_ln60_reg_5367                 |   1|   0|    1|          0|
    |idx_fu_258                         |  13|   0|   13|          0|
    |zext_ln72_reg_5392                 |  12|   0|   64|         52|
    |b_reg_5371                         |  64|  32|    4|          0|
    |icmp_ln60_reg_5367                 |  64|  32|    1|          0|
    |zext_ln72_reg_5392                 |  64|  32|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1867|  96| 1796|        104|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|                           RTL Ports                           | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                                                         |   in|    1|  ap_ctrl_hs|                   top_kernel_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_rst                                                         |   in|    1|  ap_ctrl_hs|                   top_kernel_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_start                                                       |   in|    1|  ap_ctrl_hs|                   top_kernel_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_done                                                        |  out|    1|  ap_ctrl_hs|                   top_kernel_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_idle                                                        |  out|    1|  ap_ctrl_hs|                   top_kernel_Pipeline_VITIS_LOOP_60_4|  return value|
|ap_ready                                                       |  out|    1|  ap_ctrl_hs|                   top_kernel_Pipeline_VITIS_LOOP_60_4|  return value|
|col_sum_load_out                                               |  out|   24|      ap_vld|                                      col_sum_load_out|       pointer|
|col_sum_load_out_ap_vld                                        |  out|    1|      ap_vld|                                      col_sum_load_out|       pointer|
|col_sum_1_load_out                                             |  out|   24|      ap_vld|                                    col_sum_1_load_out|       pointer|
|col_sum_1_load_out_ap_vld                                      |  out|    1|      ap_vld|                                    col_sum_1_load_out|       pointer|
|col_sum_2_load_out                                             |  out|   24|      ap_vld|                                    col_sum_2_load_out|       pointer|
|col_sum_2_load_out_ap_vld                                      |  out|    1|      ap_vld|                                    col_sum_2_load_out|       pointer|
|col_sum_3_load_out                                             |  out|   24|      ap_vld|                                    col_sum_3_load_out|       pointer|
|col_sum_3_load_out_ap_vld                                      |  out|    1|      ap_vld|                                    col_sum_3_load_out|       pointer|
|col_sum_4_load_out                                             |  out|   24|      ap_vld|                                    col_sum_4_load_out|       pointer|
|col_sum_4_load_out_ap_vld                                      |  out|    1|      ap_vld|                                    col_sum_4_load_out|       pointer|
|col_sum_5_load_out                                             |  out|   24|      ap_vld|                                    col_sum_5_load_out|       pointer|
|col_sum_5_load_out_ap_vld                                      |  out|    1|      ap_vld|                                    col_sum_5_load_out|       pointer|
|col_sum_6_load_out                                             |  out|   24|      ap_vld|                                    col_sum_6_load_out|       pointer|
|col_sum_6_load_out_ap_vld                                      |  out|    1|      ap_vld|                                    col_sum_6_load_out|       pointer|
|col_sum_7_load_out                                             |  out|   24|      ap_vld|                                    col_sum_7_load_out|       pointer|
|col_sum_7_load_out_ap_vld                                      |  out|    1|      ap_vld|                                    col_sum_7_load_out|       pointer|
|col_sum_8_load_out                                             |  out|   24|      ap_vld|                                    col_sum_8_load_out|       pointer|
|col_sum_8_load_out_ap_vld                                      |  out|    1|      ap_vld|                                    col_sum_8_load_out|       pointer|
|col_sum_9_load_out                                             |  out|   24|      ap_vld|                                    col_sum_9_load_out|       pointer|
|col_sum_9_load_out_ap_vld                                      |  out|    1|      ap_vld|                                    col_sum_9_load_out|       pointer|
|col_sum_10_load_out                                            |  out|   24|      ap_vld|                                   col_sum_10_load_out|       pointer|
|col_sum_10_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_10_load_out|       pointer|
|col_sum_11_load_out                                            |  out|   24|      ap_vld|                                   col_sum_11_load_out|       pointer|
|col_sum_11_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_11_load_out|       pointer|
|col_sum_12_load_out                                            |  out|   24|      ap_vld|                                   col_sum_12_load_out|       pointer|
|col_sum_12_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_12_load_out|       pointer|
|col_sum_13_load_out                                            |  out|   24|      ap_vld|                                   col_sum_13_load_out|       pointer|
|col_sum_13_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_13_load_out|       pointer|
|col_sum_14_load_out                                            |  out|   24|      ap_vld|                                   col_sum_14_load_out|       pointer|
|col_sum_14_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_14_load_out|       pointer|
|col_sum_15_load_out                                            |  out|   24|      ap_vld|                                   col_sum_15_load_out|       pointer|
|col_sum_15_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_15_load_out|       pointer|
|col_sum_16_load_out                                            |  out|   24|      ap_vld|                                   col_sum_16_load_out|       pointer|
|col_sum_16_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_16_load_out|       pointer|
|col_sum_17_load_out                                            |  out|   24|      ap_vld|                                   col_sum_17_load_out|       pointer|
|col_sum_17_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_17_load_out|       pointer|
|col_sum_18_load_out                                            |  out|   24|      ap_vld|                                   col_sum_18_load_out|       pointer|
|col_sum_18_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_18_load_out|       pointer|
|col_sum_19_load_out                                            |  out|   24|      ap_vld|                                   col_sum_19_load_out|       pointer|
|col_sum_19_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_19_load_out|       pointer|
|col_sum_20_load_out                                            |  out|   24|      ap_vld|                                   col_sum_20_load_out|       pointer|
|col_sum_20_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_20_load_out|       pointer|
|col_sum_21_load_out                                            |  out|   24|      ap_vld|                                   col_sum_21_load_out|       pointer|
|col_sum_21_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_21_load_out|       pointer|
|col_sum_22_load_out                                            |  out|   24|      ap_vld|                                   col_sum_22_load_out|       pointer|
|col_sum_22_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_22_load_out|       pointer|
|col_sum_23_load_out                                            |  out|   24|      ap_vld|                                   col_sum_23_load_out|       pointer|
|col_sum_23_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_23_load_out|       pointer|
|col_sum_24_load_out                                            |  out|   24|      ap_vld|                                   col_sum_24_load_out|       pointer|
|col_sum_24_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_24_load_out|       pointer|
|col_sum_25_load_out                                            |  out|   24|      ap_vld|                                   col_sum_25_load_out|       pointer|
|col_sum_25_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_25_load_out|       pointer|
|col_sum_26_load_out                                            |  out|   24|      ap_vld|                                   col_sum_26_load_out|       pointer|
|col_sum_26_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_26_load_out|       pointer|
|col_sum_27_load_out                                            |  out|   24|      ap_vld|                                   col_sum_27_load_out|       pointer|
|col_sum_27_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_27_load_out|       pointer|
|col_sum_28_load_out                                            |  out|   24|      ap_vld|                                   col_sum_28_load_out|       pointer|
|col_sum_28_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_28_load_out|       pointer|
|col_sum_29_load_out                                            |  out|   24|      ap_vld|                                   col_sum_29_load_out|       pointer|
|col_sum_29_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_29_load_out|       pointer|
|col_sum_30_load_out                                            |  out|   24|      ap_vld|                                   col_sum_30_load_out|       pointer|
|col_sum_30_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_30_load_out|       pointer|
|col_sum_31_load_out                                            |  out|   24|      ap_vld|                                   col_sum_31_load_out|       pointer|
|col_sum_31_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_31_load_out|       pointer|
|col_sum_32_load_out                                            |  out|   24|      ap_vld|                                   col_sum_32_load_out|       pointer|
|col_sum_32_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_32_load_out|       pointer|
|col_sum_33_load_out                                            |  out|   24|      ap_vld|                                   col_sum_33_load_out|       pointer|
|col_sum_33_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_33_load_out|       pointer|
|col_sum_34_load_out                                            |  out|   24|      ap_vld|                                   col_sum_34_load_out|       pointer|
|col_sum_34_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_34_load_out|       pointer|
|col_sum_35_load_out                                            |  out|   24|      ap_vld|                                   col_sum_35_load_out|       pointer|
|col_sum_35_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_35_load_out|       pointer|
|col_sum_36_load_out                                            |  out|   24|      ap_vld|                                   col_sum_36_load_out|       pointer|
|col_sum_36_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_36_load_out|       pointer|
|col_sum_37_load_out                                            |  out|   24|      ap_vld|                                   col_sum_37_load_out|       pointer|
|col_sum_37_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_37_load_out|       pointer|
|col_sum_38_load_out                                            |  out|   24|      ap_vld|                                   col_sum_38_load_out|       pointer|
|col_sum_38_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_38_load_out|       pointer|
|col_sum_39_load_out                                            |  out|   24|      ap_vld|                                   col_sum_39_load_out|       pointer|
|col_sum_39_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_39_load_out|       pointer|
|col_sum_40_load_out                                            |  out|   24|      ap_vld|                                   col_sum_40_load_out|       pointer|
|col_sum_40_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_40_load_out|       pointer|
|col_sum_41_load_out                                            |  out|   24|      ap_vld|                                   col_sum_41_load_out|       pointer|
|col_sum_41_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_41_load_out|       pointer|
|col_sum_42_load_out                                            |  out|   24|      ap_vld|                                   col_sum_42_load_out|       pointer|
|col_sum_42_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_42_load_out|       pointer|
|col_sum_43_load_out                                            |  out|   24|      ap_vld|                                   col_sum_43_load_out|       pointer|
|col_sum_43_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_43_load_out|       pointer|
|col_sum_44_load_out                                            |  out|   24|      ap_vld|                                   col_sum_44_load_out|       pointer|
|col_sum_44_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_44_load_out|       pointer|
|col_sum_45_load_out                                            |  out|   24|      ap_vld|                                   col_sum_45_load_out|       pointer|
|col_sum_45_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_45_load_out|       pointer|
|col_sum_46_load_out                                            |  out|   24|      ap_vld|                                   col_sum_46_load_out|       pointer|
|col_sum_46_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_46_load_out|       pointer|
|col_sum_47_load_out                                            |  out|   24|      ap_vld|                                   col_sum_47_load_out|       pointer|
|col_sum_47_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_47_load_out|       pointer|
|col_sum_48_load_out                                            |  out|   24|      ap_vld|                                   col_sum_48_load_out|       pointer|
|col_sum_48_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_48_load_out|       pointer|
|col_sum_49_load_out                                            |  out|   24|      ap_vld|                                   col_sum_49_load_out|       pointer|
|col_sum_49_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_49_load_out|       pointer|
|col_sum_50_load_out                                            |  out|   24|      ap_vld|                                   col_sum_50_load_out|       pointer|
|col_sum_50_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_50_load_out|       pointer|
|col_sum_51_load_out                                            |  out|   24|      ap_vld|                                   col_sum_51_load_out|       pointer|
|col_sum_51_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_51_load_out|       pointer|
|col_sum_52_load_out                                            |  out|   24|      ap_vld|                                   col_sum_52_load_out|       pointer|
|col_sum_52_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_52_load_out|       pointer|
|col_sum_53_load_out                                            |  out|   24|      ap_vld|                                   col_sum_53_load_out|       pointer|
|col_sum_53_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_53_load_out|       pointer|
|col_sum_54_load_out                                            |  out|   24|      ap_vld|                                   col_sum_54_load_out|       pointer|
|col_sum_54_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_54_load_out|       pointer|
|col_sum_55_load_out                                            |  out|   24|      ap_vld|                                   col_sum_55_load_out|       pointer|
|col_sum_55_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_55_load_out|       pointer|
|col_sum_56_load_out                                            |  out|   24|      ap_vld|                                   col_sum_56_load_out|       pointer|
|col_sum_56_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_56_load_out|       pointer|
|col_sum_57_load_out                                            |  out|   24|      ap_vld|                                   col_sum_57_load_out|       pointer|
|col_sum_57_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_57_load_out|       pointer|
|col_sum_58_load_out                                            |  out|   24|      ap_vld|                                   col_sum_58_load_out|       pointer|
|col_sum_58_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_58_load_out|       pointer|
|col_sum_59_load_out                                            |  out|   24|      ap_vld|                                   col_sum_59_load_out|       pointer|
|col_sum_59_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_59_load_out|       pointer|
|col_sum_60_load_out                                            |  out|   24|      ap_vld|                                   col_sum_60_load_out|       pointer|
|col_sum_60_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_60_load_out|       pointer|
|col_sum_61_load_out                                            |  out|   24|      ap_vld|                                   col_sum_61_load_out|       pointer|
|col_sum_61_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_61_load_out|       pointer|
|col_sum_62_load_out                                            |  out|   24|      ap_vld|                                   col_sum_62_load_out|       pointer|
|col_sum_62_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_62_load_out|       pointer|
|col_sum_63_load_out                                            |  out|   24|      ap_vld|                                   col_sum_63_load_out|       pointer|
|col_sum_63_load_out_ap_vld                                     |  out|    1|      ap_vld|                                   col_sum_63_load_out|       pointer|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0      |  out|   12|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0           |  out|    1|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0            |   in|   24|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0    |  out|   12|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0          |  out|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0    |  out|   12|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0  |  out|   12|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0    |  out|   12|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0  |  out|   12|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|denom_row_address0                                             |  out|    8|   ap_memory|                                             denom_row|         array|
|denom_row_ce0                                                  |  out|    1|   ap_memory|                                             denom_row|         array|
|denom_row_q0                                                   |   in|   24|   ap_memory|                                             denom_row|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0    |  out|   12|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0          |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0  |  out|   12|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
+---------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

