
Crsf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001174  080001e0  080001e0  000101e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001354  08001354  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001354  08001354  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001354  08001354  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001354  08001354  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001354  08001354  00011354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001358  08001358  00011358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800135c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000004  08001360  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000d4  08001360  000200d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000058e0  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f1c  00000000  00000000  00025914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003d8  00000000  00000000  00026830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000378  00000000  00000000  00026c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bee1  00000000  00000000  00026f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003d8a  00000000  00000000  00042e61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009cf39  00000000  00000000  00046beb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e3b24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e40  00000000  00000000  000e3b78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000004 	.word	0x20000004
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800133c 	.word	0x0800133c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000008 	.word	0x20000008
 800021c:	0800133c 	.word	0x0800133c

08000220 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000224:	4b04      	ldr	r3, [pc, #16]	; (8000238 <__NVIC_GetPriorityGrouping+0x18>)
 8000226:	68db      	ldr	r3, [r3, #12]
 8000228:	0a1b      	lsrs	r3, r3, #8
 800022a:	f003 0307 	and.w	r3, r3, #7
}
 800022e:	4618      	mov	r0, r3
 8000230:	46bd      	mov	sp, r7
 8000232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000236:	4770      	bx	lr
 8000238:	e000ed00 	.word	0xe000ed00

0800023c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800023c:	b480      	push	{r7}
 800023e:	b083      	sub	sp, #12
 8000240:	af00      	add	r7, sp, #0
 8000242:	4603      	mov	r3, r0
 8000244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800024a:	2b00      	cmp	r3, #0
 800024c:	db0b      	blt.n	8000266 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800024e:	79fb      	ldrb	r3, [r7, #7]
 8000250:	f003 021f 	and.w	r2, r3, #31
 8000254:	4907      	ldr	r1, [pc, #28]	; (8000274 <__NVIC_EnableIRQ+0x38>)
 8000256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025a:	095b      	lsrs	r3, r3, #5
 800025c:	2001      	movs	r0, #1
 800025e:	fa00 f202 	lsl.w	r2, r0, r2
 8000262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000266:	bf00      	nop
 8000268:	370c      	adds	r7, #12
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	e000e100 	.word	0xe000e100

08000278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000278:	b480      	push	{r7}
 800027a:	b083      	sub	sp, #12
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	6039      	str	r1, [r7, #0]
 8000282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000288:	2b00      	cmp	r3, #0
 800028a:	db0a      	blt.n	80002a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800028c:	683b      	ldr	r3, [r7, #0]
 800028e:	b2da      	uxtb	r2, r3
 8000290:	490c      	ldr	r1, [pc, #48]	; (80002c4 <__NVIC_SetPriority+0x4c>)
 8000292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000296:	0112      	lsls	r2, r2, #4
 8000298:	b2d2      	uxtb	r2, r2
 800029a:	440b      	add	r3, r1
 800029c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002a0:	e00a      	b.n	80002b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a2:	683b      	ldr	r3, [r7, #0]
 80002a4:	b2da      	uxtb	r2, r3
 80002a6:	4908      	ldr	r1, [pc, #32]	; (80002c8 <__NVIC_SetPriority+0x50>)
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	f003 030f 	and.w	r3, r3, #15
 80002ae:	3b04      	subs	r3, #4
 80002b0:	0112      	lsls	r2, r2, #4
 80002b2:	b2d2      	uxtb	r2, r2
 80002b4:	440b      	add	r3, r1
 80002b6:	761a      	strb	r2, [r3, #24]
}
 80002b8:	bf00      	nop
 80002ba:	370c      	adds	r7, #12
 80002bc:	46bd      	mov	sp, r7
 80002be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c2:	4770      	bx	lr
 80002c4:	e000e100 	.word	0xe000e100
 80002c8:	e000ed00 	.word	0xe000ed00

080002cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b089      	sub	sp, #36	; 0x24
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	60f8      	str	r0, [r7, #12]
 80002d4:	60b9      	str	r1, [r7, #8]
 80002d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002d8:	68fb      	ldr	r3, [r7, #12]
 80002da:	f003 0307 	and.w	r3, r3, #7
 80002de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e0:	69fb      	ldr	r3, [r7, #28]
 80002e2:	f1c3 0307 	rsb	r3, r3, #7
 80002e6:	2b04      	cmp	r3, #4
 80002e8:	bf28      	it	cs
 80002ea:	2304      	movcs	r3, #4
 80002ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	3304      	adds	r3, #4
 80002f2:	2b06      	cmp	r3, #6
 80002f4:	d902      	bls.n	80002fc <NVIC_EncodePriority+0x30>
 80002f6:	69fb      	ldr	r3, [r7, #28]
 80002f8:	3b03      	subs	r3, #3
 80002fa:	e000      	b.n	80002fe <NVIC_EncodePriority+0x32>
 80002fc:	2300      	movs	r3, #0
 80002fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000300:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000304:	69bb      	ldr	r3, [r7, #24]
 8000306:	fa02 f303 	lsl.w	r3, r2, r3
 800030a:	43da      	mvns	r2, r3
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	401a      	ands	r2, r3
 8000310:	697b      	ldr	r3, [r7, #20]
 8000312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000314:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000318:	697b      	ldr	r3, [r7, #20]
 800031a:	fa01 f303 	lsl.w	r3, r1, r3
 800031e:	43d9      	mvns	r1, r3
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000324:	4313      	orrs	r3, r2
         );
}
 8000326:	4618      	mov	r0, r3
 8000328:	3724      	adds	r7, #36	; 0x24
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr
	...

08000334 <crsf_init>:

uint8_t crsfPayload[PAYLOAD_SIZE];

uint8_t state, cmd, len;

void crsf_init(void){
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
	 * 		Channel 4
	 * */

	/////////////////GPIO INIT///////////////////
	// enable clock for GPIOD
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8000338:	4b9e      	ldr	r3, [pc, #632]	; (80005b4 <crsf_init+0x280>)
 800033a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033c:	4a9d      	ldr	r2, [pc, #628]	; (80005b4 <crsf_init+0x280>)
 800033e:	f043 0308 	orr.w	r3, r3, #8
 8000342:	6313      	str	r3, [r2, #48]	; 0x30
	// set mode, speed, type, pull, AF
	GPIOD->MODER 	&= ~GPIO_MODER_MODER8;
 8000344:	4b9c      	ldr	r3, [pc, #624]	; (80005b8 <crsf_init+0x284>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	4a9b      	ldr	r2, [pc, #620]	; (80005b8 <crsf_init+0x284>)
 800034a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800034e:	6013      	str	r3, [r2, #0]
	GPIOD->MODER 	|= GPIO_MODER_MODER8_1;				// AF mode
 8000350:	4b99      	ldr	r3, [pc, #612]	; (80005b8 <crsf_init+0x284>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a98      	ldr	r2, [pc, #608]	; (80005b8 <crsf_init+0x284>)
 8000356:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800035a:	6013      	str	r3, [r2, #0]
	GPIOD->OSPEEDR	|= GPIO_OSPEEDR_OSPEEDR8;			// high speed
 800035c:	4b96      	ldr	r3, [pc, #600]	; (80005b8 <crsf_init+0x284>)
 800035e:	689b      	ldr	r3, [r3, #8]
 8000360:	4a95      	ldr	r2, [pc, #596]	; (80005b8 <crsf_init+0x284>)
 8000362:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000366:	6093      	str	r3, [r2, #8]
	GPIOD->OTYPER	&= ~GPIO_OTYPER_OT8;
 8000368:	4b93      	ldr	r3, [pc, #588]	; (80005b8 <crsf_init+0x284>)
 800036a:	685b      	ldr	r3, [r3, #4]
 800036c:	4a92      	ldr	r2, [pc, #584]	; (80005b8 <crsf_init+0x284>)
 800036e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000372:	6053      	str	r3, [r2, #4]
	GPIOD->PUPDR	&= ~GPIO_PUPDR_PUPDR8;
 8000374:	4b90      	ldr	r3, [pc, #576]	; (80005b8 <crsf_init+0x284>)
 8000376:	68db      	ldr	r3, [r3, #12]
 8000378:	4a8f      	ldr	r2, [pc, #572]	; (80005b8 <crsf_init+0x284>)
 800037a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800037e:	60d3      	str	r3, [r2, #12]
	GPIOD->AFR[1]	&= ~GPIO_AFRH_AFRH0;
 8000380:	4b8d      	ldr	r3, [pc, #564]	; (80005b8 <crsf_init+0x284>)
 8000382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000384:	4a8c      	ldr	r2, [pc, #560]	; (80005b8 <crsf_init+0x284>)
 8000386:	f023 030f 	bic.w	r3, r3, #15
 800038a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] 	|= (0x7 << (4U * 0U));				// AF 7
 800038c:	4b8a      	ldr	r3, [pc, #552]	; (80005b8 <crsf_init+0x284>)
 800038e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000390:	4a89      	ldr	r2, [pc, #548]	; (80005b8 <crsf_init+0x284>)
 8000392:	f043 0307 	orr.w	r3, r3, #7
 8000396:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOD->MODER 	&= ~GPIO_MODER_MODER9;
 8000398:	4b87      	ldr	r3, [pc, #540]	; (80005b8 <crsf_init+0x284>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a86      	ldr	r2, [pc, #536]	; (80005b8 <crsf_init+0x284>)
 800039e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80003a2:	6013      	str	r3, [r2, #0]
	GPIOD->MODER 	|= GPIO_MODER_MODER9_1;
 80003a4:	4b84      	ldr	r3, [pc, #528]	; (80005b8 <crsf_init+0x284>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	4a83      	ldr	r2, [pc, #524]	; (80005b8 <crsf_init+0x284>)
 80003aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003ae:	6013      	str	r3, [r2, #0]
	GPIOD->OSPEEDR	|= GPIO_OSPEEDR_OSPEEDR9;
 80003b0:	4b81      	ldr	r3, [pc, #516]	; (80005b8 <crsf_init+0x284>)
 80003b2:	689b      	ldr	r3, [r3, #8]
 80003b4:	4a80      	ldr	r2, [pc, #512]	; (80005b8 <crsf_init+0x284>)
 80003b6:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 80003ba:	6093      	str	r3, [r2, #8]
	GPIOD->OTYPER	&= ~GPIO_OTYPER_OT9;
 80003bc:	4b7e      	ldr	r3, [pc, #504]	; (80005b8 <crsf_init+0x284>)
 80003be:	685b      	ldr	r3, [r3, #4]
 80003c0:	4a7d      	ldr	r2, [pc, #500]	; (80005b8 <crsf_init+0x284>)
 80003c2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80003c6:	6053      	str	r3, [r2, #4]
	GPIOD->PUPDR	&= ~GPIO_PUPDR_PUPDR9;
 80003c8:	4b7b      	ldr	r3, [pc, #492]	; (80005b8 <crsf_init+0x284>)
 80003ca:	68db      	ldr	r3, [r3, #12]
 80003cc:	4a7a      	ldr	r2, [pc, #488]	; (80005b8 <crsf_init+0x284>)
 80003ce:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80003d2:	60d3      	str	r3, [r2, #12]
	GPIOD->AFR[1]	&= ~GPIO_AFRH_AFRH1;
 80003d4:	4b78      	ldr	r3, [pc, #480]	; (80005b8 <crsf_init+0x284>)
 80003d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003d8:	4a77      	ldr	r2, [pc, #476]	; (80005b8 <crsf_init+0x284>)
 80003da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80003de:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] 	|= (0x7 << (4U * 1U));
 80003e0:	4b75      	ldr	r3, [pc, #468]	; (80005b8 <crsf_init+0x284>)
 80003e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003e4:	4a74      	ldr	r2, [pc, #464]	; (80005b8 <crsf_init+0x284>)
 80003e6:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80003ea:	6253      	str	r3, [r2, #36]	; 0x24

	// DMA IRQ Init
	NVIC_SetPriority(DMA1_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 80003ec:	f7ff ff18 	bl	8000220 <__NVIC_GetPriorityGrouping>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2200      	movs	r2, #0
 80003f4:	2100      	movs	r1, #0
 80003f6:	4618      	mov	r0, r3
 80003f8:	f7ff ff68 	bl	80002cc <NVIC_EncodePriority>
 80003fc:	4603      	mov	r3, r0
 80003fe:	4619      	mov	r1, r3
 8000400:	200c      	movs	r0, #12
 8000402:	f7ff ff39 	bl	8000278 <__NVIC_SetPriority>
	NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000406:	200c      	movs	r0, #12
 8000408:	f7ff ff18 	bl	800023c <__NVIC_EnableIRQ>

	NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 800040c:	f7ff ff08 	bl	8000220 <__NVIC_GetPriorityGrouping>
 8000410:	4603      	mov	r3, r0
 8000412:	2200      	movs	r2, #0
 8000414:	2100      	movs	r1, #0
 8000416:	4618      	mov	r0, r3
 8000418:	f7ff ff58 	bl	80002cc <NVIC_EncodePriority>
 800041c:	4603      	mov	r3, r0
 800041e:	4619      	mov	r1, r3
 8000420:	2027      	movs	r0, #39	; 0x27
 8000422:	f7ff ff29 	bl	8000278 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART3_IRQn);
 8000426:	2027      	movs	r0, #39	; 0x27
 8000428:	f7ff ff08 	bl	800023c <__NVIC_EnableIRQ>

	/////////////////USART INIT///////////////////
	RCC->APB1ENR	|= RCC_APB1ENR_USART3EN;
 800042c:	4b61      	ldr	r3, [pc, #388]	; (80005b4 <crsf_init+0x280>)
 800042e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000430:	4a60      	ldr	r2, [pc, #384]	; (80005b4 <crsf_init+0x280>)
 8000432:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000436:	6413      	str	r3, [r2, #64]	; 0x40

	USART3->CR1		&= ~USART_CR1_UE;		// disable usart
 8000438:	4b60      	ldr	r3, [pc, #384]	; (80005bc <crsf_init+0x288>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a5f      	ldr	r2, [pc, #380]	; (80005bc <crsf_init+0x288>)
 800043e:	f023 0301 	bic.w	r3, r3, #1
 8000442:	6013      	str	r3, [r2, #0]
	USART3->BRR		= 0x1D5;				// 115200 BR
 8000444:	4b5d      	ldr	r3, [pc, #372]	; (80005bc <crsf_init+0x288>)
 8000446:	f240 12d5 	movw	r2, #469	; 0x1d5
 800044a:	60da      	str	r2, [r3, #12]
	USART3->CR1		&= ~USART_CR1_M;		// 8 bit transfer
 800044c:	4b5b      	ldr	r3, [pc, #364]	; (80005bc <crsf_init+0x288>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a5a      	ldr	r2, [pc, #360]	; (80005bc <crsf_init+0x288>)
 8000452:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 8000456:	6013      	str	r3, [r2, #0]
	USART3->CR2		&= ~USART_CR2_STOP;
 8000458:	4b58      	ldr	r3, [pc, #352]	; (80005bc <crsf_init+0x288>)
 800045a:	685b      	ldr	r3, [r3, #4]
 800045c:	4a57      	ldr	r2, [pc, #348]	; (80005bc <crsf_init+0x288>)
 800045e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000462:	6053      	str	r3, [r2, #4]
	USART3->CR1		&= ~USART_CR1_PCE;
 8000464:	4b55      	ldr	r3, [pc, #340]	; (80005bc <crsf_init+0x288>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	4a54      	ldr	r2, [pc, #336]	; (80005bc <crsf_init+0x288>)
 800046a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800046e:	6013      	str	r3, [r2, #0]
	USART3->CR1		|= USART_CR1_RE	|		// enable rx, tx
 8000470:	4b52      	ldr	r3, [pc, #328]	; (80005bc <crsf_init+0x288>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a51      	ldr	r2, [pc, #324]	; (80005bc <crsf_init+0x288>)
 8000476:	f043 030c 	orr.w	r3, r3, #12
 800047a:	6013      	str	r3, [r2, #0]
					   USART_CR1_TE;
	USART3->CR3		&= ~(USART_CR3_CTSE |
 800047c:	4b4f      	ldr	r3, [pc, #316]	; (80005bc <crsf_init+0x288>)
 800047e:	689b      	ldr	r3, [r3, #8]
 8000480:	4a4e      	ldr	r2, [pc, #312]	; (80005bc <crsf_init+0x288>)
 8000482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000486:	6093      	str	r3, [r2, #8]
						 USART_CR3_RTSE);
	USART3->CR1		&= ~USART_CR1_OVER8;
 8000488:	4b4c      	ldr	r3, [pc, #304]	; (80005bc <crsf_init+0x288>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a4b      	ldr	r2, [pc, #300]	; (80005bc <crsf_init+0x288>)
 800048e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000492:	6013      	str	r3, [r2, #0]

//	USART3->CR1		|= USART_CR1_IDLEIE;

	/////////////////DMA INIT///////////////////
	RCC->AHB1RSTR	|= RCC_AHB1RSTR_DMA1RST;
 8000494:	4b47      	ldr	r3, [pc, #284]	; (80005b4 <crsf_init+0x280>)
 8000496:	691b      	ldr	r3, [r3, #16]
 8000498:	4a46      	ldr	r2, [pc, #280]	; (80005b4 <crsf_init+0x280>)
 800049a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800049e:	6113      	str	r3, [r2, #16]
	RCC->AHB1RSTR	&= ~RCC_AHB1RSTR_DMA1RST;
 80004a0:	4b44      	ldr	r3, [pc, #272]	; (80005b4 <crsf_init+0x280>)
 80004a2:	691b      	ldr	r3, [r3, #16]
 80004a4:	4a43      	ldr	r2, [pc, #268]	; (80005b4 <crsf_init+0x280>)
 80004a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80004aa:	6113      	str	r3, [r2, #16]

	// disable DMA 2 stream 5
	DMA1_Stream1->CR 	&= ~DMA_SxCR_EN;
 80004ac:	4b44      	ldr	r3, [pc, #272]	; (80005c0 <crsf_init+0x28c>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a43      	ldr	r2, [pc, #268]	; (80005c0 <crsf_init+0x28c>)
 80004b2:	f023 0301 	bic.w	r3, r3, #1
 80004b6:	6013      	str	r3, [r2, #0]
	while(DMA1_Stream1->CR & DMA_SxCR_EN){}
 80004b8:	bf00      	nop
 80004ba:	4b41      	ldr	r3, [pc, #260]	; (80005c0 <crsf_init+0x28c>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	f003 0301 	and.w	r3, r3, #1
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d1f9      	bne.n	80004ba <crsf_init+0x186>
	DMA1_Stream1->CR	= 0;
 80004c6:	4b3e      	ldr	r3, [pc, #248]	; (80005c0 <crsf_init+0x28c>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	601a      	str	r2, [r3, #0]
	DMA1_Stream1->NDTR	= 0;
 80004cc:	4b3c      	ldr	r3, [pc, #240]	; (80005c0 <crsf_init+0x28c>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	605a      	str	r2, [r3, #4]
	DMA1_Stream1->PAR	= 0;
 80004d2:	4b3b      	ldr	r3, [pc, #236]	; (80005c0 <crsf_init+0x28c>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	609a      	str	r2, [r3, #8]
	DMA1_Stream1->M0AR	= 0;
 80004d8:	4b39      	ldr	r3, [pc, #228]	; (80005c0 <crsf_init+0x28c>)
 80004da:	2200      	movs	r2, #0
 80004dc:	60da      	str	r2, [r3, #12]
	DMA1_Stream1->M1AR	= 0;
 80004de:	4b38      	ldr	r3, [pc, #224]	; (80005c0 <crsf_init+0x28c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	611a      	str	r2, [r3, #16]
	DMA1_Stream1->FCR	= 0x00000021U;
 80004e4:	4b36      	ldr	r3, [pc, #216]	; (80005c0 <crsf_init+0x28c>)
 80004e6:	2221      	movs	r2, #33	; 0x21
 80004e8:	615a      	str	r2, [r3, #20]
	DMA1_Stream1->CR	&= ~DMA_SxCR_CHSEL;
 80004ea:	4b35      	ldr	r3, [pc, #212]	; (80005c0 <crsf_init+0x28c>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	4a34      	ldr	r2, [pc, #208]	; (80005c0 <crsf_init+0x28c>)
 80004f0:	f023 53f0 	bic.w	r3, r3, #503316480	; 0x1e000000
 80004f4:	6013      	str	r3, [r2, #0]
	DMA1->LIFCR			|= (0x3F << 6U); //0x00000F40U;
 80004f6:	4b33      	ldr	r3, [pc, #204]	; (80005c4 <crsf_init+0x290>)
 80004f8:	689b      	ldr	r3, [r3, #8]
 80004fa:	4a32      	ldr	r2, [pc, #200]	; (80005c4 <crsf_init+0x290>)
 80004fc:	f443 637c 	orr.w	r3, r3, #4032	; 0xfc0
 8000500:	6093      	str	r3, [r2, #8]

	RCC->AHB1ENR		|= RCC_AHB1ENR_DMA1EN;
 8000502:	4b2c      	ldr	r3, [pc, #176]	; (80005b4 <crsf_init+0x280>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000506:	4a2b      	ldr	r2, [pc, #172]	; (80005b4 <crsf_init+0x280>)
 8000508:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800050c:	6313      	str	r3, [r2, #48]	; 0x30

	// stream 5 ch 4 DMA settings
	DMA1_Stream1->CR	|= (0x4 << 25U);			// channel 4
 800050e:	4b2c      	ldr	r3, [pc, #176]	; (80005c0 <crsf_init+0x28c>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4a2b      	ldr	r2, [pc, #172]	; (80005c0 <crsf_init+0x28c>)
 8000514:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000518:	6013      	str	r3, [r2, #0]
	DMA1_Stream1->M0AR 	= (uint32_t)rxBuf;		// set mem address
 800051a:	4b29      	ldr	r3, [pc, #164]	; (80005c0 <crsf_init+0x28c>)
 800051c:	4a2a      	ldr	r2, [pc, #168]	; (80005c8 <crsf_init+0x294>)
 800051e:	60da      	str	r2, [r3, #12]
	DMA1_Stream1->CR 	&= ~DMA_SxCR_DIR;			// per to mem
 8000520:	4b27      	ldr	r3, [pc, #156]	; (80005c0 <crsf_init+0x28c>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a26      	ldr	r2, [pc, #152]	; (80005c0 <crsf_init+0x28c>)
 8000526:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800052a:	6013      	str	r3, [r2, #0]
	DMA1_Stream1->FCR	&= ~DMA_SxFCR_DMDIS;		// fifo dis
 800052c:	4b24      	ldr	r3, [pc, #144]	; (80005c0 <crsf_init+0x28c>)
 800052e:	695b      	ldr	r3, [r3, #20]
 8000530:	4a23      	ldr	r2, [pc, #140]	; (80005c0 <crsf_init+0x28c>)
 8000532:	f023 0304 	bic.w	r3, r3, #4
 8000536:	6153      	str	r3, [r2, #20]
	DMA1_Stream1->CR 	&= ~DMA_SxCR_MBURST;
 8000538:	4b21      	ldr	r3, [pc, #132]	; (80005c0 <crsf_init+0x28c>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a20      	ldr	r2, [pc, #128]	; (80005c0 <crsf_init+0x28c>)
 800053e:	f023 73c0 	bic.w	r3, r3, #25165824	; 0x1800000
 8000542:	6013      	str	r3, [r2, #0]
	DMA1_Stream1->CR 	&= ~DMA_SxCR_PBURST;
 8000544:	4b1e      	ldr	r3, [pc, #120]	; (80005c0 <crsf_init+0x28c>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4a1d      	ldr	r2, [pc, #116]	; (80005c0 <crsf_init+0x28c>)
 800054a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800054e:	6013      	str	r3, [r2, #0]
	DMA1_Stream1->PAR 	= (uint32_t)(&(USART3->RDR));// set per address
 8000550:	4b1b      	ldr	r3, [pc, #108]	; (80005c0 <crsf_init+0x28c>)
 8000552:	4a1e      	ldr	r2, [pc, #120]	; (80005cc <crsf_init+0x298>)
 8000554:	609a      	str	r2, [r3, #8]
	DMA1_Stream1->NDTR	= CRSF_FRAME_SIZE_MAX;		// 64 bytes NEEDS TO MATCH HOW MANY ARE COMING!!!!!
 8000556:	4b1a      	ldr	r3, [pc, #104]	; (80005c0 <crsf_init+0x28c>)
 8000558:	2240      	movs	r2, #64	; 0x40
 800055a:	605a      	str	r2, [r3, #4]
	DMA1_Stream1->CR 	&= ~DMA_SxCR_PINC;			// don't inc per
 800055c:	4b18      	ldr	r3, [pc, #96]	; (80005c0 <crsf_init+0x28c>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a17      	ldr	r2, [pc, #92]	; (80005c0 <crsf_init+0x28c>)
 8000562:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000566:	6013      	str	r3, [r2, #0]
	DMA1_Stream1->CR 	|= DMA_SxCR_MINC;			// increment mem
 8000568:	4b15      	ldr	r3, [pc, #84]	; (80005c0 <crsf_init+0x28c>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a14      	ldr	r2, [pc, #80]	; (80005c0 <crsf_init+0x28c>)
 800056e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000572:	6013      	str	r3, [r2, #0]
	DMA1_Stream1->CR 	&= ~DMA_SxCR_MSIZE;			// 8 bit size
 8000574:	4b12      	ldr	r3, [pc, #72]	; (80005c0 <crsf_init+0x28c>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a11      	ldr	r2, [pc, #68]	; (80005c0 <crsf_init+0x28c>)
 800057a:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 800057e:	6013      	str	r3, [r2, #0]
	DMA1_Stream1->CR 	&= ~DMA_SxCR_PSIZE;			// 8 bit size
 8000580:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <crsf_init+0x28c>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a0e      	ldr	r2, [pc, #56]	; (80005c0 <crsf_init+0x28c>)
 8000586:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800058a:	6013      	str	r3, [r2, #0]
	DMA1_Stream1->CR 	|= DMA_SxCR_CIRC;			// circ mode en ***was changed***
 800058c:	4b0c      	ldr	r3, [pc, #48]	; (80005c0 <crsf_init+0x28c>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a0b      	ldr	r2, [pc, #44]	; (80005c0 <crsf_init+0x28c>)
 8000592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000596:	6013      	str	r3, [r2, #0]
	DMA1_Stream1->CR 	&= ~DMA_SxCR_PL_0;			// medium priority
 8000598:	4b09      	ldr	r3, [pc, #36]	; (80005c0 <crsf_init+0x28c>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a08      	ldr	r2, [pc, #32]	; (80005c0 <crsf_init+0x28c>)
 800059e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005a2:	6013      	str	r3, [r2, #0]

	USART3->CR1			|= USART_CR1_UE;			// enable usart
 80005a4:	4b05      	ldr	r3, [pc, #20]	; (80005bc <crsf_init+0x288>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a04      	ldr	r2, [pc, #16]	; (80005bc <crsf_init+0x288>)
 80005aa:	f043 0301 	orr.w	r3, r3, #1
 80005ae:	6013      	str	r3, [r2, #0]

}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	40023800 	.word	0x40023800
 80005b8:	40020c00 	.word	0x40020c00
 80005bc:	40004800 	.word	0x40004800
 80005c0:	40026028 	.word	0x40026028
 80005c4:	40026000 	.word	0x40026000
 80005c8:	20000050 	.word	0x20000050
 80005cc:	40004824 	.word	0x40004824

080005d0 <crsf_process>:

void crsf_process(void){
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
	uint8_t b;

	if(lwrb_read(&rxRingBuf, &b, 1)){
 80005d6:	1dfb      	adds	r3, r7, #7
 80005d8:	2201      	movs	r2, #1
 80005da:	4619      	mov	r1, r3
 80005dc:	482d      	ldr	r0, [pc, #180]	; (8000694 <crsf_process+0xc4>)
 80005de:	f000 fa23 	bl	8000a28 <lwrb_read>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d051      	beq.n	800068c <crsf_process+0xbc>
		switch(state){
 80005e8:	4b2b      	ldr	r3, [pc, #172]	; (8000698 <crsf_process+0xc8>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	2b03      	cmp	r3, #3
 80005ee:	d84d      	bhi.n	800068c <crsf_process+0xbc>
 80005f0:	a201      	add	r2, pc, #4	; (adr r2, 80005f8 <crsf_process+0x28>)
 80005f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f6:	bf00      	nop
 80005f8:	08000609 	.word	0x08000609
 80005fc:	0800061d 	.word	0x0800061d
 8000600:	08000645 	.word	0x08000645
 8000604:	08000675 	.word	0x08000675
			case 0: {				// start byte
				if(b == 0xC8){
 8000608:	79fb      	ldrb	r3, [r7, #7]
 800060a:	2bc8      	cmp	r3, #200	; 0xc8
 800060c:	d139      	bne.n	8000682 <crsf_process+0xb2>
					++state;
 800060e:	4b22      	ldr	r3, [pc, #136]	; (8000698 <crsf_process+0xc8>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	3301      	adds	r3, #1
 8000614:	b2da      	uxtb	r2, r3
 8000616:	4b20      	ldr	r3, [pc, #128]	; (8000698 <crsf_process+0xc8>)
 8000618:	701a      	strb	r2, [r3, #0]
				}
				break;
 800061a:	e032      	b.n	8000682 <crsf_process+0xb2>
			}
			case 1: {				// length byte
				len = b;
 800061c:	79fa      	ldrb	r2, [r7, #7]
 800061e:	4b1f      	ldr	r3, [pc, #124]	; (800069c <crsf_process+0xcc>)
 8000620:	701a      	strb	r2, [r3, #0]
				++state;
 8000622:	4b1d      	ldr	r3, [pc, #116]	; (8000698 <crsf_process+0xc8>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	3301      	adds	r3, #1
 8000628:	b2da      	uxtb	r2, r3
 800062a:	4b1b      	ldr	r3, [pc, #108]	; (8000698 <crsf_process+0xc8>)
 800062c:	701a      	strb	r2, [r3, #0]
				if(len == 0){
 800062e:	4b1b      	ldr	r3, [pc, #108]	; (800069c <crsf_process+0xcc>)
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d127      	bne.n	8000686 <crsf_process+0xb6>
					++state;
 8000636:	4b18      	ldr	r3, [pc, #96]	; (8000698 <crsf_process+0xc8>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	3301      	adds	r3, #1
 800063c:	b2da      	uxtb	r2, r3
 800063e:	4b16      	ldr	r3, [pc, #88]	; (8000698 <crsf_process+0xc8>)
 8000640:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000642:	e020      	b.n	8000686 <crsf_process+0xb6>
			}
			case 2: {				// payload bytes
				crsfPayload[PAYLOAD_SIZE - len] = b;
 8000644:	4b15      	ldr	r3, [pc, #84]	; (800069c <crsf_process+0xcc>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	f1c3 0305 	rsb	r3, r3, #5
 800064c:	79f9      	ldrb	r1, [r7, #7]
 800064e:	4a14      	ldr	r2, [pc, #80]	; (80006a0 <crsf_process+0xd0>)
 8000650:	54d1      	strb	r1, [r2, r3]
				--len;
 8000652:	4b12      	ldr	r3, [pc, #72]	; (800069c <crsf_process+0xcc>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	3b01      	subs	r3, #1
 8000658:	b2da      	uxtb	r2, r3
 800065a:	4b10      	ldr	r3, [pc, #64]	; (800069c <crsf_process+0xcc>)
 800065c:	701a      	strb	r2, [r3, #0]
				if(len == 0){
 800065e:	4b0f      	ldr	r3, [pc, #60]	; (800069c <crsf_process+0xcc>)
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d111      	bne.n	800068a <crsf_process+0xba>
					++state;
 8000666:	4b0c      	ldr	r3, [pc, #48]	; (8000698 <crsf_process+0xc8>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	3301      	adds	r3, #1
 800066c:	b2da      	uxtb	r2, r3
 800066e:	4b0a      	ldr	r3, [pc, #40]	; (8000698 <crsf_process+0xc8>)
 8000670:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000672:	e00a      	b.n	800068a <crsf_process+0xba>
			}
			case 3: {
				if(b == 0xFF){
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	2bff      	cmp	r3, #255	; 0xff
 8000678:	d108      	bne.n	800068c <crsf_process+0xbc>
					state = 0;
 800067a:	4b07      	ldr	r3, [pc, #28]	; (8000698 <crsf_process+0xc8>)
 800067c:	2200      	movs	r2, #0
 800067e:	701a      	strb	r2, [r3, #0]
					break;
 8000680:	e004      	b.n	800068c <crsf_process+0xbc>
				break;
 8000682:	bf00      	nop
 8000684:	e002      	b.n	800068c <crsf_process+0xbc>
				break;
 8000686:	bf00      	nop
 8000688:	e000      	b.n	800068c <crsf_process+0xbc>
				break;
 800068a:	bf00      	nop
				}
			}
		}
	}
}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000030 	.word	0x20000030
 8000698:	2000002d 	.word	0x2000002d
 800069c:	200000d0 	.word	0x200000d0
 80006a0:	20000028 	.word	0x20000028

080006a4 <usart_read>:


bool usart_read(uint8_t *pData, uint8_t size){
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
 80006ac:	460b      	mov	r3, r1
 80006ae:	70fb      	strb	r3, [r7, #3]
	rxSize = size;
 80006b0:	78fb      	ldrb	r3, [r7, #3]
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	4b2a      	ldr	r3, [pc, #168]	; (8000760 <usart_read+0xbc>)
 80006b6:	801a      	strh	r2, [r3, #0]
	if(!(USART3->ISR & USART_ISR_BUSY)){		// wait for UART to be ready
 80006b8:	4b2a      	ldr	r3, [pc, #168]	; (8000764 <usart_read+0xc0>)
 80006ba:	69db      	ldr	r3, [r3, #28]
 80006bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d145      	bne.n	8000750 <usart_read+0xac>
		DMA1_Stream1->CR	&= ~DMA_SxCR_EN;	// disable DMA
 80006c4:	4b28      	ldr	r3, [pc, #160]	; (8000768 <usart_read+0xc4>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a27      	ldr	r2, [pc, #156]	; (8000768 <usart_read+0xc4>)
 80006ca:	f023 0301 	bic.w	r3, r3, #1
 80006ce:	6013      	str	r3, [r2, #0]
		while(DMA1_Stream1->CR & DMA_SxCR_EN);
 80006d0:	bf00      	nop
 80006d2:	4b25      	ldr	r3, [pc, #148]	; (8000768 <usart_read+0xc4>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	f003 0301 	and.w	r3, r3, #1
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d1f9      	bne.n	80006d2 <usart_read+0x2e>
		DMA1_Stream1->CR	|= (0x4 << 25U);	// set DMA channel
 80006de:	4b22      	ldr	r3, [pc, #136]	; (8000768 <usart_read+0xc4>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a21      	ldr	r2, [pc, #132]	; (8000768 <usart_read+0xc4>)
 80006e4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80006e8:	6013      	str	r3, [r2, #0]
		DMA1_Stream1->NDTR	= rxSize;				// set transfer size
 80006ea:	4b1d      	ldr	r3, [pc, #116]	; (8000760 <usart_read+0xbc>)
 80006ec:	881a      	ldrh	r2, [r3, #0]
 80006ee:	4b1e      	ldr	r3, [pc, #120]	; (8000768 <usart_read+0xc4>)
 80006f0:	605a      	str	r2, [r3, #4]
		DMA1_Stream1->M0AR	= (uint32_t)pData;	// set memory address
 80006f2:	4a1d      	ldr	r2, [pc, #116]	; (8000768 <usart_read+0xc4>)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	60d3      	str	r3, [r2, #12]

		DMA1->LIFCR			|= (0x3F << 6U);	// clear flags
 80006f8:	4b1c      	ldr	r3, [pc, #112]	; (800076c <usart_read+0xc8>)
 80006fa:	689b      	ldr	r3, [r3, #8]
 80006fc:	4a1b      	ldr	r2, [pc, #108]	; (800076c <usart_read+0xc8>)
 80006fe:	f443 637c 	orr.w	r3, r3, #4032	; 0xfc0
 8000702:	6093      	str	r3, [r2, #8]

		DMA1_Stream1->CR 	|= DMA_SxCR_TCIE;	// set transfer complete interrupts
 8000704:	4b18      	ldr	r3, [pc, #96]	; (8000768 <usart_read+0xc4>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a17      	ldr	r2, [pc, #92]	; (8000768 <usart_read+0xc4>)
 800070a:	f043 0310 	orr.w	r3, r3, #16
 800070e:	6013      	str	r3, [r2, #0]
		DMA1_Stream1->CR	|= DMA_SxCR_HTIE;
 8000710:	4b15      	ldr	r3, [pc, #84]	; (8000768 <usart_read+0xc4>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a14      	ldr	r2, [pc, #80]	; (8000768 <usart_read+0xc4>)
 8000716:	f043 0308 	orr.w	r3, r3, #8
 800071a:	6013      	str	r3, [r2, #0]

		DMA1_Stream1->CR	|= DMA_SxCR_EN;		// enable DMA
 800071c:	4b12      	ldr	r3, [pc, #72]	; (8000768 <usart_read+0xc4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a11      	ldr	r2, [pc, #68]	; (8000768 <usart_read+0xc4>)
 8000722:	f043 0301 	orr.w	r3, r3, #1
 8000726:	6013      	str	r3, [r2, #0]

		USART3->CR3			|= USART_CR3_DMAR;	// enable DMA for UART
 8000728:	4b0e      	ldr	r3, [pc, #56]	; (8000764 <usart_read+0xc0>)
 800072a:	689b      	ldr	r3, [r3, #8]
 800072c:	4a0d      	ldr	r2, [pc, #52]	; (8000764 <usart_read+0xc0>)
 800072e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000732:	6093      	str	r3, [r2, #8]

		USART3->ICR			|= USART_ICR_IDLECF;// clear idle interrupt flag
 8000734:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <usart_read+0xc0>)
 8000736:	6a1b      	ldr	r3, [r3, #32]
 8000738:	4a0a      	ldr	r2, [pc, #40]	; (8000764 <usart_read+0xc0>)
 800073a:	f043 0310 	orr.w	r3, r3, #16
 800073e:	6213      	str	r3, [r2, #32]
		USART3->CR1			|= USART_CR1_IDLEIE;// enable idle line interrupts
 8000740:	4b08      	ldr	r3, [pc, #32]	; (8000764 <usart_read+0xc0>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a07      	ldr	r2, [pc, #28]	; (8000764 <usart_read+0xc0>)
 8000746:	f043 0310 	orr.w	r3, r3, #16
 800074a:	6013      	str	r3, [r2, #0]

		return true;
 800074c:	2301      	movs	r3, #1
 800074e:	e000      	b.n	8000752 <usart_read+0xae>
	}
	else return false;
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	2000004c 	.word	0x2000004c
 8000764:	40004800 	.word	0x40004800
 8000768:	40026028 	.word	0x40026028
 800076c:	40026000 	.word	0x40026000

08000770 <usart_rx_check>:
 *
 * Solutions to this are:
 * - Improve architecture design to achieve faster reads
 * - Increase raw buffer size and allow DMA to write more data before this function is called
 */
void usart_rx_check(void) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;

    /* Calculate current position in buffer and check for new data available */
    pos = ARRAY_LEN(rxBuf) - (DMA1_Stream1->NDTR);
 8000776:	4b1a      	ldr	r3, [pc, #104]	; (80007e0 <usart_rx_check+0x70>)
 8000778:	685b      	ldr	r3, [r3, #4]
 800077a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800077e:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) {                       /* Check change in received data */
 8000780:	4b18      	ldr	r3, [pc, #96]	; (80007e4 <usart_rx_check+0x74>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	429a      	cmp	r2, r3
 8000788:	d026      	beq.n	80007d8 <usart_rx_check+0x68>
        if (pos > old_pos) {                    /* Current position is over previous one */
 800078a:	4b16      	ldr	r3, [pc, #88]	; (80007e4 <usart_rx_check+0x74>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	429a      	cmp	r2, r3
 8000792:	d90b      	bls.n	80007ac <usart_rx_check+0x3c>
             * [   5   ]            |------------------------------------|
             * [   6   ] <- pos
             * [   7   ]
             * [ N - 1 ]
             */
            usart_process_data(&rxBuf[old_pos], pos - old_pos);
 8000794:	4b13      	ldr	r3, [pc, #76]	; (80007e4 <usart_rx_check+0x74>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a13      	ldr	r2, [pc, #76]	; (80007e8 <usart_rx_check+0x78>)
 800079a:	1898      	adds	r0, r3, r2
 800079c:	4b11      	ldr	r3, [pc, #68]	; (80007e4 <usart_rx_check+0x74>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	687a      	ldr	r2, [r7, #4]
 80007a2:	1ad3      	subs	r3, r2, r3
 80007a4:	4619      	mov	r1, r3
 80007a6:	f000 f821 	bl	80007ec <usart_process_data>
 80007aa:	e012      	b.n	80007d2 <usart_rx_check+0x62>
             * [   5   ]            |                                 |
             * [   6   ]            | First block (len = N - old_pos) |
             * [   7   ]            |                                 |
             * [ N - 1 ]            |---------------------------------|
             */
            usart_process_data(&rxBuf[old_pos], ARRAY_LEN(rxBuf) - old_pos);
 80007ac:	4b0d      	ldr	r3, [pc, #52]	; (80007e4 <usart_rx_check+0x74>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a0d      	ldr	r2, [pc, #52]	; (80007e8 <usart_rx_check+0x78>)
 80007b2:	441a      	add	r2, r3
 80007b4:	4b0b      	ldr	r3, [pc, #44]	; (80007e4 <usart_rx_check+0x74>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80007bc:	4619      	mov	r1, r3
 80007be:	4610      	mov	r0, r2
 80007c0:	f000 f814 	bl	80007ec <usart_process_data>
            if (pos > 0) {
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d003      	beq.n	80007d2 <usart_rx_check+0x62>
                usart_process_data(&rxBuf[0], pos);
 80007ca:	6879      	ldr	r1, [r7, #4]
 80007cc:	4806      	ldr	r0, [pc, #24]	; (80007e8 <usart_rx_check+0x78>)
 80007ce:	f000 f80d 	bl	80007ec <usart_process_data>
            }
        }
        old_pos = pos;                          /* Save current position as old for next transfers */
 80007d2:	4a04      	ldr	r2, [pc, #16]	; (80007e4 <usart_rx_check+0x74>)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	6013      	str	r3, [r2, #0]
    }
}
 80007d8:	bf00      	nop
 80007da:	3708      	adds	r7, #8
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40026028 	.word	0x40026028
 80007e4:	20000020 	.word	0x20000020
 80007e8:	20000050 	.word	0x20000050

080007ec <usart_process_data>:
 * \brief           Process received data over UART
 * Data are written to RX ringbuffer for application processing at latter stage
 * \param[in]       data: Data to process
 * \param[in]       len: Length in units of bytes
 */
void usart_process_data(const void* data, size_t len) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	6039      	str	r1, [r7, #0]
    lwrb_write(&rxRingBuf, data, len);  /* Write data to receive buffer */
 80007f6:	683a      	ldr	r2, [r7, #0]
 80007f8:	6879      	ldr	r1, [r7, #4]
 80007fa:	4803      	ldr	r0, [pc, #12]	; (8000808 <usart_process_data+0x1c>)
 80007fc:	f000 f88e 	bl	800091c <lwrb_write>
}
 8000800:	bf00      	nop
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000030 	.word	0x20000030

0800080c <DMA1_Stream1_IRQHandler>:
/* Interrupt handlers here */

/**
 * \brief           DMA1 stream1 interrupt handler for USART3 RX
 */
void DMA1_Stream1_IRQHandler(void) {
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
    /* Check half-transfer complete interrupt */
	if(DMA1->LISR & DMA_LISR_TCIF1){
 8000810:	4b0e      	ldr	r3, [pc, #56]	; (800084c <DMA1_Stream1_IRQHandler+0x40>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000818:	2b00      	cmp	r3, #0
 800081a:	d007      	beq.n	800082c <DMA1_Stream1_IRQHandler+0x20>
		DMA1->LIFCR		|= DMA_LIFCR_CTCIF1;	/* Clear half-transfer complete flag */
 800081c:	4b0b      	ldr	r3, [pc, #44]	; (800084c <DMA1_Stream1_IRQHandler+0x40>)
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	4a0a      	ldr	r2, [pc, #40]	; (800084c <DMA1_Stream1_IRQHandler+0x40>)
 8000822:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000826:	6093      	str	r3, [r2, #8]
        usart_rx_check();                       /* Check for data to process */
 8000828:	f7ff ffa2 	bl	8000770 <usart_rx_check>
    }

    /* Check transfer-complete interrupt */
	if(DMA1->LISR & DMA_LISR_HTIF1){
 800082c:	4b07      	ldr	r3, [pc, #28]	; (800084c <DMA1_Stream1_IRQHandler+0x40>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000834:	2b00      	cmp	r3, #0
 8000836:	d007      	beq.n	8000848 <DMA1_Stream1_IRQHandler+0x3c>
		DMA1->LIFCR		|= DMA_LIFCR_CHTIF1;	/* Clear half-transfer complete flag */
 8000838:	4b04      	ldr	r3, [pc, #16]	; (800084c <DMA1_Stream1_IRQHandler+0x40>)
 800083a:	689b      	ldr	r3, [r3, #8]
 800083c:	4a03      	ldr	r2, [pc, #12]	; (800084c <DMA1_Stream1_IRQHandler+0x40>)
 800083e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000842:	6093      	str	r3, [r2, #8]
        usart_rx_check();                       /* Check for data to process */
 8000844:	f7ff ff94 	bl	8000770 <usart_rx_check>
    }

    /* Implement other events when needed */
}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40026000 	.word	0x40026000

08000850 <USART3_IRQHandler>:

/**
 * \brief           USART3 global interrupt handler
 */
void USART3_IRQHandler(void) {
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
    /* Check for IDLE line interrupt */
    if (USART3->ISR & USART_ISR_IDLE) {
 8000854:	4b07      	ldr	r3, [pc, #28]	; (8000874 <USART3_IRQHandler+0x24>)
 8000856:	69db      	ldr	r3, [r3, #28]
 8000858:	f003 0310 	and.w	r3, r3, #16
 800085c:	2b00      	cmp	r3, #0
 800085e:	d007      	beq.n	8000870 <USART3_IRQHandler+0x20>
    	USART3->ICR		|= USART_ICR_IDLECF;	/* Clear IDLE line flag */
 8000860:	4b04      	ldr	r3, [pc, #16]	; (8000874 <USART3_IRQHandler+0x24>)
 8000862:	6a1b      	ldr	r3, [r3, #32]
 8000864:	4a03      	ldr	r2, [pc, #12]	; (8000874 <USART3_IRQHandler+0x24>)
 8000866:	f043 0310 	orr.w	r3, r3, #16
 800086a:	6213      	str	r3, [r2, #32]
        usart_rx_check();                       /* Check for data to process */
 800086c:	f7ff ff80 	bl	8000770 <usart_rx_check>
    }

    /* Implement other events when needed */
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40004800 	.word	0x40004800

08000878 <DWT_Init>:
 */
#include "dwt.h"

static volatile uint32_t usTicks = 0;

void DWT_Init(void){
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
	usTicks = SystemCoreClock / 1000000;
 800087c:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <DWT_Init+0x38>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a0c      	ldr	r2, [pc, #48]	; (80008b4 <DWT_Init+0x3c>)
 8000882:	fba2 2303 	umull	r2, r3, r2, r3
 8000886:	0c9b      	lsrs	r3, r3, #18
 8000888:	4a0b      	ldr	r2, [pc, #44]	; (80008b8 <DWT_Init+0x40>)
 800088a:	6013      	str	r3, [r2, #0]
    // enable DWT access
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800088c:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <DWT_Init+0x44>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	4a0a      	ldr	r2, [pc, #40]	; (80008bc <DWT_Init+0x44>)
 8000892:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000896:	60d3      	str	r3, [r2, #12]
    // enable the CPU cycle counter
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000898:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <DWT_Init+0x48>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a08      	ldr	r2, [pc, #32]	; (80008c0 <DWT_Init+0x48>)
 800089e:	f043 0301 	orr.w	r3, r3, #1
 80008a2:	6013      	str	r3, [r2, #0]
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	20000000 	.word	0x20000000
 80008b4:	431bde83 	.word	0x431bde83
 80008b8:	20000024 	.word	0x20000024
 80008bc:	e000edf0 	.word	0xe000edf0
 80008c0:	e0001000 	.word	0xe0001000

080008c4 <lwrb_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                      Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwrb_init(lwrb_t* buff, void* buffdata, size_t size) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d005      	beq.n	80008e2 <lwrb_init+0x1e>
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d002      	beq.n	80008e2 <lwrb_init+0x1e>
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d101      	bne.n	80008e6 <lwrb_init+0x22>
        return 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e011      	b.n	800090a <lwrb_init+0x46>
    }

    BUF_MEMSET((void*)buff, 0x00, sizeof(*buff));
 80008e6:	221c      	movs	r2, #28
 80008e8:	2100      	movs	r1, #0
 80008ea:	68f8      	ldr	r0, [r7, #12]
 80008ec:	f000 fd1e 	bl	800132c <memset>

    buff->size = size;
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	609a      	str	r2, [r3, #8]
    buff->buff = buffdata;
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	68ba      	ldr	r2, [r7, #8]
 80008fa:	605a      	str	r2, [r3, #4]

#if LWRB_USE_MAGIC
    buff->magic1 = BUF_MAGIC1;
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	4a05      	ldr	r2, [pc, #20]	; (8000914 <lwrb_init+0x50>)
 8000900:	601a      	str	r2, [r3, #0]
    buff->magic2 = BUF_MAGIC2;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	4a04      	ldr	r2, [pc, #16]	; (8000918 <lwrb_init+0x54>)
 8000906:	619a      	str	r2, [r3, #24]
#endif /* LWRB_USE_MAGIC */

    return 1;
 8000908:	2301      	movs	r3, #1
}
 800090a:	4618      	mov	r0, r3
 800090c:	3710      	adds	r7, #16
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	deadbeef 	.word	0xdeadbeef
 8000918:	21524110 	.word	0x21524110

0800091c <lwrb_write>:
 * \return          Number of bytes written to buffer.
 *                      When returned value is less than `btw`, there was no enough memory available
 *                      to copy full data array
 */
size_t
lwrb_write(lwrb_t* buff, const void* data, size_t btw) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b088      	sub	sp, #32
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	60b9      	str	r1, [r7, #8]
 8000926:	607a      	str	r2, [r7, #4]
    size_t tocopy, free;
    volatile size_t buff_w_ptr;
    const uint8_t* d = data;
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d017      	beq.n	8000962 <lwrb_write+0x46>
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a3a      	ldr	r2, [pc, #232]	; (8000a20 <lwrb_write+0x104>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d112      	bne.n	8000962 <lwrb_write+0x46>
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	4a38      	ldr	r2, [pc, #224]	; (8000a24 <lwrb_write+0x108>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d10d      	bne.n	8000962 <lwrb_write+0x46>
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d009      	beq.n	8000962 <lwrb_write+0x46>
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	689b      	ldr	r3, [r3, #8]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d005      	beq.n	8000962 <lwrb_write+0x46>
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d002      	beq.n	8000962 <lwrb_write+0x46>
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d101      	bne.n	8000966 <lwrb_write+0x4a>
        return 0;
 8000962:	2300      	movs	r3, #0
 8000964:	e057      	b.n	8000a16 <lwrb_write+0xfa>
    }

    /* Calculate maximum number of bytes available to write */
    free = lwrb_get_free(buff);
 8000966:	68f8      	ldr	r0, [r7, #12]
 8000968:	f000 f8e4 	bl	8000b34 <lwrb_get_free>
 800096c:	61b8      	str	r0, [r7, #24]
    btw = BUF_MIN(free, btw);
 800096e:	687a      	ldr	r2, [r7, #4]
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	4293      	cmp	r3, r2
 8000974:	bf28      	it	cs
 8000976:	4613      	movcs	r3, r2
 8000978:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d101      	bne.n	8000984 <lwrb_write+0x68>
        return 0;
 8000980:	2300      	movs	r3, #0
 8000982:	e048      	b.n	8000a16 <lwrb_write+0xfa>
    }

    /* Step 1: Write data to linear part of buffer */
    buff_w_ptr = buff->w;
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	691b      	ldr	r3, [r3, #16]
 8000988:	613b      	str	r3, [r7, #16]
    tocopy = BUF_MIN(buff->size - buff_w_ptr, btw);
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	689a      	ldr	r2, [r3, #8]
 800098e:	693b      	ldr	r3, [r7, #16]
 8000990:	1ad3      	subs	r3, r2, r3
 8000992:	687a      	ldr	r2, [r7, #4]
 8000994:	429a      	cmp	r2, r3
 8000996:	d904      	bls.n	80009a2 <lwrb_write+0x86>
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	689a      	ldr	r2, [r3, #8]
 800099c:	693b      	ldr	r3, [r7, #16]
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	e000      	b.n	80009a4 <lwrb_write+0x88>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(&buff->buff[buff_w_ptr], d, tocopy);
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	685a      	ldr	r2, [r3, #4]
 80009aa:	693b      	ldr	r3, [r7, #16]
 80009ac:	4413      	add	r3, r2
 80009ae:	697a      	ldr	r2, [r7, #20]
 80009b0:	69f9      	ldr	r1, [r7, #28]
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 fcac 	bl	8001310 <memcpy>
    buff_w_ptr += tocopy;
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	4413      	add	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
    btw -= tocopy;
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d00a      	beq.n	80009e4 <lwrb_write+0xc8>
        BUF_MEMCPY(buff->buff, &d[tocopy], btw);
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	6858      	ldr	r0, [r3, #4]
 80009d2:	69fa      	ldr	r2, [r7, #28]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	4413      	add	r3, r2
 80009d8:	687a      	ldr	r2, [r7, #4]
 80009da:	4619      	mov	r1, r3
 80009dc:	f000 fc98 	bl	8001310 <memcpy>
        buff_w_ptr = btw;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	613b      	str	r3, [r7, #16]
    }

    /* Step 3: Check end of buffer */
    if (buff_w_ptr >= buff->size) {
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	689a      	ldr	r2, [r3, #8]
 80009e8:	693b      	ldr	r3, [r7, #16]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	d801      	bhi.n	80009f2 <lwrb_write+0xd6>
        buff_w_ptr = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	613b      	str	r3, [r7, #16]

    /*
     * Write final value to the actual running variable.
     * This is to ensure no read operation can access intermediate data
     */
    buff->w = buff_w_ptr;
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	611a      	str	r2, [r3, #16]

    BUF_SEND_EVT(buff, LWRB_EVT_WRITE, tocopy + btw);
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	695b      	ldr	r3, [r3, #20]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d007      	beq.n	8000a10 <lwrb_write+0xf4>
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	695b      	ldr	r3, [r3, #20]
 8000a04:	6979      	ldr	r1, [r7, #20]
 8000a06:	687a      	ldr	r2, [r7, #4]
 8000a08:	440a      	add	r2, r1
 8000a0a:	2101      	movs	r1, #1
 8000a0c:	68f8      	ldr	r0, [r7, #12]
 8000a0e:	4798      	blx	r3
    return tocopy + btw;
 8000a10:	697a      	ldr	r2, [r7, #20]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4413      	add	r3, r2
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3720      	adds	r7, #32
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	deadbeef 	.word	0xdeadbeef
 8000a24:	21524110 	.word	0x21524110

08000a28 <lwrb_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
size_t
lwrb_read(lwrb_t* buff, void* data, size_t btr) {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	607a      	str	r2, [r7, #4]
    size_t tocopy, full;
    volatile size_t buff_r_ptr;
    uint8_t* d = data;
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d017      	beq.n	8000a6e <lwrb_read+0x46>
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a3a      	ldr	r2, [pc, #232]	; (8000b2c <lwrb_read+0x104>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d112      	bne.n	8000a6e <lwrb_read+0x46>
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	4a38      	ldr	r2, [pc, #224]	; (8000b30 <lwrb_read+0x108>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d10d      	bne.n	8000a6e <lwrb_read+0x46>
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d009      	beq.n	8000a6e <lwrb_read+0x46>
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	689b      	ldr	r3, [r3, #8]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d005      	beq.n	8000a6e <lwrb_read+0x46>
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <lwrb_read+0x46>
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d101      	bne.n	8000a72 <lwrb_read+0x4a>
        return 0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	e057      	b.n	8000b22 <lwrb_read+0xfa>
    }

    /* Calculate maximum number of bytes available to read */
    full = lwrb_get_full(buff);
 8000a72:	68f8      	ldr	r0, [r7, #12]
 8000a74:	f000 f8a4 	bl	8000bc0 <lwrb_get_full>
 8000a78:	61b8      	str	r0, [r7, #24]
    btr = BUF_MIN(full, btr);
 8000a7a:	687a      	ldr	r2, [r7, #4]
 8000a7c:	69bb      	ldr	r3, [r7, #24]
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	bf28      	it	cs
 8000a82:	4613      	movcs	r3, r2
 8000a84:	607b      	str	r3, [r7, #4]
    if (btr == 0) {
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d101      	bne.n	8000a90 <lwrb_read+0x68>
        return 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	e048      	b.n	8000b22 <lwrb_read+0xfa>
    }

    /* Step 1: Read data from linear part of buffer */
    buff_r_ptr = buff->r;
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	613b      	str	r3, [r7, #16]
    tocopy = BUF_MIN(buff->size - buff_r_ptr, btr);
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	689a      	ldr	r2, [r3, #8]
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d904      	bls.n	8000aae <lwrb_read+0x86>
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	689a      	ldr	r2, [r3, #8]
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	e000      	b.n	8000ab0 <lwrb_read+0x88>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(d, &buff->buff[buff_r_ptr], tocopy);
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	685a      	ldr	r2, [r3, #4]
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	4413      	add	r3, r2
 8000aba:	697a      	ldr	r2, [r7, #20]
 8000abc:	4619      	mov	r1, r3
 8000abe:	69f8      	ldr	r0, [r7, #28]
 8000ac0:	f000 fc26 	bl	8001310 <memcpy>
    buff_r_ptr += tocopy;
 8000ac4:	693a      	ldr	r2, [r7, #16]
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	4413      	add	r3, r2
 8000aca:	613b      	str	r3, [r7, #16]
    btr -= tocopy;
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d00a      	beq.n	8000af0 <lwrb_read+0xc8>
        BUF_MEMCPY(&d[tocopy], buff->buff, btr);
 8000ada:	69fa      	ldr	r2, [r7, #28]
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	18d0      	adds	r0, r2, r3
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f000 fc12 	bl	8001310 <memcpy>
        buff_r_ptr = btr;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	613b      	str	r3, [r7, #16]
    }

    /* Step 3: Check end of buffer */
    if (buff_r_ptr >= buff->size) {
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	689a      	ldr	r2, [r3, #8]
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d801      	bhi.n	8000afe <lwrb_read+0xd6>
        buff_r_ptr = 0;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]

    /*
     * Write final value to the actual running variable.
     * This is to ensure no write operation can access intermediate data
     */
    buff->r = buff_r_ptr;
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	60da      	str	r2, [r3, #12]

    BUF_SEND_EVT(buff, LWRB_EVT_READ, tocopy + btr);
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	695b      	ldr	r3, [r3, #20]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d007      	beq.n	8000b1c <lwrb_read+0xf4>
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	695b      	ldr	r3, [r3, #20]
 8000b10:	6979      	ldr	r1, [r7, #20]
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	440a      	add	r2, r1
 8000b16:	2100      	movs	r1, #0
 8000b18:	68f8      	ldr	r0, [r7, #12]
 8000b1a:	4798      	blx	r3
    return tocopy + btr;
 8000b1c:	697a      	ldr	r2, [r7, #20]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4413      	add	r3, r2
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	3720      	adds	r7, #32
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	deadbeef 	.word	0xdeadbeef
 8000b30:	21524110 	.word	0x21524110

08000b34 <lwrb_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t
lwrb_get_free(lwrb_t* buff) {
 8000b34:	b480      	push	{r7}
 8000b36:	b087      	sub	sp, #28
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
    size_t size;
    volatile size_t w, r;

    if (!BUF_IS_VALID(buff)) {
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d011      	beq.n	8000b66 <lwrb_get_free+0x32>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a1c      	ldr	r2, [pc, #112]	; (8000bb8 <lwrb_get_free+0x84>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d10c      	bne.n	8000b66 <lwrb_get_free+0x32>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	4a1a      	ldr	r2, [pc, #104]	; (8000bbc <lwrb_get_free+0x88>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d107      	bne.n	8000b66 <lwrb_get_free+0x32>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d003      	beq.n	8000b66 <lwrb_get_free+0x32>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d101      	bne.n	8000b6a <lwrb_get_free+0x36>
        return 0;
 8000b66:	2300      	movs	r3, #0
 8000b68:	e01f      	b.n	8000baa <lwrb_get_free+0x76>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	691b      	ldr	r3, [r3, #16]
 8000b6e:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	d103      	bne.n	8000b86 <lwrb_get_free+0x52>
        size = buff->size;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	617b      	str	r3, [r7, #20]
 8000b84:	e00f      	b.n	8000ba6 <lwrb_get_free+0x72>
    } else if (r > w) {
 8000b86:	68fa      	ldr	r2, [r7, #12]
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	d904      	bls.n	8000b98 <lwrb_get_free+0x64>
        size = r - w;
 8000b8e:	68fa      	ldr	r2, [r7, #12]
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	1ad3      	subs	r3, r2, r3
 8000b94:	617b      	str	r3, [r7, #20]
 8000b96:	e006      	b.n	8000ba6 <lwrb_get_free+0x72>
    } else {
        size = buff->size - (w - r);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	689a      	ldr	r2, [r3, #8]
 8000b9c:	68f9      	ldr	r1, [r7, #12]
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	1acb      	subs	r3, r1, r3
 8000ba2:	4413      	add	r3, r2
 8000ba4:	617b      	str	r3, [r7, #20]
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	3b01      	subs	r3, #1
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	371c      	adds	r7, #28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	deadbeef 	.word	0xdeadbeef
 8000bbc:	21524110 	.word	0x21524110

08000bc0 <lwrb_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
lwrb_get_full(lwrb_t* buff) {
 8000bc0:	b480      	push	{r7}
 8000bc2:	b087      	sub	sp, #28
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
    size_t size;
    volatile size_t w, r;

    if (!BUF_IS_VALID(buff)) {
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d011      	beq.n	8000bf2 <lwrb_get_full+0x32>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a1b      	ldr	r2, [pc, #108]	; (8000c40 <lwrb_get_full+0x80>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d10c      	bne.n	8000bf2 <lwrb_get_full+0x32>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	699b      	ldr	r3, [r3, #24]
 8000bdc:	4a19      	ldr	r2, [pc, #100]	; (8000c44 <lwrb_get_full+0x84>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d107      	bne.n	8000bf2 <lwrb_get_full+0x32>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d003      	beq.n	8000bf2 <lwrb_get_full+0x32>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	689b      	ldr	r3, [r3, #8]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d101      	bne.n	8000bf6 <lwrb_get_full+0x36>
        return 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	e01d      	b.n	8000c32 <lwrb_get_full+0x72>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	691b      	ldr	r3, [r3, #16]
 8000bfa:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d102      	bne.n	8000c10 <lwrb_get_full+0x50>
        size = 0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
 8000c0e:	e00f      	b.n	8000c30 <lwrb_get_full+0x70>
    } else if (w > r) {
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d904      	bls.n	8000c22 <lwrb_get_full+0x62>
        size = w - r;
 8000c18:	693a      	ldr	r2, [r7, #16]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	617b      	str	r3, [r7, #20]
 8000c20:	e006      	b.n	8000c30 <lwrb_get_full+0x70>
    } else {
        size = buff->size - (r - w);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	689a      	ldr	r2, [r3, #8]
 8000c26:	6939      	ldr	r1, [r7, #16]
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	1acb      	subs	r3, r1, r3
 8000c2c:	4413      	add	r3, r2
 8000c2e:	617b      	str	r3, [r7, #20]
    }
    return size;
 8000c30:	697b      	ldr	r3, [r7, #20]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	371c      	adds	r7, #28
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	deadbeef 	.word	0xdeadbeef
 8000c44:	21524110 	.word	0x21524110

08000c48 <__NVIC_SetPriorityGrouping>:
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	f003 0307 	and.w	r3, r3, #7
 8000c56:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c58:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <__NVIC_SetPriorityGrouping+0x40>)
 8000c5a:	68db      	ldr	r3, [r3, #12]
 8000c5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c5e:	68ba      	ldr	r2, [r7, #8]
 8000c60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c64:	4013      	ands	r3, r2
 8000c66:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <__NVIC_SetPriorityGrouping+0x44>)
 8000c72:	4313      	orrs	r3, r2
 8000c74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c76:	4a04      	ldr	r2, [pc, #16]	; (8000c88 <__NVIC_SetPriorityGrouping+0x40>)
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	60d3      	str	r3, [r2, #12]
}
 8000c7c:	bf00      	nop
 8000c7e:	3714      	adds	r7, #20
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000ed00 	.word	0xe000ed00
 8000c8c:	05fa0000 	.word	0x05fa0000

08000c90 <__NVIC_GetPriorityGrouping>:
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c94:	4b04      	ldr	r3, [pc, #16]	; (8000ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	0a1b      	lsrs	r3, r3, #8
 8000c9a:	f003 0307 	and.w	r3, r3, #7
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <__NVIC_SetPriority>:
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	6039      	str	r1, [r7, #0]
 8000cb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	db0a      	blt.n	8000cd6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	b2da      	uxtb	r2, r3
 8000cc4:	490c      	ldr	r1, [pc, #48]	; (8000cf8 <__NVIC_SetPriority+0x4c>)
 8000cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cca:	0112      	lsls	r2, r2, #4
 8000ccc:	b2d2      	uxtb	r2, r2
 8000cce:	440b      	add	r3, r1
 8000cd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000cd4:	e00a      	b.n	8000cec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	4908      	ldr	r1, [pc, #32]	; (8000cfc <__NVIC_SetPriority+0x50>)
 8000cdc:	79fb      	ldrb	r3, [r7, #7]
 8000cde:	f003 030f 	and.w	r3, r3, #15
 8000ce2:	3b04      	subs	r3, #4
 8000ce4:	0112      	lsls	r2, r2, #4
 8000ce6:	b2d2      	uxtb	r2, r2
 8000ce8:	440b      	add	r3, r1
 8000cea:	761a      	strb	r2, [r3, #24]
}
 8000cec:	bf00      	nop
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	e000e100 	.word	0xe000e100
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <NVIC_EncodePriority>:
{
 8000d00:	b480      	push	{r7}
 8000d02:	b089      	sub	sp, #36	; 0x24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	f003 0307 	and.w	r3, r3, #7
 8000d12:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	f1c3 0307 	rsb	r3, r3, #7
 8000d1a:	2b04      	cmp	r3, #4
 8000d1c:	bf28      	it	cs
 8000d1e:	2304      	movcs	r3, #4
 8000d20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	3304      	adds	r3, #4
 8000d26:	2b06      	cmp	r3, #6
 8000d28:	d902      	bls.n	8000d30 <NVIC_EncodePriority+0x30>
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3b03      	subs	r3, #3
 8000d2e:	e000      	b.n	8000d32 <NVIC_EncodePriority+0x32>
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3e:	43da      	mvns	r2, r3
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	401a      	ands	r2, r3
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d52:	43d9      	mvns	r1, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d58:	4313      	orrs	r3, r2
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3724      	adds	r7, #36	; 0x24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
	...

08000d68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d78:	d301      	bcc.n	8000d7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e00f      	b.n	8000d9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d7e:	4a0a      	ldr	r2, [pc, #40]	; (8000da8 <SysTick_Config+0x40>)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d86:	210f      	movs	r1, #15
 8000d88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d8c:	f7ff ff8e 	bl	8000cac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d90:	4b05      	ldr	r3, [pc, #20]	; (8000da8 <SysTick_Config+0x40>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d96:	4b04      	ldr	r3, [pc, #16]	; (8000da8 <SysTick_Config+0x40>)
 8000d98:	2207      	movs	r2, #7
 8000d9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	e000e010 	.word	0xe000e010

08000dac <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000db0:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <LL_RCC_HSI_Enable+0x1c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a04      	ldr	r2, [pc, #16]	; (8000dc8 <LL_RCC_HSI_Enable+0x1c>)
 8000db6:	f043 0301 	orr.w	r3, r3, #1
 8000dba:	6013      	str	r3, [r2, #0]
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	40023800 	.word	0x40023800

08000dcc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000dd0:	4b06      	ldr	r3, [pc, #24]	; (8000dec <LL_RCC_HSI_IsReady+0x20>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f003 0302 	and.w	r3, r3, #2
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	bf0c      	ite	eq
 8000ddc:	2301      	moveq	r3, #1
 8000dde:	2300      	movne	r3, #0
 8000de0:	b2db      	uxtb	r3, r3
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	40023800 	.word	0x40023800

08000df0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000df8:	4b07      	ldr	r3, [pc, #28]	; (8000e18 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	00db      	lsls	r3, r3, #3
 8000e04:	4904      	ldr	r1, [pc, #16]	; (8000e18 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000e06:	4313      	orrs	r3, r2
 8000e08:	600b      	str	r3, [r1, #0]
}
 8000e0a:	bf00      	nop
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	40023800 	.word	0x40023800

08000e1c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <LL_RCC_SetSysClkSource+0x24>)
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	f023 0203 	bic.w	r2, r3, #3
 8000e2c:	4904      	ldr	r1, [pc, #16]	; (8000e40 <LL_RCC_SetSysClkSource+0x24>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	608b      	str	r3, [r1, #8]
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	40023800 	.word	0x40023800

08000e44 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000e48:	4b04      	ldr	r3, [pc, #16]	; (8000e5c <LL_RCC_GetSysClkSource+0x18>)
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	f003 030c 	and.w	r3, r3, #12
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	40023800 	.word	0x40023800

08000e60 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000e68:	4b06      	ldr	r3, [pc, #24]	; (8000e84 <LL_RCC_SetAHBPrescaler+0x24>)
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e70:	4904      	ldr	r1, [pc, #16]	; (8000e84 <LL_RCC_SetAHBPrescaler+0x24>)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	608b      	str	r3, [r1, #8]
}
 8000e78:	bf00      	nop
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	40023800 	.word	0x40023800

08000e88 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <LL_RCC_SetAPB1Prescaler+0x24>)
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000e98:	4904      	ldr	r1, [pc, #16]	; (8000eac <LL_RCC_SetAPB1Prescaler+0x24>)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	608b      	str	r3, [r1, #8]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	40023800 	.word	0x40023800

08000eb0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000ec0:	4904      	ldr	r1, [pc, #16]	; (8000ed4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	608b      	str	r3, [r1, #8]
}
 8000ec8:	bf00      	nop
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	40023800 	.word	0x40023800

08000ed8 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR2, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8000ee0:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <LL_RCC_SetUSARTClockSource+0x30>)
 8000ee2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	0c1b      	lsrs	r3, r3, #16
 8000eea:	43db      	mvns	r3, r3
 8000eec:	401a      	ands	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	4905      	ldr	r1, [pc, #20]	; (8000f08 <LL_RCC_SetUSARTClockSource+0x30>)
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	40023800 	.word	0x40023800

08000f0c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000f10:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <LL_RCC_PLL_Enable+0x1c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <LL_RCC_PLL_Enable+0x1c>)
 8000f16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f1a:	6013      	str	r3, [r2, #0]
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	40023800 	.word	0x40023800

08000f2c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000f30:	4b07      	ldr	r3, [pc, #28]	; (8000f50 <LL_RCC_PLL_IsReady+0x24>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000f3c:	bf0c      	ite	eq
 8000f3e:	2301      	moveq	r3, #1
 8000f40:	2300      	movne	r3, #0
 8000f42:	b2db      	uxtb	r3, r3
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40023800 	.word	0x40023800

08000f54 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
 8000f60:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP,
 8000f62:	4b0a      	ldr	r3, [pc, #40]	; (8000f8c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000f64:	685a      	ldr	r2, [r3, #4]
 8000f66:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000f68:	4013      	ands	r3, r2
 8000f6a:	68f9      	ldr	r1, [r7, #12]
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	4311      	orrs	r1, r2
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	0192      	lsls	r2, r2, #6
 8000f74:	4311      	orrs	r1, r2
 8000f76:	683a      	ldr	r2, [r7, #0]
 8000f78:	430a      	orrs	r2, r1
 8000f7a:	4904      	ldr	r1, [pc, #16]	; (8000f8c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLP);
}
 8000f80:	bf00      	nop
 8000f82:	3714      	adds	r7, #20
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	40023800 	.word	0x40023800
 8000f90:	ffbc8000 	.word	0xffbc8000

08000f94 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000f9c:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000f9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fa0:	4907      	ldr	r1, [pc, #28]	; (8000fc0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fa8:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000faa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	40023800 	.word	0x40023800

08000fc4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000fce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fd0:	4907      	ldr	r1, [pc, #28]	; (8000ff0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000fd8:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000fda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
}
 8000fe4:	bf00      	nop
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	40023800 	.word	0x40023800

08000ff4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000ffc:	4b06      	ldr	r3, [pc, #24]	; (8001018 <LL_FLASH_SetLatency+0x24>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f023 020f 	bic.w	r2, r3, #15
 8001004:	4904      	ldr	r1, [pc, #16]	; (8001018 <LL_FLASH_SetLatency+0x24>)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4313      	orrs	r3, r2
 800100a:	600b      	str	r3, [r1, #0]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	40023c00 	.word	0x40023c00

0800101c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001020:	4b04      	ldr	r3, [pc, #16]	; (8001034 <LL_FLASH_GetLatency+0x18>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 030f 	and.w	r3, r3, #15
}
 8001028:	4618      	mov	r0, r3
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	40023c00 	.word	0x40023c00

08001038 <LL_PWR_EnableOverDriveMode>:
  * @brief  Enable Over drive Mode
  * @rmtoll CR1    ODEN       LL_PWR_EnableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_ODEN);
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <LL_PWR_EnableOverDriveMode+0x1c>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a04      	ldr	r2, [pc, #16]	; (8001054 <LL_PWR_EnableOverDriveMode+0x1c>)
 8001042:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001046:	6013      	str	r3, [r2, #0]
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	40007000 	.word	0x40007000

08001058 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001068:	4904      	ldr	r1, [pc, #16]	; (800107c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4313      	orrs	r3, r2
 800106e:	600b      	str	r3, [r1, #0]
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	40007000 	.word	0x40007000

08001080 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */


	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001084:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001088:	f7ff ff84 	bl	8000f94 <LL_APB1_GRP1_EnableClock>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800108c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001090:	f7ff ff98 	bl	8000fc4 <LL_APB2_GRP1_EnableClock>

	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001094:	2003      	movs	r0, #3
 8001096:	f7ff fdd7 	bl	8000c48 <__NVIC_SetPriorityGrouping>

	/* System interrupt init*/
	/* SysTick_IRQn interrupt configuration */
	NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800109a:	f7ff fdf9 	bl	8000c90 <__NVIC_GetPriorityGrouping>
 800109e:	4603      	mov	r3, r0
 80010a0:	2200      	movs	r2, #0
 80010a2:	210f      	movs	r1, #15
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fe2b 	bl	8000d00 <NVIC_EncodePriority>
 80010aa:	4603      	mov	r3, r0
 80010ac:	4619      	mov	r1, r3
 80010ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010b2:	f7ff fdfb 	bl	8000cac <__NVIC_SetPriority>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80010b6:	f000 f81b 	bl	80010f0 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	SysTick_Config(216000000 / 1000);
 80010ba:	4809      	ldr	r0, [pc, #36]	; (80010e0 <main+0x60>)
 80010bc:	f7ff fe54 	bl	8000d68 <SysTick_Config>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	/* USER CODE BEGIN 2 */
	DWT_Init();
 80010c0:	f7ff fbda 	bl	8000878 <DWT_Init>

	crsf_init();
 80010c4:	f7ff f936 	bl	8000334 <crsf_init>
	lwrb_init(&rxRingBuf, rxRingBufData, sizeof(rxRingBufData));
 80010c8:	2240      	movs	r2, #64	; 0x40
 80010ca:	4906      	ldr	r1, [pc, #24]	; (80010e4 <main+0x64>)
 80010cc:	4806      	ldr	r0, [pc, #24]	; (80010e8 <main+0x68>)
 80010ce:	f7ff fbf9 	bl	80008c4 <lwrb_init>
//	Ringbuf_Reset();

	usart_read(rxBuf, RxBuf_SIZE);
 80010d2:	2140      	movs	r1, #64	; 0x40
 80010d4:	4805      	ldr	r0, [pc, #20]	; (80010ec <main+0x6c>)
 80010d6:	f7ff fae5 	bl	80006a4 <usart_read>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		crsf_process();
 80010da:	f7ff fa79 	bl	80005d0 <crsf_process>
 80010de:	e7fc      	b.n	80010da <main+0x5a>
 80010e0:	00034bc0 	.word	0x00034bc0
 80010e4:	20000090 	.word	0x20000090
 80010e8:	20000030 	.word	0x20000030
 80010ec:	20000050 	.word	0x20000050

080010f0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_7);
 80010f4:	2007      	movs	r0, #7
 80010f6:	f7ff ff7d 	bl	8000ff4 <LL_FLASH_SetLatency>
	while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_7)
 80010fa:	bf00      	nop
 80010fc:	f7ff ff8e 	bl	800101c <LL_FLASH_GetLatency>
 8001100:	4603      	mov	r3, r0
 8001102:	2b07      	cmp	r3, #7
 8001104:	d1fa      	bne.n	80010fc <SystemClock_Config+0xc>
	{
	}
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001106:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 800110a:	f7ff ffa5 	bl	8001058 <LL_PWR_SetRegulVoltageScaling>
	LL_PWR_EnableOverDriveMode();
 800110e:	f7ff ff93 	bl	8001038 <LL_PWR_EnableOverDriveMode>
	LL_RCC_HSI_SetCalibTrimming(16);
 8001112:	2010      	movs	r0, #16
 8001114:	f7ff fe6c 	bl	8000df0 <LL_RCC_HSI_SetCalibTrimming>
	LL_RCC_HSI_Enable();
 8001118:	f7ff fe48 	bl	8000dac <LL_RCC_HSI_Enable>

	/* Wait till HSI is ready */
	while(LL_RCC_HSI_IsReady() != 1)
 800111c:	bf00      	nop
 800111e:	f7ff fe55 	bl	8000dcc <LL_RCC_HSI_IsReady>
 8001122:	4603      	mov	r3, r0
 8001124:	2b01      	cmp	r3, #1
 8001126:	d1fa      	bne.n	800111e <SystemClock_Config+0x2e>
	{

	}
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 216, LL_RCC_PLLP_DIV_2);
 8001128:	2300      	movs	r3, #0
 800112a:	22d8      	movs	r2, #216	; 0xd8
 800112c:	2108      	movs	r1, #8
 800112e:	2000      	movs	r0, #0
 8001130:	f7ff ff10 	bl	8000f54 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 8001134:	f7ff feea 	bl	8000f0c <LL_RCC_PLL_Enable>

	/* Wait till PLL is ready */
	while(LL_RCC_PLL_IsReady() != 1)
 8001138:	bf00      	nop
 800113a:	f7ff fef7 	bl	8000f2c <LL_RCC_PLL_IsReady>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	d1fa      	bne.n	800113a <SystemClock_Config+0x4a>
	{

	}
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001144:	2000      	movs	r0, #0
 8001146:	f7ff fe8b 	bl	8000e60 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 800114a:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800114e:	f7ff fe9b 	bl	8000e88 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001152:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001156:	f7ff feab 	bl	8000eb0 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800115a:	2002      	movs	r0, #2
 800115c:	f7ff fe5e 	bl	8000e1c <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001160:	bf00      	nop
 8001162:	f7ff fe6f 	bl	8000e44 <LL_RCC_GetSysClkSource>
 8001166:	4603      	mov	r3, r0
 8001168:	2b08      	cmp	r3, #8
 800116a:	d1fa      	bne.n	8001162 <SystemClock_Config+0x72>
	{

	}
	LL_Init1msTick(216000000);
 800116c:	4805      	ldr	r0, [pc, #20]	; (8001184 <SystemClock_Config+0x94>)
 800116e:	f000 f88d 	bl	800128c <LL_Init1msTick>
	LL_SetSystemCoreClock(216000000);
 8001172:	4804      	ldr	r0, [pc, #16]	; (8001184 <SystemClock_Config+0x94>)
 8001174:	f000 f898 	bl	80012a8 <LL_SetSystemCoreClock>
	LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 8001178:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 800117c:	f7ff feac 	bl	8000ed8 <LL_RCC_SetUSARTClockSource>
}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	0cdfe600 	.word	0x0cdfe600

08001188 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800118c:	e7fe      	b.n	800118c <NMI_Handler+0x4>

0800118e <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8001192:	e7fe      	b.n	8001192 <HardFault_Handler+0x4>

08001194 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8001198:	e7fe      	b.n	8001198 <MemManage_Handler+0x4>

0800119a <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 800119e:	e7fe      	b.n	800119e <BusFault_Handler+0x4>

080011a0 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 80011a4:	e7fe      	b.n	80011a4 <UsageFault_Handler+0x4>

080011a6 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
	/* USER CODE END SysTick_IRQn 0 */

	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
	...

080011e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011e4:	4b06      	ldr	r3, [pc, #24]	; (8001200 <SystemInit+0x20>)
 80011e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011ea:	4a05      	ldr	r2, [pc, #20]	; (8001200 <SystemInit+0x20>)
 80011ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011f4:	bf00      	nop
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001204:	f8df d034 	ldr.w	sp, [pc, #52]	; 800123c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001208:	480d      	ldr	r0, [pc, #52]	; (8001240 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800120a:	490e      	ldr	r1, [pc, #56]	; (8001244 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800120c:	4a0e      	ldr	r2, [pc, #56]	; (8001248 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800120e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001210:	e002      	b.n	8001218 <LoopCopyDataInit>

08001212 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001212:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001214:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001216:	3304      	adds	r3, #4

08001218 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001218:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800121a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800121c:	d3f9      	bcc.n	8001212 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800121e:	4a0b      	ldr	r2, [pc, #44]	; (800124c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001220:	4c0b      	ldr	r4, [pc, #44]	; (8001250 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001222:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001224:	e001      	b.n	800122a <LoopFillZerobss>

08001226 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001226:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001228:	3204      	adds	r2, #4

0800122a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800122a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800122c:	d3fb      	bcc.n	8001226 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800122e:	f7ff ffd7 	bl	80011e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001232:	f000 f849 	bl	80012c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001236:	f7ff ff23 	bl	8001080 <main>
  bx  lr    
 800123a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800123c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001244:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001248:	0800135c 	.word	0x0800135c
  ldr r2, =_sbss
 800124c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001250:	200000d4 	.word	0x200000d4

08001254 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001254:	e7fe      	b.n	8001254 <ADC_IRQHandler>
	...

08001258 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	fbb2 f3f3 	udiv	r3, r2, r3
 800126a:	4a07      	ldr	r2, [pc, #28]	; (8001288 <LL_InitTick+0x30>)
 800126c:	3b01      	subs	r3, #1
 800126e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001270:	4b05      	ldr	r3, [pc, #20]	; (8001288 <LL_InitTick+0x30>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001276:	4b04      	ldr	r3, [pc, #16]	; (8001288 <LL_InitTick+0x30>)
 8001278:	2205      	movs	r2, #5
 800127a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	e000e010 	.word	0xe000e010

0800128c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001294:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff ffdd 	bl	8001258 <LL_InitTick>
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80012b0:	4a04      	ldr	r2, [pc, #16]	; (80012c4 <LL_SetSystemCoreClock+0x1c>)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6013      	str	r3, [r2, #0]
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	20000000 	.word	0x20000000

080012c8 <__libc_init_array>:
 80012c8:	b570      	push	{r4, r5, r6, lr}
 80012ca:	4d0d      	ldr	r5, [pc, #52]	; (8001300 <__libc_init_array+0x38>)
 80012cc:	4c0d      	ldr	r4, [pc, #52]	; (8001304 <__libc_init_array+0x3c>)
 80012ce:	1b64      	subs	r4, r4, r5
 80012d0:	10a4      	asrs	r4, r4, #2
 80012d2:	2600      	movs	r6, #0
 80012d4:	42a6      	cmp	r6, r4
 80012d6:	d109      	bne.n	80012ec <__libc_init_array+0x24>
 80012d8:	4d0b      	ldr	r5, [pc, #44]	; (8001308 <__libc_init_array+0x40>)
 80012da:	4c0c      	ldr	r4, [pc, #48]	; (800130c <__libc_init_array+0x44>)
 80012dc:	f000 f82e 	bl	800133c <_init>
 80012e0:	1b64      	subs	r4, r4, r5
 80012e2:	10a4      	asrs	r4, r4, #2
 80012e4:	2600      	movs	r6, #0
 80012e6:	42a6      	cmp	r6, r4
 80012e8:	d105      	bne.n	80012f6 <__libc_init_array+0x2e>
 80012ea:	bd70      	pop	{r4, r5, r6, pc}
 80012ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80012f0:	4798      	blx	r3
 80012f2:	3601      	adds	r6, #1
 80012f4:	e7ee      	b.n	80012d4 <__libc_init_array+0xc>
 80012f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80012fa:	4798      	blx	r3
 80012fc:	3601      	adds	r6, #1
 80012fe:	e7f2      	b.n	80012e6 <__libc_init_array+0x1e>
 8001300:	08001354 	.word	0x08001354
 8001304:	08001354 	.word	0x08001354
 8001308:	08001354 	.word	0x08001354
 800130c:	08001358 	.word	0x08001358

08001310 <memcpy>:
 8001310:	440a      	add	r2, r1
 8001312:	4291      	cmp	r1, r2
 8001314:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001318:	d100      	bne.n	800131c <memcpy+0xc>
 800131a:	4770      	bx	lr
 800131c:	b510      	push	{r4, lr}
 800131e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001322:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001326:	4291      	cmp	r1, r2
 8001328:	d1f9      	bne.n	800131e <memcpy+0xe>
 800132a:	bd10      	pop	{r4, pc}

0800132c <memset>:
 800132c:	4402      	add	r2, r0
 800132e:	4603      	mov	r3, r0
 8001330:	4293      	cmp	r3, r2
 8001332:	d100      	bne.n	8001336 <memset+0xa>
 8001334:	4770      	bx	lr
 8001336:	f803 1b01 	strb.w	r1, [r3], #1
 800133a:	e7f9      	b.n	8001330 <memset+0x4>

0800133c <_init>:
 800133c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800133e:	bf00      	nop
 8001340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001342:	bc08      	pop	{r3}
 8001344:	469e      	mov	lr, r3
 8001346:	4770      	bx	lr

08001348 <_fini>:
 8001348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800134a:	bf00      	nop
 800134c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800134e:	bc08      	pop	{r3}
 8001350:	469e      	mov	lr, r3
 8001352:	4770      	bx	lr
