// Seed: 4222008331
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_5 = 1;
endmodule
module module_0 #(
    parameter id_3 = 32'd73
) (
    id_1,
    id_2,
    _id_3,
    access,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    module_1,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output logic [7:0] id_12;
  input wire id_11;
  inout supply1 id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output supply1 id_5;
  output wire id_4;
  xor primCall (id_9, id_13, id_17, id_2, id_1, id_16, id_8, id_10, id_11);
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  assign id_10 = 1;
  logic id_17;
  assign id_5 = -1'd0;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13,
      id_9
  );
endmodule
