v 20050820 1
B 31400 51600 4200 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 31200 55200 31400 55200 1 0 0
{
T 31200 55200 5 10 1 1 0 0 1
pinnumber=1
T 31200 55200 5 10 0 0 0 0 1
pinseq=1
}
P 31200 54800 31400 54800 1 0 0
{
T 31200 54800 5 10 1 1 0 0 1
pinnumber=2
}
P 31200 54400 31400 54400 1 0 0
{
T 31200 54400 5 10 1 1 0 0 1
pinnumber=3
T 31200 54400 5 10 0 0 0 0 1
pinseq=3
}
P 31200 54000 31400 54000 1 0 0
{
T 31200 54000 5 10 1 1 0 0 1
pinnumber=4
T 31200 54000 5 10 0 0 0 0 1
pinseq=4
}
P 31200 53600 31400 53600 1 0 0
{
T 31200 53600 5 10 1 1 0 0 1
pinnumber=5
T 31200 53600 5 10 0 0 0 0 1
pinseq=5
}
P 31200 53200 31400 53200 1 0 0
{
T 31200 53200 5 10 0 0 0 0 1
pinseq=6
T 31200 53200 5 10 1 1 0 0 1
pinnumber=6
}
P 31200 52800 31400 52800 1 0 0
{
T 31200 52800 5 10 1 1 0 0 1
pinnumber=7
T 31200 52800 5 10 0 0 0 0 1
pinseq=7
}
P 31200 52400 31400 52400 1 0 0
{
T 31200 52400 5 10 1 1 0 0 1
pinnumber=8
T 31200 52400 5 10 0 0 0 0 1
pinseq=8
}
P 32000 56200 32000 56000 1 0 0
P 32400 56200 32400 56000 1 0 0
P 32800 56200 32800 56000 1 0 0
P 33200 56200 33200 56000 1 0 0
P 33600 56200 33600 56000 1 0 0
P 34000 56200 34000 56000 1 0 0
P 34400 56200 34400 56000 1 0 0
P 34800 56200 34800 56000 1 0 0
P 35800 52400 35600 52400 1 0 0
P 35800 52800 35600 52800 1 0 0
P 35800 53200 35600 53200 1 0 0
P 35800 53600 35600 53600 1 0 0
P 35800 54000 35600 54000 1 0 0
P 35800 54400 35600 54400 1 0 0
P 35800 54800 35600 54800 1 0 0
P 35800 55200 35600 55200 1 0 0
P 34800 51400 34800 51600 1 0 0
P 34400 51400 34400 51600 1 0 0
P 34000 51400 34000 51600 1 0 0
P 33600 51400 33600 51600 1 0 0
P 33200 51400 33200 51600 1 0 0
P 32800 51400 32800 51600 1 0 0
P 32400 51400 32400 51600 1 0 0
P 32000 51400 32000 51600 1 0 0
T 31500 55100 9 10 1 0 0 0 1
EESK
T 31500 54700 9 10 1 0 0 0 1
EEDATA
T 31500 54300 9 10 1 0 0 0 1
VCC
T 31500 53900 9 10 1 0 0 0 1
RESET#
T 31500 53500 9 10 1 0 0 0 1
RSTOUT#
T 31500 53100 9 10 1 0 0 0 1
3V3OUT
T 31500 52800 9 10 1 0 0 0 1
USBDP
T 31500 52400 9 10 1 0 0 0 1
USBDM
T 32100 55400 9 10 1 0 90 0 1
EECS
T 32500 55400 9 10 1 0 90 0 1
TEST
T 32900 55400 9 10 1 0 90 0 1
AVCC
T 33300 55400 9 10 1 0 90 0 1
AGND
T 33700 55300 9 10 1 0 90 0 1
XTOUT
T 34100 55500 9 10 1 0 90 0 1
XTIN
T 34400 55500 9 10 1 0 90 0 1
VCC
T 34800 55500 9 10 1 0 90 0 1
TXD
T 35100 55200 9 10 1 0 0 0 1
RXD
T 35000 54800 9 10 1 0 0 0 1
RTS#
T 35000 54400 9 10 1 0 0 0 1
CTS#
T 35000 53500 9 10 1 0 0 0 1
DSR#
T 35000 54000 9 10 1 0 0 0 1
DTR#
T 35000 53100 9 10 1 0 0 0 1
DCD#
T 35200 52700 9 10 1 0 0 0 1
RI#
T 35100 52300 9 10 1 0 0 0 1
GND
T 32100 51700 9 10 1 0 90 0 1
GND
T 32500 51700 9 10 1 0 90 0 1
SLEEP#
T 32900 51700 9 10 1 0 90 0 1
RXLED#
T 33300 51700 9 10 1 0 90 0 1
TXLED#
T 33700 51700 9 10 1 0 90 0 1
VCCIO
T 34100 51700 9 10 1 0 90 0 1
PWRCTL
T 34500 51700 9 10 1 0 90 0 1
PWREN#
T 34900 51700 9 10 1 0 90 0 1
TXDEN
T 34900 51900 5 10 0 0 0 0 1
author=Levente Kovacs
T 34900 52100 5 10 0 0 0 0 1
email=levente.kovacs@interware.hu
T 34900 52300 5 10 0 0 0 0 1
dist-license=GPL
T 34900 52500 5 10 0 0 0 0 1
use-license=unlimited
