vhdl xil_defaultlib  \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_0/sim/QCS_4_Top_microblaze_0_0.vhd" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_dlmb_v10_0/sim/QCS_4_Top_dlmb_v10_0.vhd" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_ilmb_v10_0/sim/QCS_4_Top_ilmb_v10_0.vhd" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_dlmb_bram_if_cntlr_0/sim/QCS_4_Top_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_ilmb_bram_if_cntlr_0/sim/QCS_4_Top_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_axi_intc_0/sim/QCS_4_Top_microblaze_0_axi_intc_0.vhd" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_mdm_1_0/sim/QCS_4_Top_mdm_1_0.vhd" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_rst_clk_wiz_0_100M_0/sim/QCS_4_Top_rst_clk_wiz_0_100M_0.vhd" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_axi_uartlite_0_0/sim/QCS_4_Top_axi_uartlite_0_0.vhd" \

# Do not sort compile order
nosort
