{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@257:273@HdlIdDef", "  DMA_DATA_WIDTH_SRC > 128 ? 5 :\n  DMA_DATA_WIDTH_SRC > 64 ? 4 :\n  DMA_DATA_WIDTH_SRC > 32 ? 3 :\n  DMA_DATA_WIDTH_SRC > 16 ? 2 :\n  DMA_DATA_WIDTH_SRC > 8 ? 1 : 0;\nlocalparam ID_WIDTH = (FIFO_SIZE) > 64 ? 8 :\n  (FIFO_SIZE) > 32 ? 7 :\n  (FIFO_SIZE) > 16 ? 6 :\n  (FIFO_SIZE) > 8 ? 5 :\n  (FIFO_SIZE) > 4 ? 4 :\n  (FIFO_SIZE) > 2 ? 3 :\n  (FIFO_SIZE) > 1 ? 2 : 1;\nlocalparam DBG_ID_PADDING = ID_WIDTH > 8 ? 0 : 8 - ID_WIDTH;\n\n/* AXI3 supports a maximum of 16 beats per burst. AXI4 supports a maximum of\n   256 beats per burst. If either bus is AXI3 set the maximum number of beats\n   per burst to 16. For non AXI interfaces the maximum beats per burst is in\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[262, "localparam ID_WIDTH = (FIFO_SIZE) > 64 ? 8 :\n"], [263, "  (FIFO_SIZE) > 32 ? 7 :\n"], [264, "  (FIFO_SIZE) > 16 ? 6 :\n"], [265, "  (FIFO_SIZE) > 8 ? 5 :\n"], [266, "  (FIFO_SIZE) > 4 ? 4 :\n"], [267, "  (FIFO_SIZE) > 2 ? 3 :\n"], [268, "  (FIFO_SIZE) > 1 ? 2 : 1;\n"]], "Add": []}}