Implement the following in Verilog-

1. Implement `or` gate
2. Implement `xnor` gate
3. Implement `8-bit` subtractor using two `4-bit` subtractors