# Reading E:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do VGA_Controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA {C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/seccionFSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:53 on Oct 01,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA" C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/seccionFSM.sv 
# -- Compiling module seccionFSM
# 
# Top level modules:
# 	seccionFSM
# End time: 02:40:53 on Oct 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA {C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_seccionFSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:53 on Oct 01,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA" C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_seccionFSM.sv 
# -- Compiling module tb_seccionFSM
# 
# Top level modules:
# 	tb_seccionFSM
# End time: 02:40:53 on Oct 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb_seccionFSM
# vsim work.tb_seccionFSM 
# Start time: 02:40:56 on Oct 01,2018
# Loading sv_std.std
# Loading work.tb_seccionFSM
# Loading work.seccionFSM
add wave -position end  sim:/tb_seccionFSM/estadoActual
add wave -position end  sim:/tb_seccionFSM/estadoSiguiente
add wave -position end  sim:/tb_seccionFSM/clk_referencia
add wave -position end  sim:/tb_seccionFSM/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Chris  Hostname: DESKTOP-QNMHHR9  ProcessID: 5444
#           Attempting to use alternate WLF file "./wlftwxkfwq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwxkfwq
run -all
