Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: ATM_main_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ATM_main_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ATM_main_controller"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : ATM_main_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../Project/ethernet_mac-master/xilinx/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/kanak/CS254/ATM/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <Behavioral> of entity <timer>.
Parsing VHDL file "/home/kanak/CS254/ATM/read_multiple_data_bytes.vhd" into library work
Parsing entity <read_multiple_data_bytes>.
Parsing architecture <Behavioral> of entity <read_multiple_data_bytes>.
Parsing VHDL file "/home/kanak/CS254/ATM/ATM_main_controller.vhd" into library work
Parsing entity <ATM_main_controller>.
Parsing architecture <Behavioral> of entity <atm_main_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ATM_main_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <read_multiple_data_bytes> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ATM_main_controller>.
    Related source file is "/home/kanak/CS254/ATM/ATM_main_controller.vhd".
WARNING:Xst:647 - Input <restriction_2000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <restriction_1000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <restriction_500> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <restriction_100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <restriction_total> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <data_to_be_decrypted>.
    Found 1-bit register for signal <start_decrypt>.
    Found 5-bit register for signal <state2>.
    Found 64-bit register for signal <encrypted_data_comm>.
    Found 1-bit register for signal <start_comm>.
    Found 1-bit register for signal <reply_mac_comm_notvalid>.
    Found 64-bit register for signal <data_reply_to_request_mac_comm>.
    Found 1-bit register for signal <reply_mac_comm_valid>.
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <n100>.
    Found 8-bit register for signal <n500>.
    Found 8-bit register for signal <n1000>.
    Found 8-bit register for signal <n2000>.
    Found 5-bit register for signal <current_user_bank_id>.
    Found 64-bit register for signal <data_to_be_encrypted>.
    Found 1-bit register for signal <is_suf_atm>.
    Found 1-bit register for signal <start_encrypt>.
    Found 64-bit register for signal <data_send_mac_comm>.
    Found 1-bit register for signal <start_mac_comm>.
    Found 1-bit register for signal <is_user_mac>.
    Found 1-bit register for signal <is_suf_bal_mac>.
    Found 8-bit register for signal <data_out_leds>.
    Found 3-bit register for signal <count_blink>.
    Found 1-bit register for signal <double_time>.
    Found 8-bit register for signal <d2000>.
    Found 8-bit register for signal <d1000>.
    Found 8-bit register for signal <d500>.
    Found 8-bit register for signal <d100>.
    Found 1-bit register for signal <finish_display>.
    Found 5-bit register for signal <bank_id>.
    Found finite state machine <FSM_1> for signal <state2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 39                                             |
    | Inputs             | 12                                             |
    | Outputs            | 17                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_button (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit adder for signal <n0823> created at line 159.
    Found 19-bit adder for signal <n0826> created at line 159.
    Found 19-bit adder for signal <n2000[7]_GND_5_o_add_25_OUT> created at line 159.
    Found 3-bit adder for signal <count_blink[2]_GND_5_o_add_227_OUT> created at line 328.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_166_OUT<7:0>> created at line 280.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_167_OUT<7:0>> created at line 281.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_172_OUT<7:0>> created at line 288.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_173_OUT<7:0>> created at line 289.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_178_OUT<7:0>> created at line 296.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_179_OUT<7:0>> created at line 297.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_184_OUT<7:0>> created at line 304.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_185_OUT<7:0>> created at line 305.
    Found 8x11-bit multiplier for signal <n0820> created at line 159.
    Found 8x10-bit multiplier for signal <n1000[7]_PWR_5_o_MuLt_20_OUT> created at line 159.
    Found 8x9-bit multiplier for signal <n500[7]_PWR_5_o_MuLt_22_OUT> created at line 159.
    Found 8x7-bit multiplier for signal <n100[7]_PWR_5_o_MuLt_24_OUT> created at line 159.
    Found 5-bit comparator equal for signal <bank_id[4]_decrypted_data[52]_equal_4_o> created at line 130
    Found 32-bit comparator lessequal for signal <n0042> created at line 159
    Found 5-bit comparator equal for signal <current_user_bank_id[4]_bank_id[4]_equal_29_o> created at line 163
    Found 3-bit comparator greater for signal <count_blink[2]_GND_5_o_LessThan_136_o> created at line 243
    Found 8-bit comparator lessequal for signal <n0238> created at line 261
    Found 8-bit comparator lessequal for signal <n0240> created at line 261
    Found 8-bit comparator lessequal for signal <n0242> created at line 261
    Found 8-bit comparator lessequal for signal <n0244> created at line 261
    Found 3-bit comparator greater for signal <count_blink[2]_PWR_5_o_LessThan_188_o> created at line 307
    Found 3-bit comparator greater for signal <count_blink[2]_PWR_5_o_LessThan_226_o> created at line 323
    Summary:
	inferred   4 Multiplier(s).
	inferred  12 Adder/Subtractor(s).
	inferred 416 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred 154 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ATM_main_controller> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/kanak/CS254/ATM/timer.vhd".
        N = "111111110010111101000000"
    Found 1-bit register for signal <blink>.
    Found 1-bit register for signal <i>.
    Found 25-bit register for signal <temp>.
    Found 25-bit adder for signal <temp[24]_GND_6_o_add_3_OUT> created at line 52.
    Found 25-bit comparator greater for signal <temp[24]_GND_6_o_LessThan_1_o> created at line 47
    Found 25-bit comparator greater for signal <temp[24]_PWR_6_o_LessThan_3_o> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <timer> synthesized.

Synthesizing Unit <read_multiple_data_bytes>.
    Related source file is "/home/kanak/CS254/ATM/read_multiple_data_bytes.vhd".
    Found 64-bit register for signal <temp>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <i>.
    Found 1-bit register for signal <done>.
    Found 64-bit register for signal <data>.
    Found 1-bit register for signal <prev_value>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit adder for signal <temp[63]_GND_7_o_add_4_OUT> created at line 53.
    Found 4-bit adder for signal <i[3]_GND_7_o_add_5_OUT> created at line 54.
    Found 4-bit comparator greater for signal <i[3]_PWR_7_o_LessThan_3_o> created at line 49
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 134 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <read_multiple_data_bytes> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 10x8-bit multiplier                                   : 1
 11x8-bit multiplier                                   : 1
 8x7-bit multiplier                                    : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 15
 19-bit adder                                          : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 64-bit adder                                          : 1
 8-bit subtractor                                      : 8
# Registers                                            : 36
 1-bit register                                        : 15
 25-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 2
 64-bit register                                       : 7
 8-bit register                                        : 9
# Comparators                                          : 13
 25-bit comparator greater                             : 2
 3-bit comparator greater                              : 3
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 2
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 155
 1-bit 2-to-1 multiplexer                              : 14
 64-bit 2-to-1 multiplexer                             : 16
 8-bit 2-to-1 multiplexer                              : 125
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ATM_main_controller>.
The following registers are absorbed into counter <count_blink>: 1 register on signal <count_blink>.
The following registers are absorbed into counter <d2000>: 1 register on signal <d2000>.
The following registers are absorbed into counter <d1000>: 1 register on signal <d1000>.
The following registers are absorbed into counter <d100>: 1 register on signal <d100>.
The following registers are absorbed into counter <d500>: 1 register on signal <d500>.
	The following adders/subtractors are grouped into adder tree <Madd_n2000[7]_GND_5_o_add_25_OUT1> :
 	<Madd_n0823> in block <ATM_main_controller>, 	<Madd_n0826> in block <ATM_main_controller>, 	<Madd_n2000[7]_GND_5_o_add_25_OUT> in block <ATM_main_controller>.
	Multiplier <Mmult_n100[7]_PWR_5_o_MuLt_24_OUT> in block <ATM_main_controller> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <ATM_main_controller> are combined into a MAC<Maddsub_n100[7]_PWR_5_o_MuLt_24_OUT>.
	Multiplier <Mmult_n500[7]_PWR_5_o_MuLt_22_OUT> in block <ATM_main_controller> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <ATM_main_controller> are combined into a MAC<Maddsub_n500[7]_PWR_5_o_MuLt_22_OUT>.
	Multiplier <Mmult_n0820> in block <ATM_main_controller> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <ATM_main_controller> are combined into a MAC<Maddsub_n0820>.
Unit <ATM_main_controller> synthesized (advanced).

Synthesizing (advanced) Unit <read_multiple_data_bytes>.
The following registers are absorbed into accumulator <temp>: 1 register on signal <temp>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <read_multiple_data_bytes> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 3
 11x8-to-19-bit MAC                                    : 1
 8x7-to-19-bit MAC                                     : 1
 9x8-to-19-bit MAC                                     : 1
# Multipliers                                          : 1
 10x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 4
 8-bit subtractor                                      : 4
# Counters                                             : 7
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit down counter                                    : 4
# Accumulators                                         : 1
 64-bit up loadable accumulator                        : 1
# Registers                                            : 449
 Flip-Flops                                            : 449
# Comparators                                          : 13
 25-bit comparator greater                             : 2
 3-bit comparator greater                              : 3
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 2
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 154
 1-bit 2-to-1 multiplexer                              : 14
 64-bit 2-to-1 multiplexer                             : 15
 8-bit 2-to-1 multiplexer                              : 125
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_2> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_50> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_3> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_51> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_4> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_52> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_0> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_48> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_1> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_49> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 00000 | 0000000000001
 11111 | 0000000000010
 00001 | 0000000000100
 00010 | 0000000001000
 00011 | 0000000010000
 00100 | 0000000100000
 10011 | 0000001000000
 10110 | 0000010000000
 10101 | 0000100000000
 10100 | 0001000000000
 00111 | 0010000000000
 00110 | 0100000000000
 00101 | 1000000000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state2[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00
 00001 | 01
 00010 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <data_inp/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
-------------------

Optimizing unit <ATM_main_controller> ...

Optimizing unit <read_multiple_data_bytes> ...
WARNING:Xst:1293 - FF/Latch <d500_7> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d500_6> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d500_5> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d500_4> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d500_3> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d500_2> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d500_1> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d500_0> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d100_7> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d100_6> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d100_5> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d100_4> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d100_3> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d100_2> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d100_1> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d100_0> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d2000_7> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d2000_6> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d2000_5> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d2000_4> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d2000_3> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d2000_2> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d2000_1> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d2000_0> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1000_7> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1000_6> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1000_5> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1000_4> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1000_3> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1000_2> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1000_1> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1000_0> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n100_7> is unconnected in block <ATM_main_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n100_6> is unconnected in block <ATM_main_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n500_7> is unconnected in block <ATM_main_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n500_6> is unconnected in block <ATM_main_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n2000_7> is unconnected in block <ATM_main_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n2000_6> is unconnected in block <ATM_main_controller>.
INFO:Xst:2261 - The FF/Latch <data_out_leds_0> in Unit <ATM_main_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <data_out_leds_1> <data_out_leds_2> <data_out_leds_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ATM_main_controller, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 530
 Flip-Flops                                            : 530

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ATM_main_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 752
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 24
#      LUT2                        : 57
#      LUT3                        : 25
#      LUT4                        : 35
#      LUT5                        : 106
#      LUT6                        : 262
#      MUXCY                       : 124
#      VCC                         : 1
#      XORCY                       : 113
# FlipFlops/Latches                : 530
#      FD                          : 9
#      FDC                         : 3
#      FDCE                        : 68
#      FDE                         : 399
#      FDR                         : 42
#      FDRE                        : 8
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 675
#      IBUF                        : 340
#      OBUF                        : 335
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             530  out of  54576     0%  
 Number of Slice LUTs:                  513  out of  27288     1%  
    Number used as Logic:               513  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    727
   Number with an unused Flip Flop:     197  out of    727    27%  
   Number with an unused LUT:           214  out of    727    29%  
   Number of fully used LUT-FF pairs:   316  out of    727    43%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                         716
 Number of bonded IOBs:                 676  out of    218   310% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of     58     5%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 533   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.030ns (Maximum Frequency: 76.747MHz)
   Minimum input arrival time before clock: 7.631ns
   Maximum output required time after clock: 3.701ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.030ns (frequency: 76.747MHz)
  Total number of paths / destination ports: 297445668 / 898
-------------------------------------------------------------------------
Delay:               13.030ns (Levels of Logic = 32)
  Source:            n1000_1 (FF)
  Destination:       is_suf_atm (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: n1000_1 to is_suf_atm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.447   1.132  n1000_1 (n1000_1)
     LUT3:I1->O            1   0.203   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_lut<4> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_lut<4>)
     MUXCY:S->O            1   0.172   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<4> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<5> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<6> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<7> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<8> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<9> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<10> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<11> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<12> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_cy<12>)
     XORCY:CI->O           1   0.180   0.580  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd3_xor<13> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd_163)
     LUT3:I2->O            1   0.205   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd4_lut<15> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd4_lut<15>)
     MUXCY:S->O            0   0.172   0.000  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd4_cy<15> (Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd4_cy<15>)
     XORCY:CI->O           1   0.180   0.579  Mmult_n1000[7]_PWR_5_o_MuLt_20_OUT_Madd4_xor<16> (n1000[7]_PWR_5_o_MuLt_20_OUT<17>)
     DSP48A1:C17->PCOUT47    1   2.689   0.000  Maddsub_n0820 (Maddsub_n0820_PCOUT_to_Maddsub_n500[7]_PWR_5_o_MuLt_22_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_n500[7]_PWR_5_o_MuLt_22_OUT (Maddsub_n500[7]_PWR_5_o_MuLt_22_OUT_PCOUT_to_Maddsub_n100[7]_PWR_5_o_MuLt_24_OUT_PCIN_47)
     DSP48A1:PCIN47->P0    2   2.264   0.845  Maddsub_n100[7]_PWR_5_o_MuLt_24_OUT (ADDER_FOR_MULTADD_Madd_02)
     LUT4:I1->O            1   0.205   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_lut<0> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<0> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<1> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<2> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<3> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<4> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<5> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<6> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<7> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<8> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<9> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<10> (Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_cy<11> (data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o)
     MUXCY:CI->O           1   0.019   0.000  is_suf_atm_glue_set_cy (data_to_be_encrypted_signal[31]_GND_5_o_LessThan_27_o_l1)
     MUXCY:CI->O           1   0.258   0.000  is_suf_atm_glue_set_cy1 (is_suf_atm_glue_set)
     FDR:D                     0.102          is_suf_atm
    ----------------------------------------
    Total                     13.030ns (9.894ns logic, 3.136ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9571 / 949
-------------------------------------------------------------------------
Offset:              7.631ns (Levels of Logic = 4)
  Source:            reset_button (PAD)
  Destination:       data_to_be_decrypted_0 (FF)
  Destination Clock: clk rising

  Data Path: reset_button to data_to_be_decrypted_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            74   1.222   2.050  reset_button_IBUF (reset_button_IBUF)
     LUT5:I0->O           69   0.203   1.777  _n3695_inv11 (_n3695_inv1)
     LUT6:I4->O           64   0.203   1.868  Mmux_data_to_be_decrypted[63]_data_to_be_decrypted[63]_mux_110_OUT110 (Mmux_data_to_be_decrypted[63]_data_to_be_decrypted[63]_mux_110_OUT110)
     LUT6:I3->O            1   0.205   0.000  Mmux_data_to_be_decrypted[63]_data_to_be_decrypted[63]_mux_110_OUT210 (data_to_be_decrypted[63]_data_to_be_decrypted[63]_mux_110_OUT<10>)
     FDE:D                     0.102          data_to_be_decrypted_10
    ----------------------------------------
    Total                      7.631ns (1.935ns logic, 5.696ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 335 / 335
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            data_out_leds_0 (FF)
  Destination:       data_out_leds<3> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_leds_0 to data_out_leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.683  data_out_leds_0 (data_out_leds_0)
     OBUF:I->O                 2.571          data_out_leds_3_OBUF (data_out_leds<3>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.030|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.98 secs
 
--> 


Total memory usage is 400500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    6 (   0 filtered)

