// Seed: 1019737499
module module_0 ();
  logic [7:0] id_1;
  assign module_1.id_11 = 0;
  parameter id_2 = 1;
  assign id_1 = id_2[1-1<1];
  assign id_1[-1 : 1'b0] = -1'h0;
  always id_1[-1] = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output tri id_2,
    input tri0 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6,
    output wire id_7,
    output tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    output supply1 id_11,
    input wire id_12,
    input wire id_13,
    input wire id_14,
    input wor id_15,
    input supply1 id_16
);
  module_0 modCall_1 ();
endmodule
