# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../rtl/aoi_gate.v" \
"../../../../../../tb/tb_aoi_4_lab12_v01.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
