[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackedEnum/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 82
LIB: work
FILE: ${SURELOG_DIR}/tests/PackedEnum/dut.sv
n<> u<81> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<81> s<80> l<1:1>
  n<> u<80> t<Source_text> p<81> c<79> l<1:1> el<8:10>
    n<> u<79> t<Description> p<80> c<78> l<1:1> el<8:10>
      n<> u<78> t<Module_declaration> p<79> c<5> l<1:1> el<8:10>
        n<> u<5> t<Module_ansi_header> p<78> c<2> s<28> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<28> t<Non_port_module_item> p<78> c<27> s<76> l<2:4> el<2:47>
          n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:4> el<2:47>
            n<> u<26> t<Module_common_item> p<27> c<25> l<2:4> el<2:47>
              n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<2:4> el<2:47>
                n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<2:4> el<2:47>
                  n<> u<23> t<Data_declaration> p<24> c<22> l<2:4> el<2:47>
                    n<> u<22> t<Type_declaration> p<23> c<20> l<2:4> el<2:47>
                      n<> u<20> t<Data_type> p<22> c<7> s<21> l<2:12> el<2:37>
                        n<> u<7> t<Enum_base_type> p<20> c<6> s<13> l<2:17> el<2:22>
                          n<> u<6> t<IntVec_TypeLogic> p<7> l<2:17> el<2:22>
                        n<> u<13> t<Enum_name_declaration> p<20> c<8> s<19> l<2:24> el<2:29>
                          n<c> u<8> t<STRING_CONST> p<13> s<12> l<2:24> el<2:25>
                          n<> u<12> t<Constant_expression> p<13> c<11> l<2:28> el<2:29>
                            n<> u<11> t<Constant_primary> p<12> c<10> l<2:28> el<2:29>
                              n<> u<10> t<Primary_literal> p<11> c<9> l<2:28> el<2:29>
                                n<0> u<9> t<INT_CONST> p<10> l<2:28> el<2:29>
                        n<> u<19> t<Enum_name_declaration> p<20> c<14> l<2:31> el<2:36>
                          n<d> u<14> t<STRING_CONST> p<19> s<18> l<2:31> el<2:32>
                          n<> u<18> t<Constant_expression> p<19> c<17> l<2:35> el<2:36>
                            n<> u<17> t<Constant_primary> p<18> c<16> l<2:35> el<2:36>
                              n<> u<16> t<Primary_literal> p<17> c<15> l<2:35> el<2:36>
                                n<1> u<15> t<INT_CONST> p<16> l<2:35> el<2:36>
                      n<cstate_e> u<21> t<STRING_CONST> p<22> l<2:38> el<2:46>
        n<> u<76> t<Non_port_module_item> p<78> c<75> s<77> l<4:4> el<7:20>
          n<> u<75> t<Module_or_generate_item> p<76> c<74> l<4:4> el<7:20>
            n<> u<74> t<Module_common_item> p<75> c<73> l<4:4> el<7:20>
              n<> u<73> t<Module_or_generate_item_declaration> p<74> c<72> l<4:4> el<7:20>
                n<> u<72> t<Package_or_generate_item_declaration> p<73> c<71> l<4:4> el<7:20>
                  n<> u<71> t<Data_declaration> p<72> c<70> l<4:4> el<7:20>
                    n<> u<70> t<Variable_declaration> p<71> c<66> l<4:4> el<7:20>
                      n<> u<66> t<Data_type> p<70> c<30> s<69> l<4:4> el<7:5>
                        n<> u<30> t<Struct_union> p<66> c<29> s<31> l<4:4> el<4:10>
                          n<> u<29> t<Struct_keyword> p<30> l<4:4> el<4:10>
                        n<> u<31> t<Packed_keyword> p<66> s<48> l<4:11> el<4:17>
                        n<> u<48> t<Struct_union_member> p<66> c<44> s<65> l<5:7> el<5:38>
                          n<> u<44> t<Data_type_or_void> p<48> c<43> s<47> l<5:7> el<5:21>
                            n<cstate_e> u<43> t<Data_type> p<44> c<32> l<5:7> el<5:21>
                              n<cstate_e> u<32> t<STRING_CONST> p<43> s<42> l<5:7> el<5:15>
                              n<> u<42> t<Packed_dimension> p<43> c<41> l<5:16> el<5:21>
                                n<> u<41> t<Constant_range> p<42> c<36> l<5:17> el<5:20>
                                  n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<5:17> el<5:18>
                                    n<> u<35> t<Constant_primary> p<36> c<34> l<5:17> el<5:18>
                                      n<> u<34> t<Primary_literal> p<35> c<33> l<5:17> el<5:18>
                                        n<1> u<33> t<INT_CONST> p<34> l<5:17> el<5:18>
                                  n<> u<40> t<Constant_expression> p<41> c<39> l<5:19> el<5:20>
                                    n<> u<39> t<Constant_primary> p<40> c<38> l<5:19> el<5:20>
                                      n<> u<38> t<Primary_literal> p<39> c<37> l<5:19> el<5:20>
                                        n<0> u<37> t<INT_CONST> p<38> l<5:19> el<5:20>
                          n<> u<47> t<Variable_decl_assignment_list> p<48> c<46> l<5:22> el<5:37>
                            n<> u<46> t<Variable_decl_assignment> p<47> c<45> l<5:22> el<5:37>
                              n<class_esc_state> u<45> t<STRING_CONST> p<46> l<5:22> el<5:37>
                        n<> u<65> t<Struct_union_member> p<66> c<61> l<6:7> el<6:24>
                          n<> u<61> t<Data_type_or_void> p<65> c<60> s<64> l<6:7> el<6:18>
                            n<> u<60> t<Data_type> p<61> c<49> l<6:7> el<6:18>
                              n<> u<49> t<IntVec_TypeLogic> p<60> s<59> l<6:7> el<6:12>
                              n<> u<59> t<Packed_dimension> p<60> c<58> l<6:13> el<6:18>
                                n<> u<58> t<Constant_range> p<59> c<53> l<6:14> el<6:17>
                                  n<> u<53> t<Constant_expression> p<58> c<52> s<57> l<6:14> el<6:15>
                                    n<> u<52> t<Constant_primary> p<53> c<51> l<6:14> el<6:15>
                                      n<> u<51> t<Primary_literal> p<52> c<50> l<6:14> el<6:15>
                                        n<3> u<50> t<INT_CONST> p<51> l<6:14> el<6:15>
                                  n<> u<57> t<Constant_expression> p<58> c<56> l<6:16> el<6:17>
                                    n<> u<56> t<Constant_primary> p<57> c<55> l<6:16> el<6:17>
                                      n<> u<55> t<Primary_literal> p<56> c<54> l<6:16> el<6:17>
                                        n<2> u<54> t<INT_CONST> p<55> l<6:16> el<6:17>
                          n<> u<64> t<Variable_decl_assignment_list> p<65> c<63> l<6:19> el<6:23>
                            n<> u<63> t<Variable_decl_assignment> p<64> c<62> l<6:19> el<6:23>
                              n<blah> u<62> t<STRING_CONST> p<63> l<6:19> el<6:23>
                      n<> u<69> t<Variable_decl_assignment_list> p<70> c<68> l<7:6> el<7:19>
                        n<> u<68> t<Variable_decl_assignment> p<69> c<67> l<7:6> el<7:19>
                          n<hw2reg_wrap_t> u<67> t<STRING_CONST> p<68> l<7:6> el<7:19>
        n<> u<77> t<ENDMODULE> p<78> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedEnum/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PackedEnum/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
Identifier                                             2
LogicTypespec                                          2
Module                                                 2
PackedArrayTypespec                                    1
Range                                                  2
RefTypespec                                            6
SourceFile                                             1
StructNet                                              1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedEnum/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PackedEnum/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedEnum/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiName:work@dut
  |vpiTypedef:
  \_EnumTypespec: , line:2:12, endln:2:46
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedEnum/dut.sv, line:1:1, endln:8:10
    |vpiBaseTypespec:
    \_RefTypespec: (work@dut), line:2:17, endln:2:22
      |vpiParent:
      \_EnumTypespec: , line:2:12, endln:2:46
      |vpiFullName:work@dut
      |vpiActual:
      \_LogicTypespec: 
    |vpiEnumConst:
    \_EnumConst: (c), line:2:24, endln:2:29
      |vpiParent:
      \_EnumTypespec: , line:2:12, endln:2:46
      |vpiName:c
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (d), line:2:31, endln:2:36
      |vpiParent:
      \_EnumTypespec: , line:2:12, endln:2:46
      |vpiName:d
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedEnum/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_TypedefTypespec: (cstate_e), line:2:38, endln:2:46
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedEnum/dut.sv, line:1:1, endln:8:10
    |vpiName:
    \_Identifier: (cstate_e)
      |vpiName:cstate_e
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut.cstate_e), line:2:12, endln:2:37
      |vpiParent:
      \_TypedefTypespec: (cstate_e), line:2:38, endln:2:46
      |vpiFullName:work@dut.cstate_e
      |vpiActual:
      \_EnumTypespec: , line:2:12, endln:2:46
  |vpiTypedef:
  \_StructTypespec: , line:4:4, endln:7:5
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedEnum/dut.sv, line:1:1, endln:8:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (class_esc_state), line:5:22, endln:5:37
      |vpiParent:
      \_StructTypespec: , line:4:4, endln:7:5
      |vpiName:class_esc_state
      |vpiTypespec:
      \_RefTypespec: (work@dut.class_esc_state.cstate_e), line:5:7, endln:5:21
        |vpiParent:
        \_TypespecMember: (class_esc_state), line:5:22, endln:5:37
        |vpiName:cstate_e
        |vpiFullName:work@dut.class_esc_state.cstate_e
        |vpiActual:
        \_PackedArrayTypespec: 
    |vpiTypespecMember:
    \_TypespecMember: (blah), line:6:19, endln:6:23
      |vpiParent:
      \_StructTypespec: , line:4:4, endln:7:5
      |vpiName:blah
      |vpiTypespec:
      \_RefTypespec: (work@dut.blah), line:6:7, endln:6:18
        |vpiParent:
        \_TypespecMember: (blah), line:6:19, endln:6:23
        |vpiFullName:work@dut.blah
        |vpiActual:
        \_LogicTypespec: 
  |vpiTypedef:
  \_PackedArrayTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedEnum/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:5:16, endln:5:21
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:5:17, endln:5:18
        |vpiParent:
        \_Range: , line:5:16, endln:5:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:19, endln:5:20
        |vpiParent:
        \_Range: , line:5:16, endln:5:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut.cstate_e), line:2:38, endln:2:46
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiName:cstate_e
      |vpiFullName:work@dut.cstate_e
      |vpiActual:
      \_TypedefTypespec: (cstate_e), line:2:38, endln:2:46
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedEnum/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:6:13, endln:6:18
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:6:14, endln:6:15
        |vpiParent:
        \_Range: , line:6:13, endln:6:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:16, endln:6:17
        |vpiParent:
        \_Range: , line:6:13, endln:6:18
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
  |vpiImportTypespec:
  \_EnumTypespec: , line:2:12, endln:2:46
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (cstate_e), line:2:38, endln:2:46
  |vpiImportTypespec:
  \_StructTypespec: , line:4:4, endln:7:5
  |vpiImportTypespec:
  \_PackedArrayTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_StructNet: (work@dut.hw2reg_wrap_t), line:7:6, endln:7:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedEnum/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.hw2reg_wrap_t), line:4:4, endln:7:5
      |vpiParent:
      \_StructNet: (work@dut.hw2reg_wrap_t), line:7:6, endln:7:19
      |vpiFullName:work@dut.hw2reg_wrap_t
      |vpiActual:
      \_StructTypespec: , line:4:4, endln:7:5
    |vpiName:hw2reg_wrap_t
    |vpiFullName:work@dut.hw2reg_wrap_t
  |vpiDefName:work@dut
  |vpiNet:
  \_StructNet: (work@dut.hw2reg_wrap_t), line:7:6, endln:7:19
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
