Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:10:36 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/NonUniformILP/rgb_tr_NonUniformILP_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.826ns (24.395%)  route 2.560ns (75.605%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns = ( 6.592 - 4.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 1.112ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.845ns (routing 1.009ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X5Y8 (CLOCK_ROOT)    net (fo=4861, routed)        2.114     3.155    Delay1No8_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X122Y531       FDCE                                         r  Delay1No8_instance/Y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y531       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.233 r  Delay1No8_instance/Y_reg[28]/Q
                         net (fo=8, routed)           0.676     3.909    Delay1No8_instance/Q[28]
    SLICE_X127Y503       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.032 r  Delay1No8_instance/geqOp_carry__0_i_10__0/O
                         net (fo=1, routed)           0.008     4.040    Subtract_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X127Y503       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.155 r  Subtract_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.181    Subtract_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y504       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.233 r  Subtract_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.330     4.563    Delay1No8_instance/CO[0]
    SLICE_X131Y503       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.096     4.659 f  Delay1No8_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.170     4.829    Delay1No8_instance/Subtract_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X131Y503       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.977 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.220     5.197    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X128Y504       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     5.250 r  Delay1No8_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.418     5.668    Delay1No9_instance/Y_reg[23]_0
    SLICE_X123Y502       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.704 r  Delay1No9_instance/shiftedFracY_d1[12]_i_2__0/O
                         net (fo=3, routed)           0.226     5.930    Delay1No9_instance/level1__23__0[0]
    SLICE_X126Y502       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     6.055 r  Delay1No9_instance/shiftedFracY_d1[4]_i_1__0/O
                         net (fo=2, routed)           0.486     6.541    Subtract_1_impl_instance/FPAddSubOp_instance/level4__0[4]
    SLICE_X129Y502       FDRE                                         r  Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X5Y8 (CLOCK_ROOT)    net (fo=4861, routed)        1.845     6.592    Subtract_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X129Y502       FDRE                                         r  Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/C
                         clock pessimism              0.442     7.034    
                         clock uncertainty           -0.035     6.999    
    SLICE_X129Y502       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.024    Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  0.482    




