Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan 26 23:40:33 2026
| Host         : violet running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   398 |
| Unused register locations in slices containing registers |   792 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |            4 |
|      3 |            6 |
|      4 |           37 |
|      5 |           21 |
|      6 |           10 |
|      7 |            7 |
|      8 |           24 |
|      9 |           13 |
|     10 |           11 |
|     11 |            3 |
|     12 |           13 |
|     13 |            8 |
|     14 |            7 |
|     15 |            5 |
|    16+ |          220 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1568 |          410 |
| No           | No                    | Yes                    |             105 |           35 |
| No           | Yes                   | No                     |            1652 |          679 |
| Yes          | No                    | No                     |            1164 |          291 |
| Yes          | No                    | Yes                    |              76 |           20 |
| Yes          | Yes                   | No                     |            4035 |         1429 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                                                 Enable Signal                                                                                                                                 |                                                                                                                                        Set/Reset Signal                                                                                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            |                                                                                                                                                                                                                                                                               | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/rst_n_i_1_n_0                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                1 |              1 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                  | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]                                                                           |                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                      |                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                           | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                1 |              1 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                |                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                            | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                            |                1 |              2 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                   |                1 |              3 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                       |                1 |              3 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                             |                1 |              3 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                 |                1 |              3 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                           | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_cs_data_gen0/clear                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_1[0]                                                                                          | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                2 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                             |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                   |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                     | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                     | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                              | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                        | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                     |                2 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                      | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                       |                3 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                             |                2 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                3 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                              | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                2 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                    | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                     | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                  |                3 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                     |                2 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_ready_i_reg[0]                                                                                         | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                   | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                          |                2 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                         |                2 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                     | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                         |                2 |              6 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | design_1_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                4 |              7 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                2 |              7 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                        |                                                                                                                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                         | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                         |                2 |              7 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                              |                2 |              7 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                         | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                             |                3 |              7 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                 |                2 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                           | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                |                3 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/E[0]                                                                                                                                                                                                               | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                        | design_1_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                              | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/bus2ip_reset                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/exemem_reg0/E[0]                                                                                                                                                                                                         | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[9][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/bus2ip_reset                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                         |                2 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                              | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                 |                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                  | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                           | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_t/tickgen/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                4 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                    | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                3 |              8 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                            |                                                                                                                                                                                                                                                                                                |                2 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                            | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                3 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                3 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                            |                3 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                   | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                2 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                           | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                3 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                      |                                                                                                                                                                                                                                                                                                |                2 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                5 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                      | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                   |                4 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                              |                                                                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                3 |              9 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                                |                2 |             10 |
|                                                                |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                4 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                3 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[1][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[1][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                |                2 |             11 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                         |                3 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                4 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                              | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                         |                4 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                  |                4 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                           |                2 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                         |                3 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                         |                4 |             13 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                 |                6 |             13 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                3 |             13 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                2 |             13 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                2 |             13 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                                |                4 |             13 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                        | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                4 |             13 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                6 |             13 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             14 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                |                2 |             14 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                              | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             14 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                                              |                5 |             14 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                                |                2 |             14 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                   | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             14 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                   | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                  |                7 |             14 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                           | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                6 |             15 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                     | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                  |                5 |             15 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                      | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                5 |             15 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_intc_0/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                                  |                6 |             15 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                             |                4 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                    | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                         |                4 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                             |                4 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                8 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                             |                4 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                         |                4 |             16 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                 |                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            |                                                                                                                                                                                                                                                                               | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_cs_data_gen0/clear                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                5 |             18 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                4 |             18 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                9 |             18 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                5 |             18 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                6 |             18 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                   |                                                                                                                                                                                                                                                                                                |                3 |             19 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                3 |             19 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                                                |                3 |             20 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                                |                3 |             20 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                5 |             21 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                           | design_1_i/cg_fpga_0/inst/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             21 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                4 |             21 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                6 |             21 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                           | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            |                                                                                                                                                                                                                                                                               | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/ext_uart_t/FSM_onehot_TxD_state_reg[0]_0[0]                                                                                                                                                                                                    |                7 |             22 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                      |                4 |             22 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                 |                4 |             22 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               11 |             23 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                    |                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                        |                                                                                                                                                                                                                                                                                                |                8 |             24 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                    |                                                                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                |               10 |             26 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                |               10 |             26 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                    |                                                                                                                                                                                                                                                                                                |                7 |             27 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                         | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                               |                7 |             28 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                   |                                                                                                                                                                                                                                                                                                |                6 |             28 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                           | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                             |               10 |             29 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                             |                5 |             29 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                               |               10 |             31 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               15 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[17]_0                                                                                                                                                                                              | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[0]_3[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[4]_3[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               27 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[4]_2[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               18 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/bus2ip_reset                                                                                                                                                                                                                                  |               12 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                 |                                                                                                                                                                                                                                                                                                |                9 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/bus2ip_reset                                                                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                     |                                                                                                                                                                                                                                                                                                |                6 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/bus2ip_reset                                                                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |               13 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                  |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[1]_6[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               25 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[1]_3[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               26 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[1]_4[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               20 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[1]_5[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[2]_3[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               22 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wreg_reg_4[0]                                                                                                                                                                                              | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/E[0]                                                                                                                                                                                                          | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               22 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                            | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                         |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[0]_4[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[4]_4[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               20 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |               10 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |               12 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                8 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                6 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[2]_4[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[1]_8[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               16 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/bus2ip_reset                                                                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/bus2ip_reset                                                                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[1]_7[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               18 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/bus2ip_reset                                                                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[2]_1[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               16 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[1]_2[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               18 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[0]_6[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[1]_9[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[4]_1[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[1]_1[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wreg_reg_3[0]                                                                                                                                                                                              | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[4]_5[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wreg_reg_2[0]                                                                                                                                                                                              | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[0]_5[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wreg_reg_1[0]                                                                                                                                                                                              | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wreg_reg_0[0]                                                                                                                                                                                              | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[4]_6[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               27 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                   | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                         |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[0]_7[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               25 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[0]_1[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               25 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/memwb_reg0/wb_wa_reg[0]_2[0]                                                                                                                                                                                             | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |               24 |             32 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                |                9 |             34 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                                |                9 |             34 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                 |                6 |             35 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                |                6 |             35 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                     | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                        |                7 |             36 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                             |               11 |             36 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                          |                                                                                                                                                                                                                                                                                                |               19 |             37 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                             | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                7 |             38 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                   |               13 |             38 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                             | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |               13 |             38 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                |                                                                                                                                                                                                                                                                                                |                5 |             39 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                       |               10 |             40 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               10 |             40 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                          |                                                                                                                                                                                                                                                                                                |                5 |             40 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             41 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               10 |             42 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                  | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                  |                6 |             42 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                            | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                    |                6 |             43 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             43 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                |               10 |             47 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |               17 |             47 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                                |                9 |             47 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |               18 |             47 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                   | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |               10 |             48 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                          | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                           |                7 |             48 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                |                9 |             48 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                |                9 |             48 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                       |                                                                                                                                                                                                                                                                                                |                9 |             48 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                |                9 |             48 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                                                |                7 |             50 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                         | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                             |               10 |             50 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                                                |                7 |             50 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                       | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                             |                8 |             50 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                  |               23 |             59 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |               20 |             59 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |               27 |             59 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                               |               19 |             64 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                           |                                                                                                                                                                                                                                                                                                |               16 |             64 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                       |                                                                                                                                                                                                                                                                                                |               19 |             64 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                               |               14 |             64 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                               |               19 |             64 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                               |               19 |             64 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                |               19 |             67 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                |               19 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst_reg[17]_0                                                                                                                                                                                              | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/id_inst[31]_i_1_n_0                                                                                                                                                                                                             |               17 |             68 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |               30 |             72 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                  | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |               24 |             78 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                      | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |               16 |             78 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                      |                                                                                                                                                                                                                                                                                                |               24 |            109 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            |                                                                                                                                                                                                                                                                               | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/ifid_reg0/rst_n_reg_0                                                                                                                                                                                                                     |               50 |            122 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_0_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                                |               32 |            128 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/bus2ip_reset                                                                                                                                                                                                                                  |               53 |            131 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               | design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/bus2ip_reset                                                                                                                                                                                                                                  |               49 |            131 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                         | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                |               27 |            141 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                     | design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                  |               35 |            141 |
|  design_1_i/clk_wiz_0/inst/clk_out1                            |                                                                                                                                                                                                                                                                               | design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu0/regfile0/SR[0]                                                                                                                                                                                                                            |              177 |            271 |
|  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                |              397 |           1529 |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


