// Generated by CIRCT firtool-1.99.1
module Multiplexer(	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:3:5
  input  [7:0] io_inputs_0,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:3:43
               io_inputs_1,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:3:77
               io_inputs_2,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:3:111
               io_inputs_3,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:3:145
  input  [1:0] io_select,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:3:179
  output [7:0] io_output	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:3:212
);

  wire [3:0][7:0] _GEN = {{io_inputs_3}, {io_inputs_2}, {io_inputs_1}, {io_inputs_0}};	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:6:12
  assign io_output = _GEN[io_select];	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:3:5, :6:12
endmodule

module Mux4(	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:9:5
  input        clock,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:9:28
               reset,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:9:54
  input  [7:0] io_inputs_0,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:9:82
               io_inputs_1,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:9:116
               io_inputs_2,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:9:150
               io_inputs_3,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:9:184
  input  [1:0] io_select,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:9:218
  output [7:0] io_output	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:9:251
);

  Multiplexer io_output_mux (	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:12:172
    .io_inputs_0 (io_inputs_0),
    .io_inputs_1 (io_inputs_1),
    .io_inputs_2 (io_inputs_2),
    .io_inputs_3 (io_inputs_3),
    .io_select   (io_select),
    .io_output   (io_output)
  );	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/Mux4.fir.mlir:12:172
endmodule

