Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Thu Apr 10 03:04:15 2025
| Host             : edabk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file top_u250_power_routed.rpt -pb top_u250_power_summary_routed.pb -rpx top_u250_power_routed.rpx
| Design           : top_u250
| Device           : xcu250-figd2104-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 4.501         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 155.499 (MET) |
| Dynamic (W)              | 1.528         |
| Device Static (W)        | 2.973         |
| Effective TJA (C/W)      | 0.5           |
| Max Ambient (C)          | 97.7          |
| Junction Temperature (C) | 27.3          |
| Confidence Level         | Low           |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.201 |       13 |       --- |             --- |
| CLB Logic                |     0.141 |    48170 |       --- |             --- |
|   LUT as Distributed RAM |     0.088 |     1582 |    791040 |            0.20 |
|   LUT as Logic           |     0.050 |    15823 |   1728000 |            0.92 |
|   Register               |     0.003 |    22390 |   3456000 |            0.65 |
|   CARRY8                 |    <0.001 |       63 |    216000 |            0.03 |
|   LUT as Shift Register  |    <0.001 |       54 |    791040 |           <0.01 |
|   Others                 |    <0.001 |     1269 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      457 |   1728000 |            0.03 |
| Signals                  |     0.078 |    56650 |       --- |             --- |
| Block RAM                |     0.020 |     25.5 |      2688 |            0.95 |
| MMCM                     |     0.114 |        0 |       --- |             --- |
| PLL                      |     0.178 |        3 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |     12288 |            0.02 |
| I/O                      |     0.793 |      139 |       676 |           20.56 |
| Static Power             |     2.973 |          |           |                 |
| Total                    |     4.501 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     1.702 |       0.529 |      1.174 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.565 |       0.423 |      0.142 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.021 |       0.001 |      0.021 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     1.043 |       0.158 |      0.884 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.268 |       0.164 |      0.104 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.116 |       0.116 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                              | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| SYSCLK0_300_P                                                                                       | SYSCLK0_300_P                                                                                                                                                                                                                       |             3.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                  |            50.0 |
| mmcm_clkout0                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             3.3 |
| mmcm_clkout5                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            13.3 |
| mmcm_clkout6                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |             6.7 |
| pll_clk[0]                                                                                          | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.4 |
| pll_clk[0]_DIV                                                                                      | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]                                                                                          | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.4 |
| pll_clk[1]_DIV                                                                                      | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]                                                                                          | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                        |             0.4 |
| pll_clk[2]_DIV                                                                                      | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top_u250                 |     1.528 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   memory_system_i        |     1.525 |
|     memory_system_i      |     1.525 |
|       DDR4_MIG           |     1.374 |
|       smartconnect_0     |     0.151 |
+--------------------------+-----------+


