// Seed: 3823259221
module module_0;
  assign id_1 = 1;
  assign module_1.id_3 = 0;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0#(.id_5(id_5)),
    input wor id_1,
    output supply0 id_2,
    input supply0 id_3
);
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
macromodule module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2[1] = 1;
  module_0 modCall_1 ();
  id_3 :
  assert property (@(negedge 1) id_3)
  else id_1 = id_3 + 1;
endmodule
