Information: Updating design information... (UID-85)
Warning: Design 'design_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : design_top
Version: J-2014.09-SP4
Date   : Fri Jun  7 14:46:06 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:          4.98
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        387
  Leaf Cell Count:               5991
  Buf/Inv Cell Count:             408
  Buf Cell Count:                   5
  Inv Cell Count:                 403
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4933
  Sequential Cell Count:         1058
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11862.171200
  Noncombinational Area:  6977.777893
  Buf/Inv Area:            533.956544
  Total Buffer Area:            10.67
  Total Inverter Area:         523.28
  Macro/Black Box Area: 101335.367188
  Net Area:               6601.577081
  -----------------------------------
  Cell Area:            120175.316281
  Design Area:          126776.893361


  Design Rules
  -----------------------------------
  Total Number of Nets:          6069
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.31
  Logic Optimization:                 17.30
  Mapping Optimization:               68.99
  -----------------------------------------
  Overall Compile Time:              116.45
  Overall Compile Wall Clock Time:   120.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
