# Loading project debounce
# Compile of tb.vhd was successful.
# Compile of DeBounce.vhd was successful.
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd was successful.
# 2 compiles, 0 failed with no errors. 
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors. 
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors. 
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors. 
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors. 
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors. 
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error. 
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd was successful.
# 2 compiles, 0 failed with no errors. 
vsim work.debounce
# vsim work.debounce 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.debounce(rtl)
add wave -position insertpoint  \
sim:/debounce/clk \
sim:/debounce/btn \
sim:/debounce/btn_clr \
sim:/debounce/count \
sim:/debounce/btn_tmp \
sim:/debounce/delay
run
run
run
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd was successful.
# 2 compiles, 0 failed with no errors. 
run
quit -sim
# Compile of DeBounce.vhd was successful.
# Compile of tb.vhd was successful.
# 2 compiles, 0 failed with no errors. 
vsim work.debounce
# vsim work.debounce 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.debounce(rtl)
add wave -position insertpoint  \
sim:/debounce/clk \
sim:/debounce/btn \
sim:/debounce/btn_clr \
sim:/debounce/count \
sim:/debounce/btn_tmp \
sim:/debounce/delay
run
quit -sim
vsim work.tb
# vsim work.tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(behavior)
# Loading work.debounce(rtl)
add wave -position insertpoint  \
sim:/tb/CLOCK \
sim:/tb/CLK \
sim:/tb/BTN \
sim:/tb/BTN_CLR \
sim:/tb/counter \
sim:/tb/clk_period
run
run
run
