vendor_name = ModelSim
source_file = 1, C:/Users/home/Documents/Fpga_proj/adder_test/adder_test.v
source_file = 1, C:/Users/home/Documents/Fpga_proj/adder_test/db/adder_test.cbx.xml
design_name = adder_test
instance = comp, \C1~output , C1~output, adder_test, 1
instance = comp, \C2~output , C2~output, adder_test, 1
instance = comp, \z~input , z~input, adder_test, 1
instance = comp, \x~input , x~input, adder_test, 1
instance = comp, \y~input , y~input, adder_test, 1
instance = comp, \C1~0 , C1~0, adder_test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, adder_test, 1
