<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='484' ll='486' type='unsigned int llvm::MCRegisterInfo::getNumRegs() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='482'>/// Return the number of registers this target has (useful for
  /// sizing arrays holding per register information)</doc>
<use f='llvm/lldb/source/Target/ABI.cpp' l='251' u='c' c='_ZN12lldb_private10MCBasedABI17GetEHAndDWARFNumsEN4llvm9StringRefE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='59' u='c' c='_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='69' u='c' c='_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='149' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='205' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker7ObserveERNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='521' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker18GetRenameRegistersEj'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='802' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<use f='llvm/llvm/lib/CodeGen/CFIInstrInserter.cpp' l='156' u='c' c='_ZN12_GLOBAL__N_116CFIInstrInserter16calculateCFAInfoERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/CFIInstrInserter.cpp' l='187' u='c' c='_ZN12_GLOBAL__N_116CFIInstrInserter24calculateOutgoingCFAInfoERNS0_10MBBCFAInfoE'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='38' u='c' c='_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='46' u='c' c='_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='46' u='c' c='_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='47' u='c' c='_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='47' u='c' c='_ZN4llvm22CriticalAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='53' u='c' c='_ZN4llvm22CriticalAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='116' u='c' c='_ZN4llvm22CriticalAntiDepBreaker7ObserveERNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='270' u='c' c='_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='528' u='c' c='_ZN4llvm22CriticalAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS1_7404272'/>
<use f='llvm/llvm/lib/CodeGen/ExecutionDomainFix.cpp' l='444' u='c' c='_ZN4llvm18ExecutionDomainFix20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1488' u='c' c='_ZL16UpdatePredRedefsRN4llvm12MachineInstrERNS_12LivePhysRegsE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='43' u='c' c='_ZN4llvm17InterferenceCache20reinitPhysRegEntriesEv'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='45' u='c' c='_ZN4llvm17InterferenceCache20reinitPhysRegEntriesEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='498' u='c' c='_ZN12_GLOBAL__N_111MLocTrackerC1ERN4llvm15MachineFunctionERKNS1_15TargetInstrInfoERKNS1_18TargetRegisterInfoERKNS1_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='2157' u='c' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV27produceMLocTransferFunctionERN4llvm15MachineFunctionERNS1_15SmallVectorImplISt3mapINS_6LocIdxENS_10ValueIDNumESt412262107'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='2159' u='c' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV27produceMLocTransferFunctionERN4llvm15MachineFunctionERNS1_15SmallVectorImplISt3mapINS_6LocIdxENS_10ValueIDNumESt412262107'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='2222' u='c' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV27produceMLocTransferFunctionERN4llvm15MachineFunctionERNS1_15SmallVectorImplISt3mapINS_6LocIdxENS_10ValueIDNumESt412262107'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='2225' u='c' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV27produceMLocTransferFunctionERN4llvm15MachineFunctionERNS1_15SmallVectorImplISt3mapINS_6LocIdxENS_10ValueIDNumESt412262107'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='936' u='c' c='_ZN4llvm13LiveIntervals24checkRegMaskInterferenceERNS_12LiveIntervalERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='426' u='c' c='_ZN4llvm13LiveVariables13HandleRegMaskERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='625' u='c' c='_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='115' u='c' c='_ZN4llvm23PerTargetMIParsingState14initNames2RegsEv'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='258' u='c' c='_ZL18printCustomRegMaskPKjRN4llvm11raw_ostreamEPKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFrameInfo.cpp' l='117' u='c' c='_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='503' u='c' c='_ZN4llvm15MachineFunction15allocateRegMaskEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='527' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='325' u='c' c='_ZNK4llvm14MachineOperand13isIdenticalToERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='875' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTENS_8OptionalIjEEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='902' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTENS_8OptionalIjEEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='48' u='c' c='_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='199' u='c' c='_ZNK12_GLOBAL__N_115MachineVerifier13isAllocatableEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='59' u='c' c='_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_11RegisterRefEEE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='1285' u='c' c='_ZN4llvm3rdf13DataFlowGraph9buildStmtENS0_8NodeAddrIPNS0_9BlockNodeEEERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='1314' u='c' c='_ZN4llvm3rdf13DataFlowGraph9buildStmtENS0_8NodeAddrIPNS0_9BlockNodeEEERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='1325' u='c' c='_ZN4llvm3rdf13DataFlowGraph9buildStmtENS0_8NodeAddrIPNS0_9BlockNodeEEERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='931' u='c' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='931' u='c' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='30' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='32' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='87' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='98' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='113' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo11getAliasSetEj'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='204' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasMMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='128' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='155' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='62' u='c' c='_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='227' u='c' c='_ZN4llvm10LiveRegSet4initERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='281' u='c' c='_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterUsageInfo.cpp' l='95' u='c' c='_ZNK4llvm25PhysicalRegisterUsageInfo5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='787' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='788' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='121' u='c' c='_ZN12_GLOBAL__N_115ScheduleDAGFast8ScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='122' u='c' c='_ZN12_GLOBAL__N_115ScheduleDAGFast8ScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='365' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList8ScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='366' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList8ScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='577' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='782' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='854' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList22UnscheduleNodeBottomUpEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1397' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1409' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='354' u='c' c='_ZNK4llvm9StackMaps24parseRegisterLiveOutMaskEPKj'/>
<use f='llvm/llvm/lib/CodeGen/TargetFrameLoweringImpl.cpp' l='68' u='c' c='_ZNK4llvm19TargetFrameLowering14getCalleeSavesERKNS_15MachineFunctionERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/TargetFrameLoweringImpl.cpp' l='86' u='c' c='_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='88' u='c' c='_ZNK4llvm18TargetRegisterInfo23checkAllSuperRegsMarkedERKNS_9BitVectorENS_8ArrayRefItEE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='126' u='c' c='_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='240' u='c' c='_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='483' u='c' c='_ZNK4llvm18TargetRegisterInfo18regmaskSubsetEqualEPKjS2_'/>
<use f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='120' u='c' c='_ZNK4llvm14MCRegisterInfo17getCodeViewRegNumENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='28' u='c' c='_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='29' u='c' c='_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='262' u='c' c='_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='308' u='c' c='_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='660' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='661' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='37' u='c' c='_ZNK4llvm16R600RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='385' u='c' c='_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='205' u='c' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='194' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='234' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo22isInlineAsmReadOnlyRegERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AVR/AVRRegisterInfo.cpp' l='56' u='c' c='_ZNK4llvm15AVRRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFRegisterInfo.cpp' l='38' u='c' c='_ZNK4llvm15BPFRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='354' u='c' c='_ZN4llvm18HexagonBlockRanges24computeInitialLiveRangesERNS0_13InstrIndexMapERSt3mapINS0_11RegisterRefENS0_9RangeListESt4lessIS4_ESaISt4pairIKS4_S5_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='474' u='c' c='_ZN4llvm18HexagonBlockRanges14computeDeadMapERNS0_13InstrIndexMapERSt3mapINS0_11RegisterRefENS0_9RangeListESt4lessIS4_ESaISt4pairIKS4_S5_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2129' u='c' c='_ZNK4llvm20HexagonFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenMux.cpp' l='183' u='c' c='_ZN12_GLOBAL__N_113HexagonGenMux9buildMapsERN4llvm17MachineBasicBlockERNS1_8DenseMapIPNS1_12MachineInstrEjNS1_12DenseMapInfoIS6_EENS1_6detail12DenseMa4818601'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='137' u='c' c='_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFDeadCode.cpp' l='71' u='c' c='_ZNK4llvm3rdf19DeadCodeElimination11isLiveInstrEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiRegisterInfo.cpp' l='43' u='c' c='_ZNK4llvm17LanaiRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430RegisterInfo.cpp' l='74' u='c' c='_ZNK4llvm18MSP430RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='345' u='c' c='_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='345' u='c' c='_ZN12_GLOBAL__N_111RegDefsUsesC1ERKN4llvm18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='376' u='c' c='_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='412' u='c' c='_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='412' u='c' c='_ZN12_GLOBAL__N_111RegDefsUses6updateERKN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='159' u='c' c='_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXRegisterInfo.cpp' l='108' u='c' c='_ZNK4llvm17NVPTXRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2244' u='c' c='_ZNK4llvm16PPCFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='268' u='c' c='_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='78' u='c' c='_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='81' u='c' c='_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp' l='55' u='c' c='_ZNK4llvm17SparcRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='226' u='c' c='_ZNK4llvm19SystemZRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='388' u='c' c='_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp' l='46' u='c' c='_ZNK4llvm23WebAssemblyRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4373' u='c' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='516' u='c' c='_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='152' u='c' c='_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp' l='230' u='c' c='_ZNK4llvm17XCoreRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/BenchmarkResult.cpp' l='52' u='c' c='_ZN4llvm12_GLOBAL__N_111YamlContext29generateRegNameToRegNoMappingERKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/BenchmarkResult.cpp' l='55' u='c' c='_ZN4llvm12_GLOBAL__N_111YamlContext29generateRegNameToRegNoMappingERKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/ParallelSnippetGenerator.cpp' l='189' u='c' c='_ZNK4llvm8exegesis24ParallelSnippetGenerator21generateCodeTemplatesENS0_19InstructionTemplateERKNS_9BitVectorE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='16' u='c' c='_ZN4llvm8exegesis14getAliasedBitsERKNS_14MCRegisterInfoERKNS_9BitVectorE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='28' u='c' c='_ZN4llvm8exegesis23RegisterAliasingTrackerC1ERKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='28' u='c' c='_ZN4llvm8exegesis23RegisterAliasingTrackerC1ERKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='29' u='c' c='_ZN4llvm8exegesis23RegisterAliasingTrackerC1ERKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='63' u='c' c='_ZN4llvm8exegesis28RegisterAliasingTrackerCacheC1ERKNS_14MCRegisterInfoERKNS_9BitVectorE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/SnippetFile.cpp' l='103' u='c' c='_ZNK4llvm8exegesis12_GLOBAL__N_121BenchmarkCodeStreamer18findRegisterByNameENS_9StringRefE'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/Mips/RegisterAliasingTest.cpp' l='45' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_144RegisterAliasingTest_TrackRegisterClass_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/Mips/RegisterAliasingTest.cpp' l='52' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_144RegisterAliasingTest_TrackRegisterClass_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/Mips/RegisterAliasingTest.cpp' l='64' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_149RegisterAliasingTest_TrackRegisterClassCache_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/RegisterAliasingTest.cpp' l='46' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_144RegisterAliasingTest_TrackRegisterClass_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/RegisterAliasingTest.cpp' l='51' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_144RegisterAliasingTest_TrackRegisterClass_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/RegisterAliasingTest.cpp' l='63' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_149RegisterAliasingTest_TrackRegisterClassCache_Test8TestBodyEv'/>
