Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Mar 30 16:49:18 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx
| Design       : board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
--------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.004        0.000                      0                  355        0.273        0.000                      0                  355        1.900        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.400}        4.800           208.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.004        0.000                      0                  332        0.273        0.000                      0                  332        1.900        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.794        0.000                      0                   23        0.963        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 2.224ns (46.820%)  route 2.526ns (53.180%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 9.576 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/REGFILE1/CLK
    SLICE_X53Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CORDIC1/REGFILE1/y_out_reg[5]/Q
                         net (fo=7, routed)           1.039     6.571    CORDIC1/REGFILE1/y_out_reg[1]_0[5]
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.695 r  CORDIC1/REGFILE1/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.425     7.120    CORDIC1/REGFILE1/plusOp_carry_i_13_n_0
    SLICE_X48Y62         LUT3 (Prop_lut3_I0_O)        0.124     7.244 r  CORDIC1/REGFILE1/plusOp_carry_i_9/O
                         net (fo=4, routed)           0.471     7.715    CORDIC1/REGFILE1/plusOp_carry_i_9_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.839 r  CORDIC1/REGFILE1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.839    CORDIC1/ALU1/index_reg[1][1]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.372 r  CORDIC1/ALU1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.372    CORDIC1/ALU1/plusOp_carry_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.489 r  CORDIC1/ALU1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.489    CORDIC1/ALU1/plusOp_carry__0_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.606 r  CORDIC1/ALU1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.606    CORDIC1/ALU1/plusOp_carry__1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.929 r  CORDIC1/ALU1/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.591     9.520    CORDIC1/REGFILE1/plusOp[13]
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.306     9.826 r  CORDIC1/REGFILE1/x_out[13]_i_1/O
                         net (fo=1, routed)           0.000     9.826    CORDIC1/REGFILE1/x_in[13]
    SLICE_X48Y65         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.435     9.576    CORDIC1/REGFILE1/CLK
    SLICE_X48Y65         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[13]/C
                         clock pessimism              0.258     9.834    
                         clock uncertainty           -0.035     9.799    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)        0.031     9.830    CORDIC1/REGFILE1/x_out_reg[13]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 2.111ns (44.554%)  route 2.627ns (55.446%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.580 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/REGFILE1/CLK
    SLICE_X53Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CORDIC1/REGFILE1/y_out_reg[5]/Q
                         net (fo=7, routed)           1.039     6.571    CORDIC1/REGFILE1/y_out_reg[1]_0[5]
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.695 r  CORDIC1/REGFILE1/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.425     7.120    CORDIC1/REGFILE1/plusOp_carry_i_13_n_0
    SLICE_X48Y62         LUT3 (Prop_lut3_I0_O)        0.124     7.244 r  CORDIC1/REGFILE1/plusOp_carry_i_9/O
                         net (fo=4, routed)           0.455     7.699    CORDIC1/REGFILE1/plusOp_carry_i_9_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.823 r  CORDIC1/REGFILE1/minusOp__44_carry_i_3/O
                         net (fo=1, routed)           0.000     7.823    CORDIC1/ALU1/index_reg[1]_1[1]
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.373 r  CORDIC1/ALU1/minusOp__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.373    CORDIC1/ALU1/minusOp__44_carry_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  CORDIC1/ALU1/minusOp__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.487    CORDIC1/ALU1/minusOp__44_carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.800 r  CORDIC1/ALU1/minusOp__44_carry__1/O[3]
                         net (fo=1, routed)           0.708     9.508    CORDIC1/REGFILE1/minusOp[11]
    SLICE_X55Y61         LUT6 (Prop_lut6_I4_O)        0.306     9.814 r  CORDIC1/REGFILE1/x_out[11]_i_1/O
                         net (fo=1, routed)           0.000     9.814    CORDIC1/REGFILE1/x_in[11]
    SLICE_X55Y61         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.439     9.580    CORDIC1/REGFILE1/CLK
    SLICE_X55Y61         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[11]/C
                         clock pessimism              0.258     9.838    
                         clock uncertainty           -0.035     9.803    
    SLICE_X55Y61         FDRE (Setup_fdre_C_D)        0.029     9.832    CORDIC1/REGFILE1/x_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 2.129ns (45.082%)  route 2.593ns (54.918%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.580 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/REGFILE1/CLK
    SLICE_X53Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CORDIC1/REGFILE1/y_out_reg[5]/Q
                         net (fo=7, routed)           1.039     6.571    CORDIC1/REGFILE1/y_out_reg[1]_0[5]
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.695 r  CORDIC1/REGFILE1/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.425     7.120    CORDIC1/REGFILE1/plusOp_carry_i_13_n_0
    SLICE_X48Y62         LUT3 (Prop_lut3_I0_O)        0.124     7.244 r  CORDIC1/REGFILE1/plusOp_carry_i_9/O
                         net (fo=4, routed)           0.455     7.699    CORDIC1/REGFILE1/plusOp_carry_i_9_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.823 r  CORDIC1/REGFILE1/minusOp__44_carry_i_3/O
                         net (fo=1, routed)           0.000     7.823    CORDIC1/ALU1/index_reg[1]_1[1]
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.373 r  CORDIC1/ALU1/minusOp__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.373    CORDIC1/ALU1/minusOp__44_carry_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.487 r  CORDIC1/ALU1/minusOp__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.487    CORDIC1/ALU1/minusOp__44_carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.821 r  CORDIC1/ALU1/minusOp__44_carry__1/O[1]
                         net (fo=1, routed)           0.674     9.495    CORDIC1/REGFILE1/minusOp[9]
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.303     9.798 r  CORDIC1/REGFILE1/x_out[9]_i_1/O
                         net (fo=1, routed)           0.000     9.798    CORDIC1/REGFILE1/x_in[9]
    SLICE_X51Y61         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.439     9.580    CORDIC1/REGFILE1/CLK
    SLICE_X51Y61         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[9]/C
                         clock pessimism              0.272     9.852    
                         clock uncertainty           -0.035     9.817    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.031     9.848    CORDIC1/REGFILE1/x_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/y_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.127ns (45.387%)  route 2.559ns (54.613%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.579 - 4.800 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.556     5.077    CORDIC1/REGFILE1/CLK
    SLICE_X51Y61         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CORDIC1/REGFILE1/x_out_reg[1]/Q
                         net (fo=6, routed)           1.002     6.534    CORDIC1/REGFILE1/y_out_reg[15]_1[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.658 r  CORDIC1/REGFILE1/minusOp__90_carry_i_13/O
                         net (fo=1, routed)           0.395     7.054    CORDIC1/REGFILE1/minusOp__90_carry_i_13_n_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I0_O)        0.124     7.178 r  CORDIC1/REGFILE1/minusOp__90_carry_i_9/O
                         net (fo=4, routed)           0.464     7.642    CORDIC1/REGFILE1/minusOp__90_carry_i_9_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  CORDIC1/REGFILE1/minusOp__90_carry_i_3/O
                         net (fo=1, routed)           0.000     7.766    CORDIC1/ALU1/index_reg[1]_3[1]
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.316 r  CORDIC1/ALU1/minusOp__90_carry/CO[3]
                         net (fo=1, routed)           0.000     8.316    CORDIC1/ALU1/minusOp__90_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 r  CORDIC1/ALU1/minusOp__90_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.430    CORDIC1/ALU1/minusOp__90_carry__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.544 r  CORDIC1/ALU1/minusOp__90_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.544    CORDIC1/ALU1/minusOp__90_carry__1_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.766 r  CORDIC1/ALU1/minusOp__90_carry__2/O[0]
                         net (fo=1, routed)           0.699     9.464    CORDIC1/REGFILE1/y_out_reg[14]_1[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.299     9.763 r  CORDIC1/REGFILE1/y_out[12]_i_1/O
                         net (fo=1, routed)           0.000     9.763    CORDIC1/REGFILE1/y_in[12]
    SLICE_X48Y61         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.438     9.579    CORDIC1/REGFILE1/CLK
    SLICE_X48Y61         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[12]/C
                         clock pessimism              0.258     9.837    
                         clock uncertainty           -0.035     9.802    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)        0.031     9.833    CORDIC1/REGFILE1/y_out_reg[12]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.983ns (42.494%)  route 2.684ns (57.506%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.581 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/REGFILE1/CLK
    SLICE_X53Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CORDIC1/REGFILE1/y_out_reg[5]/Q
                         net (fo=7, routed)           1.039     6.571    CORDIC1/REGFILE1/y_out_reg[1]_0[5]
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.695 r  CORDIC1/REGFILE1/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.425     7.120    CORDIC1/REGFILE1/plusOp_carry_i_13_n_0
    SLICE_X48Y62         LUT3 (Prop_lut3_I0_O)        0.124     7.244 r  CORDIC1/REGFILE1/plusOp_carry_i_9/O
                         net (fo=4, routed)           0.471     7.715    CORDIC1/REGFILE1/plusOp_carry_i_9_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.839 r  CORDIC1/REGFILE1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.839    CORDIC1/ALU1/index_reg[1][1]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.372 r  CORDIC1/ALU1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.372    CORDIC1/ALU1/plusOp_carry_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.687 r  CORDIC1/ALU1/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.749     9.435    CORDIC1/REGFILE1/plusOp[7]
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.307     9.742 r  CORDIC1/REGFILE1/x_out[7]_i_1/O
                         net (fo=1, routed)           0.000     9.742    CORDIC1/REGFILE1/x_in[7]
    SLICE_X53Y60         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.440     9.581    CORDIC1/REGFILE1/CLK
    SLICE_X53Y60         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[7]/C
                         clock pessimism              0.272     9.853    
                         clock uncertainty           -0.035     9.818    
    SLICE_X53Y60         FDRE (Setup_fdre_C_D)        0.031     9.849    CORDIC1/REGFILE1/x_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 CORDIC1/CONTROLLER1/index_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/y_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.861ns (40.076%)  route 2.783ns (59.924%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.579 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/CONTROLLER1/CLK
    SLICE_X51Y62         FDSE                                         r  CORDIC1/CONTROLLER1/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDSE (Prop_fdse_C_Q)         0.456     5.532 r  CORDIC1/CONTROLLER1/index_reg[2]/Q
                         net (fo=43, routed)          1.134     6.666    CORDIC1/REGFILE1/index_reg[3][2]
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.790 r  CORDIC1/REGFILE1/minusOp__90_carry_i_12/O
                         net (fo=2, routed)           0.416     7.206    CORDIC1/REGFILE1/minusOp__90_carry_i_12_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.330 r  CORDIC1/REGFILE1/minusOp__90_carry_i_7/O
                         net (fo=4, routed)           0.523     7.853    CORDIC1/REGFILE1/minusOp__90_carry_i_7_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.977 r  CORDIC1/REGFILE1/plusOp__45_carry_i_1/O
                         net (fo=1, routed)           0.000     7.977    CORDIC1/ALU1/index_reg[1]_5[3]
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CORDIC1/ALU1/plusOp__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.353    CORDIC1/ALU1/plusOp__45_carry_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CORDIC1/ALU1/plusOp__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.470    CORDIC1/ALU1/plusOp__45_carry__0_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.709 r  CORDIC1/ALU1/plusOp__45_carry__1/O[2]
                         net (fo=1, routed)           0.709     9.418    CORDIC1/REGFILE1/y_out_reg[11]_2[2]
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.301     9.719 r  CORDIC1/REGFILE1/y_out[10]_i_1/O
                         net (fo=1, routed)           0.000     9.719    CORDIC1/REGFILE1/y_in[10]
    SLICE_X49Y61         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.438     9.579    CORDIC1/REGFILE1/CLK
    SLICE_X49Y61         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[10]/C
                         clock pessimism              0.258     9.837    
                         clock uncertainty           -0.035     9.802    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)        0.031     9.833    CORDIC1/REGFILE1/y_out_reg[10]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 CORDIC1/CONTROLLER1/index_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/y_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.950ns (42.113%)  route 2.680ns (57.887%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 9.578 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/CONTROLLER1/CLK
    SLICE_X51Y62         FDSE                                         r  CORDIC1/CONTROLLER1/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDSE (Prop_fdse_C_Q)         0.456     5.532 r  CORDIC1/CONTROLLER1/index_reg[2]/Q
                         net (fo=43, routed)          1.134     6.666    CORDIC1/REGFILE1/index_reg[3][2]
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.790 r  CORDIC1/REGFILE1/minusOp__90_carry_i_12/O
                         net (fo=2, routed)           0.416     7.206    CORDIC1/REGFILE1/minusOp__90_carry_i_12_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.330 r  CORDIC1/REGFILE1/minusOp__90_carry_i_7/O
                         net (fo=4, routed)           0.523     7.853    CORDIC1/REGFILE1/minusOp__90_carry_i_7_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.977 r  CORDIC1/REGFILE1/plusOp__45_carry_i_1/O
                         net (fo=1, routed)           0.000     7.977    CORDIC1/ALU1/index_reg[1]_5[3]
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CORDIC1/ALU1/plusOp__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.353    CORDIC1/ALU1/plusOp__45_carry_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CORDIC1/ALU1/plusOp__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.470    CORDIC1/ALU1/plusOp__45_carry__0_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.793 r  CORDIC1/ALU1/plusOp__45_carry__1/O[1]
                         net (fo=1, routed)           0.607     9.400    CORDIC1/REGFILE1/y_out_reg[11]_2[1]
    SLICE_X49Y62         LUT6 (Prop_lut6_I3_O)        0.306     9.706 r  CORDIC1/REGFILE1/y_out[9]_i_1/O
                         net (fo=1, routed)           0.000     9.706    CORDIC1/REGFILE1/y_in[9]
    SLICE_X49Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437     9.578    CORDIC1/REGFILE1/CLK
    SLICE_X49Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[9]/C
                         clock pessimism              0.258     9.836    
                         clock uncertainty           -0.035     9.801    
    SLICE_X49Y62         FDRE (Setup_fdre_C_D)        0.031     9.832    CORDIC1/REGFILE1/y_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.015ns (43.000%)  route 2.671ns (57.000%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.579 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/REGFILE1/CLK
    SLICE_X53Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CORDIC1/REGFILE1/y_out_reg[5]/Q
                         net (fo=7, routed)           1.039     6.571    CORDIC1/REGFILE1/y_out_reg[1]_0[5]
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.695 r  CORDIC1/REGFILE1/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.425     7.120    CORDIC1/REGFILE1/plusOp_carry_i_13_n_0
    SLICE_X48Y62         LUT3 (Prop_lut3_I0_O)        0.124     7.244 r  CORDIC1/REGFILE1/plusOp_carry_i_9/O
                         net (fo=4, routed)           0.455     7.699    CORDIC1/REGFILE1/plusOp_carry_i_9_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.823 r  CORDIC1/REGFILE1/minusOp__44_carry_i_3/O
                         net (fo=1, routed)           0.000     7.823    CORDIC1/ALU1/index_reg[1]_1[1]
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.373 r  CORDIC1/ALU1/minusOp__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.373    CORDIC1/ALU1/minusOp__44_carry_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.707 r  CORDIC1/ALU1/minusOp__44_carry__0/O[1]
                         net (fo=1, routed)           0.752     9.459    CORDIC1/REGFILE1/minusOp[5]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.303     9.762 r  CORDIC1/REGFILE1/x_out[5]_i_1/O
                         net (fo=1, routed)           0.000     9.762    CORDIC1/REGFILE1/x_in[5]
    SLICE_X50Y62         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.438     9.579    CORDIC1/REGFILE1/CLK
    SLICE_X50Y62         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[5]/C
                         clock pessimism              0.272     9.851    
                         clock uncertainty           -0.035     9.816    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.077     9.893    CORDIC1/REGFILE1/x_out_reg[5]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 2.217ns (48.341%)  route 2.369ns (51.659%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 9.574 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/REGFILE1/CLK
    SLICE_X53Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CORDIC1/REGFILE1/y_out_reg[5]/Q
                         net (fo=7, routed)           1.039     6.571    CORDIC1/REGFILE1/y_out_reg[1]_0[5]
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.695 r  CORDIC1/REGFILE1/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.425     7.120    CORDIC1/REGFILE1/plusOp_carry_i_13_n_0
    SLICE_X48Y62         LUT3 (Prop_lut3_I0_O)        0.124     7.244 r  CORDIC1/REGFILE1/plusOp_carry_i_9/O
                         net (fo=4, routed)           0.471     7.715    CORDIC1/REGFILE1/plusOp_carry_i_9_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.839 r  CORDIC1/REGFILE1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.839    CORDIC1/ALU1/index_reg[1][1]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.372 r  CORDIC1/ALU1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.372    CORDIC1/ALU1/plusOp_carry_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.489 r  CORDIC1/ALU1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.489    CORDIC1/ALU1/plusOp_carry__0_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.606 r  CORDIC1/ALU1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.606    CORDIC1/ALU1/plusOp_carry__1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.921 r  CORDIC1/ALU1/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.434     9.355    CORDIC1/REGFILE1/plusOp[15]
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.307     9.662 r  CORDIC1/REGFILE1/x_out[15]_i_1/O
                         net (fo=1, routed)           0.000     9.662    CORDIC1/REGFILE1/x_in[15]
    SLICE_X49Y67         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.433     9.574    CORDIC1/REGFILE1/CLK
    SLICE_X49Y67         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[15]/C
                         clock pessimism              0.258     9.832    
                         clock uncertainty           -0.035     9.797    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.031     9.828    CORDIC1/REGFILE1/x_out_reg[15]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 CORDIC1/CONTROLLER1/index_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/y_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.943ns (42.450%)  route 2.634ns (57.550%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.579 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/CONTROLLER1/CLK
    SLICE_X51Y62         FDSE                                         r  CORDIC1/CONTROLLER1/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDSE (Prop_fdse_C_Q)         0.456     5.532 r  CORDIC1/CONTROLLER1/index_reg[2]/Q
                         net (fo=43, routed)          1.134     6.666    CORDIC1/REGFILE1/index_reg[3][2]
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.790 r  CORDIC1/REGFILE1/minusOp__90_carry_i_12/O
                         net (fo=2, routed)           0.416     7.206    CORDIC1/REGFILE1/minusOp__90_carry_i_12_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I2_O)        0.124     7.330 r  CORDIC1/REGFILE1/minusOp__90_carry_i_7/O
                         net (fo=4, routed)           0.523     7.853    CORDIC1/REGFILE1/minusOp__90_carry_i_7_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.977 r  CORDIC1/REGFILE1/plusOp__45_carry_i_1/O
                         net (fo=1, routed)           0.000     7.977    CORDIC1/ALU1/index_reg[1]_5[3]
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.353 r  CORDIC1/ALU1/plusOp__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.353    CORDIC1/ALU1/plusOp__45_carry_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.470 r  CORDIC1/ALU1/plusOp__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.470    CORDIC1/ALU1/plusOp__45_carry__0_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.785 r  CORDIC1/ALU1/plusOp__45_carry__1/O[3]
                         net (fo=1, routed)           0.561     9.346    CORDIC1/REGFILE1/y_out_reg[11]_2[3]
    SLICE_X53Y62         LUT6 (Prop_lut6_I4_O)        0.307     9.653 r  CORDIC1/REGFILE1/y_out[11]_i_1/O
                         net (fo=1, routed)           0.000     9.653    CORDIC1/REGFILE1/y_in[11]
    SLICE_X53Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.438     9.579    CORDIC1/REGFILE1/CLK
    SLICE_X53Y62         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[11]/C
                         clock pessimism              0.272     9.851    
                         clock uncertainty           -0.035     9.816    
    SLICE_X53Y62         FDRE (Setup_fdre_C_D)        0.031     9.847    CORDIC1/REGFILE1/y_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  0.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            RESET_DBNCR/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.125%)  route 0.178ns (48.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.178     1.757    RESET_DBNCR/state_reg[1]_1
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  RESET_DBNCR/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    RESET_DBNCR/state[0]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.822     1.950    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.091     1.529    RESET_DBNCR/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 RESET_DBNCR/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            RESET_DBNCR/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.556     1.439    RESET_DBNCR/CLK
    SLICE_X45Y67         FDRE                                         r  RESET_DBNCR/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  RESET_DBNCR/count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.760    RESET_DBNCR/count[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  RESET_DBNCR/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    RESET_DBNCR/p_0_in[0]
    SLICE_X45Y67         FDRE                                         r  RESET_DBNCR/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.823     1.951    RESET_DBNCR/CLK
    SLICE_X45Y67         FDRE                                         r  RESET_DBNCR/count_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.091     1.530    RESET_DBNCR/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 START_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            START_DBNCR/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.554     1.437    START_DBNCR/CLK
    SLICE_X37Y68         FDRE                                         r  START_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  START_DBNCR/state_reg[0]/Q
                         net (fo=34, routed)          0.191     1.770    START_DBNCR/state_reg[1]_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.815 r  START_DBNCR/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    START_DBNCR/state[0]_i_1_n_0
    SLICE_X37Y68         FDRE                                         r  START_DBNCR/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.820     1.948    START_DBNCR/CLK
    SLICE_X37Y68         FDRE                                         r  START_DBNCR/state_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.091     1.528    START_DBNCR/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 START_DBNCR/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            START_DBNCR/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    START_DBNCR/CLK
    SLICE_X37Y67         FDRE                                         r  START_DBNCR/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  START_DBNCR/count_reg[0]/Q
                         net (fo=4, routed)           0.192     1.771    START_DBNCR/count_reg_n_0_[0]
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  START_DBNCR/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    START_DBNCR/count[0]_i_1__0_n_0
    SLICE_X37Y67         FDRE                                         r  START_DBNCR/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.821     1.949    START_DBNCR/CLK
    SLICE_X37Y67         FDRE                                         r  START_DBNCR/count_reg[0]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.091     1.529    START_DBNCR/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.845%)  route 0.148ns (35.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.559     1.442    HEX/CLK
    SLICE_X56Y68         FDCE                                         r  HEX/refresh_display_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  HEX/refresh_display_counter_reg[11]/Q
                         net (fo=2, routed)           0.148     1.754    HEX/refresh_display_counter_reg[11]
    SLICE_X56Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  HEX/refresh_display_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.799    HEX/refresh_display_counter[8]_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.863 r  HEX/refresh_display_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    HEX/refresh_display_counter_reg[8]_i_1_n_4
    SLICE_X56Y68         FDCE                                         r  HEX/refresh_display_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.953    HEX/CLK
    SLICE_X56Y68         FDCE                                         r  HEX/refresh_display_counter_reg[11]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y68         FDCE (Hold_fdce_C_D)         0.134     1.576    HEX/refresh_display_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    HEX/CLK
    SLICE_X56Y66         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.756    HEX/refresh_display_counter_reg[3]
    SLICE_X56Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.801 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.801    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.865 r  HEX/refresh_display_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    HEX/refresh_display_counter_reg[0]_i_1_n_4
    SLICE_X56Y66         FDCE                                         r  HEX/refresh_display_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.955    HEX/CLK
    SLICE_X56Y66         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y66         FDCE (Hold_fdce_C_D)         0.134     1.578    HEX/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.558     1.441    HEX/CLK
    SLICE_X56Y69         FDCE                                         r  HEX/refresh_display_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  HEX/refresh_display_counter_reg[15]/Q
                         net (fo=3, routed)           0.149     1.754    HEX/refresh_display_counter_reg[15]
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  HEX/refresh_display_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.799    HEX/refresh_display_counter[12]_i_2_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.863 r  HEX/refresh_display_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    HEX/refresh_display_counter_reg[12]_i_1_n_4
    SLICE_X56Y69         FDCE                                         r  HEX/refresh_display_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.824     1.952    HEX/CLK
    SLICE_X56Y69         FDCE                                         r  HEX/refresh_display_counter_reg[15]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y69         FDCE (Hold_fdce_C_D)         0.134     1.575    HEX/refresh_display_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.560     1.443    HEX/CLK
    SLICE_X56Y67         FDCE                                         r  HEX/refresh_display_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  HEX/refresh_display_counter_reg[7]/Q
                         net (fo=2, routed)           0.149     1.756    HEX/refresh_display_counter_reg[7]
    SLICE_X56Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.801 r  HEX/refresh_display_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.801    HEX/refresh_display_counter[4]_i_2_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.865 r  HEX/refresh_display_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    HEX/refresh_display_counter_reg[4]_i_1_n_4
    SLICE_X56Y67         FDCE                                         r  HEX/refresh_display_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.954    HEX/CLK
    SLICE_X56Y67         FDCE                                         r  HEX/refresh_display_counter_reg[7]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y67         FDCE (Hold_fdce_C_D)         0.134     1.577    HEX/refresh_display_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 CORDIC1/REGFILE1/z_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/z_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.558     1.441    CORDIC1/REGFILE1/CLK
    SLICE_X54Y67         FDRE                                         r  CORDIC1/REGFILE1/z_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  CORDIC1/REGFILE1/z_out_reg[15]/Q
                         net (fo=20, routed)          0.200     1.805    CORDIC1/REGFILE1/z_out[15]
    SLICE_X54Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  CORDIC1/REGFILE1/z_out[15]_i_3/O
                         net (fo=1, routed)           0.000     1.850    CORDIC1/REGFILE1/z_in[15]
    SLICE_X54Y67         FDRE                                         r  CORDIC1/REGFILE1/z_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.954    CORDIC1/REGFILE1/CLK
    SLICE_X54Y67         FDRE                                         r  CORDIC1/REGFILE1/z_out_reg[15]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.120     1.561    CORDIC1/REGFILE1/z_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 HEX/digit_enable_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/digit_enable_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.541%)  route 0.197ns (51.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    HEX/CLK
    SLICE_X58Y64         FDCE                                         r  HEX/digit_enable_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  HEX/digit_enable_counter_reg[0]/Q
                         net (fo=21, routed)          0.197     1.809    HEX/digit_enable_counter[0]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  HEX/digit_enable_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    HEX/digit_enable_counter[1]_i_1_n_0
    SLICE_X58Y64         FDCE                                         r  HEX/digit_enable_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.856     1.984    HEX/CLK
    SLICE_X58Y64         FDCE                                         r  HEX/digit_enable_counter_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X58Y64         FDCE (Hold_fdce_C_D)         0.092     1.563    HEX/digit_enable_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.400 }
Period(ns):         4.800
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.800       2.645      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X52Y66   CORDIC1/CONTROLLER1/index_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X52Y65   CORDIC1/CONTROLLER1/index_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X51Y62   CORDIC1/CONTROLLER1/index_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X50Y61   CORDIC1/CONTROLLER1/index_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X54Y66   CORDIC1/CONTROLLER1/index_reg_rep[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X53Y67   CORDIC1/CONTROLLER1/index_reg_rep[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X54Y66   CORDIC1/CONTROLLER1/index_reg_rep[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X54Y62   CORDIC1/CONTROLLER1/index_reg_rep[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.800       3.800      SLICE_X50Y62   CORDIC1/REGFILE1/x_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X45Y70   RESET_DBNCR/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X45Y70   RESET_DBNCR/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X44Y70   RESET_DBNCR/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X40Y68   START_DBNCR/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X40Y68   START_DBNCR/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X40Y68   START_DBNCR/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X42Y68   RESET_DBNCR/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X44Y69   RESET_DBNCR/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X44Y69   RESET_DBNCR/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X44Y69   RESET_DBNCR/count_reg[20]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.400       1.900      SLICE_X51Y62   CORDIC1/CONTROLLER1/index_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.400       1.900      SLICE_X50Y61   CORDIC1/CONTROLLER1/index_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.400       1.900      SLICE_X54Y62   CORDIC1/CONTROLLER1/index_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X50Y62   CORDIC1/REGFILE1/x_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X48Y64   CORDIC1/REGFILE1/x_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X53Y60   CORDIC1/REGFILE1/x_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X51Y61   CORDIC1/REGFILE1/x_out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X55Y62   CORDIC1/REGFILE1/z_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X56Y63   CORDIC1/REGFILE1/z_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X55Y62   CORDIC1/REGFILE1/z_out_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/anodes_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.580ns (15.889%)  route 3.070ns (84.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.647 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.893     8.716    HEX/AS[0]
    SLICE_X58Y60         FDPE                                         f  HEX/anodes_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.506     9.647    HEX/CLK
    SLICE_X58Y60         FDPE                                         r  HEX/anodes_reg[0]/C
                         clock pessimism              0.258     9.905    
                         clock uncertainty           -0.035     9.870    
    SLICE_X58Y60         FDPE (Recov_fdpe_C_PRE)     -0.359     9.511    HEX/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/anodes_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.580ns (15.889%)  route 3.070ns (84.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.647 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.893     8.716    HEX/AS[0]
    SLICE_X58Y60         FDPE                                         f  HEX/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.506     9.647    HEX/CLK
    SLICE_X58Y60         FDPE                                         r  HEX/anodes_reg[1]/C
                         clock pessimism              0.258     9.905    
                         clock uncertainty           -0.035     9.870    
    SLICE_X58Y60         FDPE (Recov_fdpe_C_PRE)     -0.359     9.511    HEX/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/anodes_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.580ns (15.889%)  route 3.070ns (84.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.647 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.893     8.716    HEX/AS[0]
    SLICE_X58Y60         FDPE                                         f  HEX/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.506     9.647    HEX/CLK
    SLICE_X58Y60         FDPE                                         r  HEX/anodes_reg[2]/C
                         clock pessimism              0.258     9.905    
                         clock uncertainty           -0.035     9.870    
    SLICE_X58Y60         FDPE (Recov_fdpe_C_PRE)     -0.359     9.511    HEX/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/anodes_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.580ns (16.300%)  route 2.978ns (83.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 9.646 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.801     8.624    HEX/AS[0]
    SLICE_X58Y61         FDPE                                         f  HEX/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.505     9.646    HEX/CLK
    SLICE_X58Y61         FDPE                                         r  HEX/anodes_reg[3]/C
                         clock pessimism              0.258     9.904    
                         clock uncertainty           -0.035     9.869    
    SLICE_X58Y61         FDPE (Recov_fdpe_C_PRE)     -0.359     9.510    HEX/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/digit_enable_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.580ns (17.266%)  route 2.779ns (82.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.644 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.602     8.425    HEX/AS[0]
    SLICE_X58Y64         FDCE                                         f  HEX/digit_enable_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503     9.644    HEX/CLK
    SLICE_X58Y64         FDCE                                         r  HEX/digit_enable_counter_reg[0]/C
                         clock pessimism              0.258     9.902    
                         clock uncertainty           -0.035     9.867    
    SLICE_X58Y64         FDCE (Recov_fdce_C_CLR)     -0.405     9.462    HEX/digit_enable_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/digit_enable_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.580ns (17.266%)  route 2.779ns (82.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.644 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.602     8.425    HEX/AS[0]
    SLICE_X58Y64         FDCE                                         f  HEX/digit_enable_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.503     9.644    HEX/CLK
    SLICE_X58Y64         FDCE                                         r  HEX/digit_enable_counter_reg[1]/C
                         clock pessimism              0.258     9.902    
                         clock uncertainty           -0.035     9.867    
    SLICE_X58Y64         FDCE (Recov_fdce_C_CLR)     -0.405     9.462    HEX/digit_enable_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.580ns (18.007%)  route 2.641ns (81.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.573 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.463     8.287    HEX/AS[0]
    SLICE_X56Y70         FDCE                                         f  HEX/refresh_display_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.432     9.573    HEX/CLK
    SLICE_X56Y70         FDCE                                         r  HEX/refresh_display_counter_reg[16]/C
                         clock pessimism              0.258     9.831    
                         clock uncertainty           -0.035     9.796    
    SLICE_X56Y70         FDCE (Recov_fdce_C_CLR)     -0.319     9.477    HEX/refresh_display_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.580ns (18.816%)  route 2.502ns (81.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.573 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.325     8.148    HEX/AS[0]
    SLICE_X56Y69         FDCE                                         f  HEX/refresh_display_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.432     9.573    HEX/CLK
    SLICE_X56Y69         FDCE                                         r  HEX/refresh_display_counter_reg[12]/C
                         clock pessimism              0.258     9.831    
                         clock uncertainty           -0.035     9.796    
    SLICE_X56Y69         FDCE (Recov_fdce_C_CLR)     -0.319     9.477    HEX/refresh_display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.580ns (18.816%)  route 2.502ns (81.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.573 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.325     8.148    HEX/AS[0]
    SLICE_X56Y69         FDCE                                         f  HEX/refresh_display_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.432     9.573    HEX/CLK
    SLICE_X56Y69         FDCE                                         r  HEX/refresh_display_counter_reg[13]/C
                         clock pessimism              0.258     9.831    
                         clock uncertainty           -0.035     9.796    
    SLICE_X56Y69         FDCE (Recov_fdce_C_CLR)     -0.319     9.477    HEX/refresh_display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.580ns (18.816%)  route 2.502ns (81.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 9.573 - 4.800 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.545     5.066    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           1.178     6.700    RESET_DBNCR/state_reg[1]_1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.824 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.325     8.148    HEX/AS[0]
    SLICE_X56Y69         FDCE                                         f  HEX/refresh_display_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.432     9.573    HEX/CLK
    SLICE_X56Y69         FDCE                                         r  HEX/refresh_display_counter_reg[14]/C
                         clock pessimism              0.258     9.831    
                         clock uncertainty           -0.035     9.796    
    SLICE_X56Y69         FDCE (Recov_fdce_C_CLR)     -0.319     9.477    HEX/refresh_display_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  1.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.884%)  route 0.749ns (80.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.398     2.374    HEX/AS[0]
    SLICE_X56Y66         FDCE                                         f  HEX/refresh_display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.955    HEX/CLK
    SLICE_X56Y66         FDCE                                         r  HEX/refresh_display_counter_reg[0]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X56Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    HEX/refresh_display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.884%)  route 0.749ns (80.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.398     2.374    HEX/AS[0]
    SLICE_X56Y66         FDCE                                         f  HEX/refresh_display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.955    HEX/CLK
    SLICE_X56Y66         FDCE                                         r  HEX/refresh_display_counter_reg[1]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X56Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    HEX/refresh_display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.884%)  route 0.749ns (80.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.398     2.374    HEX/AS[0]
    SLICE_X56Y66         FDCE                                         f  HEX/refresh_display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.955    HEX/CLK
    SLICE_X56Y66         FDCE                                         r  HEX/refresh_display_counter_reg[2]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X56Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    HEX/refresh_display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.884%)  route 0.749ns (80.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.398     2.374    HEX/AS[0]
    SLICE_X56Y66         FDCE                                         f  HEX/refresh_display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.955    HEX/CLK
    SLICE_X56Y66         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X56Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    HEX/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.093%)  route 0.788ns (80.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.437     2.412    HEX/AS[0]
    SLICE_X56Y67         FDCE                                         f  HEX/refresh_display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.954    HEX/CLK
    SLICE_X56Y67         FDCE                                         r  HEX/refresh_display_counter_reg[4]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    HEX/refresh_display_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.093%)  route 0.788ns (80.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.437     2.412    HEX/AS[0]
    SLICE_X56Y67         FDCE                                         f  HEX/refresh_display_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.954    HEX/CLK
    SLICE_X56Y67         FDCE                                         r  HEX/refresh_display_counter_reg[5]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    HEX/refresh_display_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.093%)  route 0.788ns (80.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.437     2.412    HEX/AS[0]
    SLICE_X56Y67         FDCE                                         f  HEX/refresh_display_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.954    HEX/CLK
    SLICE_X56Y67         FDCE                                         r  HEX/refresh_display_counter_reg[6]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    HEX/refresh_display_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.093%)  route 0.788ns (80.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.437     2.412    HEX/AS[0]
    SLICE_X56Y67         FDCE                                         f  HEX/refresh_display_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.954    HEX/CLK
    SLICE_X56Y67         FDCE                                         r  HEX/refresh_display_counter_reg[7]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    HEX/refresh_display_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.928%)  route 0.851ns (82.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.501     2.476    HEX/AS[0]
    SLICE_X56Y68         FDCE                                         f  HEX/refresh_display_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.953    HEX/CLK
    SLICE_X56Y68         FDCE                                         r  HEX/refresh_display_counter_reg[10]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X56Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    HEX/refresh_display_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.928%)  route 0.851ns (82.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.438    RESET_DBNCR/CLK
    SLICE_X41Y67         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.351     1.930    RESET_DBNCR/state_reg[1]_0
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.975 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.501     2.476    HEX/AS[0]
    SLICE_X56Y68         FDCE                                         f  HEX/refresh_display_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.953    HEX/CLK
    SLICE_X56Y68         FDCE                                         r  HEX/refresh_display_counter_reg[11]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X56Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    HEX/refresh_display_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.067    





