

================================================================
== Vitis HLS Report for 'compute_matrices'
================================================================
* Date:           Tue May 27 12:09:43 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        max_loop
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.247 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1246307|  1246307|  12.463 ms|  12.463 ms|  1246308|  1246308|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1      |       66|       66|         2|          -|          -|     33|        no|
        |- Loop 2      |       66|       66|         2|          -|          -|     33|        no|
        |- Loop 3      |       33|       33|         1|          -|          -|     33|        no|
        |- Loop 4      |       96|       96|         3|          -|          -|     32|        no|
        |- Loop 5      |   196794|   196794|         3|          -|          -|  65598|        no|
        |- Loop 6      |       64|       64|         2|          -|          -|     32|        no|
        |- Loop 7      |       64|       64|         2|          -|          -|     32|        no|
        |- OUTER_LOOP  |  1049077|  1049077|        22|         16|          1|  65567|       yes|
        |- MAX_LOOP    |       34|       34|         3|          1|          1|     32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 22
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 2
  Pipeline-0 : II = 16, D = 22, States = { 19 20 23 24 25 26 27 28 29 30 31 32 33 34 35 21 22 36 37 38 39 40 }
  Pipeline-1 : II = 1, D = 3, States = { 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 6 7 
7 --> 8 10 
8 --> 9 
9 --> 7 
10 --> 11 13 
11 --> 12 
12 --> 10 
13 --> 14 15 
14 --> 13 
15 --> 17 16 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 41 23 
21 --> 22 
22 --> 36 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 21 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 19 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 42 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 46 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %query, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %query"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %database, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %database"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max_index"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_index, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %direction_matrix, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %direction_matrix"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%diag_array_1_0 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 55 'alloca' 'diag_array_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%diag_array_1_1 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 56 'alloca' 'diag_array_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%diag_array_1_2 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 57 'alloca' 'diag_array_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%diag_array_1_3 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 58 'alloca' 'diag_array_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%diag_array_1_4 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 59 'alloca' 'diag_array_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%diag_array_1_5 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 60 'alloca' 'diag_array_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%diag_array_1_6 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 61 'alloca' 'diag_array_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%diag_array_1_7 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 62 'alloca' 'diag_array_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%diag_array_2_0 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 63 'alloca' 'diag_array_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%diag_array_2_1 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 64 'alloca' 'diag_array_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%diag_array_2_2 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 65 'alloca' 'diag_array_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%diag_array_2_3 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 66 'alloca' 'diag_array_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%diag_array_2_4 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 67 'alloca' 'diag_array_2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%diag_array_2_5 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 68 'alloca' 'diag_array_2_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%diag_array_2_6 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 69 'alloca' 'diag_array_2_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%diag_array_2_7 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 70 'alloca' 'diag_array_2_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%diag_array_3_0 = alloca i64 1" [max_loop/lsal.cpp:16]   --->   Operation 71 'alloca' 'diag_array_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%max_value_arr_0 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 72 'alloca' 'max_value_arr_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%max_value_arr_1 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 73 'alloca' 'max_value_arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%max_value_arr_2 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 74 'alloca' 'max_value_arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%max_value_arr_3 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 75 'alloca' 'max_value_arr_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%max_value_arr_4 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 76 'alloca' 'max_value_arr_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%max_value_arr_5 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 77 'alloca' 'max_value_arr_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%max_value_arr_6 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 78 'alloca' 'max_value_arr_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%max_value_arr_7 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 79 'alloca' 'max_value_arr_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%max_index_arr_0 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 80 'alloca' 'max_index_arr_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%max_index_arr_1 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 81 'alloca' 'max_index_arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%max_index_arr_2 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 82 'alloca' 'max_index_arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%max_index_arr_3 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 83 'alloca' 'max_index_arr_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%max_index_arr_4 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 84 'alloca' 'max_index_arr_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%max_index_arr_5 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 85 'alloca' 'max_index_arr_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%max_index_arr_6 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 86 'alloca' 'max_index_arr_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%max_index_arr_7 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 87 'alloca' 'max_index_arr_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%querry_buff_0 = alloca i64 1" [max_loop/lsal.cpp:21]   --->   Operation 88 'alloca' 'querry_buff_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%querry_buff_1 = alloca i64 1" [max_loop/lsal.cpp:21]   --->   Operation 89 'alloca' 'querry_buff_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%querry_buff_2 = alloca i64 1" [max_loop/lsal.cpp:21]   --->   Operation 90 'alloca' 'querry_buff_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%querry_buff_3 = alloca i64 1" [max_loop/lsal.cpp:21]   --->   Operation 91 'alloca' 'querry_buff_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%querry_buff_4 = alloca i64 1" [max_loop/lsal.cpp:21]   --->   Operation 92 'alloca' 'querry_buff_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%querry_buff_5 = alloca i64 1" [max_loop/lsal.cpp:21]   --->   Operation 93 'alloca' 'querry_buff_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%querry_buff_6 = alloca i64 1" [max_loop/lsal.cpp:21]   --->   Operation 94 'alloca' 'querry_buff_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%querry_buff_7 = alloca i64 1" [max_loop/lsal.cpp:21]   --->   Operation 95 'alloca' 'querry_buff_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%database_buff_0 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 96 'alloca' 'database_buff_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%database_buff_1 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 97 'alloca' 'database_buff_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%database_buff_2 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 98 'alloca' 'database_buff_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%database_buff_3 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 99 'alloca' 'database_buff_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%database_buff_4 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 100 'alloca' 'database_buff_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%database_buff_5 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 101 'alloca' 'database_buff_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%database_buff_6 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 102 'alloca' 'database_buff_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%database_buff_7 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 103 'alloca' 'database_buff_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%direction_buff_0 = alloca i64 1" [max_loop/lsal.cpp:24]   --->   Operation 104 'alloca' 'direction_buff_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%direction_buff_1 = alloca i64 1" [max_loop/lsal.cpp:24]   --->   Operation 105 'alloca' 'direction_buff_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%direction_buff_2 = alloca i64 1" [max_loop/lsal.cpp:24]   --->   Operation 106 'alloca' 'direction_buff_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%direction_buff_3 = alloca i64 1" [max_loop/lsal.cpp:24]   --->   Operation 107 'alloca' 'direction_buff_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%direction_buff_4 = alloca i64 1" [max_loop/lsal.cpp:24]   --->   Operation 108 'alloca' 'direction_buff_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%direction_buff_5 = alloca i64 1" [max_loop/lsal.cpp:24]   --->   Operation 109 'alloca' 'direction_buff_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%direction_buff_6 = alloca i64 1" [max_loop/lsal.cpp:24]   --->   Operation 110 'alloca' 'direction_buff_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%direction_buff_7 = alloca i64 1" [max_loop/lsal.cpp:24]   --->   Operation 111 'alloca' 'direction_buff_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %diag_array_1_0, i16 %diag_array_1_1, i16 %diag_array_1_2, i16 %diag_array_1_3, i16 %diag_array_1_4, i16 %diag_array_1_5, i16 %diag_array_1_6, i16 %diag_array_1_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:15]   --->   Operation 112 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr = getelementptr i16 %diag_array_2_0, i64 0, i64 0" [max_loop/lsal.cpp:15]   --->   Operation 113 'getelementptr' 'diag_array_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i16 %diag_array_2_0, i16 %diag_array_2_1, i16 %diag_array_2_2, i16 %diag_array_2_3, i16 %diag_array_2_4, i16 %diag_array_2_5, i16 %diag_array_2_6, i16 %diag_array_2_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:16]   --->   Operation 114 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr = getelementptr i16 %diag_array_3_0, i64 0, i64 0" [max_loop/lsal.cpp:16]   --->   Operation 115 'getelementptr' 'diag_array_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %diag_array_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr = getelementptr i17 %max_value_arr_0, i64 0, i64 0" [max_loop/lsal.cpp:18]   --->   Operation 117 'getelementptr' 'max_value_arr_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i17 %max_value_arr_0, i17 %max_value_arr_1, i17 %max_value_arr_2, i17 %max_value_arr_3, i17 %max_value_arr_4, i17 %max_value_arr_5, i17 %max_value_arr_6, i17 %max_value_arr_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:19]   --->   Operation 118 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr = getelementptr i22 %max_index_arr_0, i64 0, i64 0" [max_loop/lsal.cpp:19]   --->   Operation 119 'getelementptr' 'max_index_arr_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i22 %max_index_arr_0, i22 %max_index_arr_1, i22 %max_index_arr_2, i22 %max_index_arr_3, i22 %max_index_arr_4, i22 %max_index_arr_5, i22 %max_index_arr_6, i22 %max_index_arr_7, i64 666, i64 210, i64 18446744073709551615" [max_loop/lsal.cpp:20]   --->   Operation 120 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%querry_buff_0_addr = getelementptr i8 %querry_buff_0, i64 0, i64 0" [max_loop/lsal.cpp:21]   --->   Operation 121 'getelementptr' 'querry_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i8 %querry_buff_0, i8 %querry_buff_1, i8 %querry_buff_2, i8 %querry_buff_3, i8 %querry_buff_4, i8 %querry_buff_5, i8 %querry_buff_6, i8 %querry_buff_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:22]   --->   Operation 122 'specmemcore' 'specmemcore_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i8 %database_buff_0, i8 %database_buff_1, i8 %database_buff_2, i8 %database_buff_3, i8 %database_buff_4, i8 %database_buff_5, i8 %database_buff_6, i8 %database_buff_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:23]   --->   Operation 123 'specmemcore' 'specmemcore_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%direction_buff_0_addr = getelementptr i2 %direction_buff_0, i64 0, i64 0" [max_loop/lsal.cpp:24]   --->   Operation 124 'getelementptr' 'direction_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i2 %direction_buff_0, i2 %direction_buff_1, i2 %direction_buff_2, i2 %direction_buff_3, i2 %direction_buff_4, i2 %direction_buff_5, i2 %direction_buff_6, i2 %direction_buff_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:25]   --->   Operation 125 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln27 = br void %memset.loop137" [max_loop/lsal.cpp:27]   --->   Operation 126 'br' 'br_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.68>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%empty = phi i6 0, void, i6 %empty_12, void %memset.loop137.split407"   --->   Operation 127 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.82ns)   --->   "%empty_12 = add i6 %empty, i6 1"   --->   Operation 128 'add' 'empty_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (1.42ns)   --->   "%exitcond25613 = icmp_eq  i6 %empty, i6 33"   --->   Operation 129 'icmp' 'exitcond25613' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 130 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond25613, void %memset.loop137.split, void %memset.loop135.preheader"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%empty_14 = trunc i6 %empty"   --->   Operation 132 'trunc' 'empty_14' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%newIndex = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty, i32 3, i32 5"   --->   Operation 133 'partselect' 'newIndex' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i3 %newIndex"   --->   Operation 134 'zext' 'newIndex_cast' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr = getelementptr i16 %diag_array_1_0, i64 0, i64 %newIndex_cast"   --->   Operation 135 'getelementptr' 'diag_array_1_0_addr' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr = getelementptr i16 %diag_array_1_1, i64 0, i64 %newIndex_cast"   --->   Operation 136 'getelementptr' 'diag_array_1_1_addr' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr = getelementptr i16 %diag_array_1_2, i64 0, i64 %newIndex_cast"   --->   Operation 137 'getelementptr' 'diag_array_1_2_addr' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr = getelementptr i16 %diag_array_1_3, i64 0, i64 %newIndex_cast"   --->   Operation 138 'getelementptr' 'diag_array_1_3_addr' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr = getelementptr i16 %diag_array_1_4, i64 0, i64 %newIndex_cast"   --->   Operation 139 'getelementptr' 'diag_array_1_4_addr' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr = getelementptr i16 %diag_array_1_5, i64 0, i64 %newIndex_cast"   --->   Operation 140 'getelementptr' 'diag_array_1_5_addr' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr = getelementptr i16 %diag_array_1_6, i64 0, i64 %newIndex_cast"   --->   Operation 141 'getelementptr' 'diag_array_1_6_addr' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr = getelementptr i16 %diag_array_1_7, i64 0, i64 %newIndex_cast"   --->   Operation 142 'getelementptr' 'diag_array_1_7_addr' <Predicate = (!exitcond25613)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_14, void %branch7, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6"   --->   Operation 143 'switch' 'switch_ln0' <Predicate = (!exitcond25613)> <Delay = 1.36>
ST_2 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_6_addr"   --->   Operation 144 'store' 'store_ln0' <Predicate = (!exitcond25613 & empty_14 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop137.split407"   --->   Operation 145 'br' 'br_ln0' <Predicate = (!exitcond25613 & empty_14 == 6)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_5_addr"   --->   Operation 146 'store' 'store_ln0' <Predicate = (!exitcond25613 & empty_14 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop137.split407"   --->   Operation 147 'br' 'br_ln0' <Predicate = (!exitcond25613 & empty_14 == 5)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_4_addr"   --->   Operation 148 'store' 'store_ln0' <Predicate = (!exitcond25613 & empty_14 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop137.split407"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!exitcond25613 & empty_14 == 4)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_3_addr"   --->   Operation 150 'store' 'store_ln0' <Predicate = (!exitcond25613 & empty_14 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop137.split407"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!exitcond25613 & empty_14 == 3)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_2_addr"   --->   Operation 152 'store' 'store_ln0' <Predicate = (!exitcond25613 & empty_14 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop137.split407"   --->   Operation 153 'br' 'br_ln0' <Predicate = (!exitcond25613 & empty_14 == 2)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_1_addr"   --->   Operation 154 'store' 'store_ln0' <Predicate = (!exitcond25613 & empty_14 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop137.split407"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!exitcond25613 & empty_14 == 1)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i3 %diag_array_1_0_addr"   --->   Operation 156 'store' 'store_ln0' <Predicate = (!exitcond25613 & empty_14 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop137.split407"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!exitcond25613 & empty_14 == 0)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_7_addr"   --->   Operation 158 'store' 'store_ln0' <Predicate = (!exitcond25613 & empty_14 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop137.split407"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!exitcond25613 & empty_14 == 7)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop135"   --->   Operation 160 'br' 'br_ln0' <Predicate = (exitcond25613)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop137"   --->   Operation 161 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.68>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%empty_15 = phi i6 %empty_16, void %memset.loop135.split707, i6 0, void %memset.loop135.preheader"   --->   Operation 162 'phi' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (1.82ns)   --->   "%empty_16 = add i6 %empty_15, i6 1"   --->   Operation 163 'add' 'empty_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (1.42ns)   --->   "%exitcond25512 = icmp_eq  i6 %empty_15, i6 33"   --->   Operation 164 'icmp' 'exitcond25512' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 165 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond25512, void %memset.loop135.split, void %memset.loop133.preheader"   --->   Operation 166 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%empty_18 = trunc i6 %empty_15"   --->   Operation 167 'trunc' 'empty_18' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%newIndex1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_15, i32 3, i32 5"   --->   Operation 168 'partselect' 'newIndex1' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%newIndex698_cast = zext i3 %newIndex1"   --->   Operation 169 'zext' 'newIndex698_cast' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_1 = getelementptr i16 %diag_array_2_0, i64 0, i64 %newIndex698_cast"   --->   Operation 170 'getelementptr' 'diag_array_2_0_addr_1' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr = getelementptr i16 %diag_array_2_1, i64 0, i64 %newIndex698_cast"   --->   Operation 171 'getelementptr' 'diag_array_2_1_addr' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr = getelementptr i16 %diag_array_2_2, i64 0, i64 %newIndex698_cast"   --->   Operation 172 'getelementptr' 'diag_array_2_2_addr' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr = getelementptr i16 %diag_array_2_3, i64 0, i64 %newIndex698_cast"   --->   Operation 173 'getelementptr' 'diag_array_2_3_addr' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr = getelementptr i16 %diag_array_2_4, i64 0, i64 %newIndex698_cast"   --->   Operation 174 'getelementptr' 'diag_array_2_4_addr' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr = getelementptr i16 %diag_array_2_5, i64 0, i64 %newIndex698_cast"   --->   Operation 175 'getelementptr' 'diag_array_2_5_addr' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr = getelementptr i16 %diag_array_2_6, i64 0, i64 %newIndex698_cast"   --->   Operation 176 'getelementptr' 'diag_array_2_6_addr' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr = getelementptr i16 %diag_array_2_7, i64 0, i64 %newIndex698_cast"   --->   Operation 177 'getelementptr' 'diag_array_2_7_addr' <Predicate = (!exitcond25512)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_18, void %branch15, i3 0, void %branch8, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14"   --->   Operation 178 'switch' 'switch_ln0' <Predicate = (!exitcond25512)> <Delay = 1.36>
ST_4 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_6_addr"   --->   Operation 179 'store' 'store_ln0' <Predicate = (!exitcond25512 & empty_18 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop135.split707"   --->   Operation 180 'br' 'br_ln0' <Predicate = (!exitcond25512 & empty_18 == 6)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_5_addr"   --->   Operation 181 'store' 'store_ln0' <Predicate = (!exitcond25512 & empty_18 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop135.split707"   --->   Operation 182 'br' 'br_ln0' <Predicate = (!exitcond25512 & empty_18 == 5)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_4_addr"   --->   Operation 183 'store' 'store_ln0' <Predicate = (!exitcond25512 & empty_18 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop135.split707"   --->   Operation 184 'br' 'br_ln0' <Predicate = (!exitcond25512 & empty_18 == 4)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_3_addr"   --->   Operation 185 'store' 'store_ln0' <Predicate = (!exitcond25512 & empty_18 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop135.split707"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!exitcond25512 & empty_18 == 3)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_2_addr"   --->   Operation 187 'store' 'store_ln0' <Predicate = (!exitcond25512 & empty_18 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop135.split707"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!exitcond25512 & empty_18 == 2)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_1_addr"   --->   Operation 189 'store' 'store_ln0' <Predicate = (!exitcond25512 & empty_18 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop135.split707"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!exitcond25512 & empty_18 == 1)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i3 %diag_array_2_0_addr_1"   --->   Operation 191 'store' 'store_ln0' <Predicate = (!exitcond25512 & empty_18 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop135.split707"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!exitcond25512 & empty_18 == 0)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_7_addr"   --->   Operation 193 'store' 'store_ln0' <Predicate = (!exitcond25512 & empty_18 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop135.split707"   --->   Operation 194 'br' 'br_ln0' <Predicate = (!exitcond25512 & empty_18 == 7)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop133"   --->   Operation 195 'br' 'br_ln0' <Predicate = (exitcond25512)> <Delay = 1.58>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop135"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.68>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%empty_19 = phi i6 %empty_20, void %memset.loop133.split746, i6 0, void %memset.loop133.preheader"   --->   Operation 197 'phi' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (1.82ns)   --->   "%empty_20 = add i6 %empty_19, i6 1"   --->   Operation 198 'add' 'empty_20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (1.42ns)   --->   "%exitcond25411 = icmp_eq  i6 %empty_19, i6 33"   --->   Operation 199 'icmp' 'exitcond25411' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 200 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond25411, void %memset.loop133.split, void %load-store-loop148.preheader"   --->   Operation 201 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%empty_22 = trunc i6 %empty_19"   --->   Operation 202 'trunc' 'empty_22' <Predicate = (!exitcond25411)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%newIndex2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_19, i32 3, i32 5"   --->   Operation 203 'partselect' 'newIndex2' <Predicate = (!exitcond25411)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%newIndex737_cast = zext i3 %newIndex2"   --->   Operation 204 'zext' 'newIndex737_cast' <Predicate = (!exitcond25411)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_1 = getelementptr i16 %diag_array_3_0, i64 0, i64 %newIndex737_cast"   --->   Operation 205 'getelementptr' 'diag_array_3_0_addr_1' <Predicate = (!exitcond25411)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (1.13ns)   --->   "%cond = icmp_eq  i3 %empty_22, i3 0"   --->   Operation 206 'icmp' 'cond' <Predicate = (!exitcond25411)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %cond, void %memset.loop133.split746, void %branch16"   --->   Operation 207 'br' 'br_ln0' <Predicate = (!exitcond25411)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i3 %diag_array_3_0_addr_1"   --->   Operation 208 'store' 'store_ln0' <Predicate = (!exitcond25411 & cond)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop133.split746"   --->   Operation 209 'br' 'br_ln0' <Predicate = (!exitcond25411 & cond)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop133"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!exitcond25411)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop148"   --->   Operation 211 'br' 'br_ln0' <Predicate = (exitcond25411)> <Delay = 1.58>

State 7 <SV = 4> <Delay = 2.32>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%loop_index149 = phi i6 %empty_23, void %load-store-loop148.split1668, i6 0, void %load-store-loop148.preheader"   --->   Operation 212 'phi' 'loop_index149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (1.82ns)   --->   "%empty_23 = add i6 %loop_index149, i6 1"   --->   Operation 213 'add' 'empty_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%loop_index149_cast932 = zext i6 %loop_index149"   --->   Operation 214 'zext' 'loop_index149_cast932' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (1.42ns)   --->   "%exitcond25310 = icmp_eq  i6 %loop_index149, i6 32"   --->   Operation 215 'icmp' 'exitcond25310' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 216 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond25310, void %load-store-loop148.split, void %load-store-loop145.preheader"   --->   Operation 217 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%query_addr = getelementptr i8 %query, i64 0, i64 %loop_index149_cast932"   --->   Operation 218 'getelementptr' 'query_addr' <Predicate = (!exitcond25310)> <Delay = 0.00>
ST_7 : Operation 219 [2/2] (2.32ns)   --->   "%query_load = load i5 %query_addr"   --->   Operation 219 'load' 'query_load' <Predicate = (!exitcond25310)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%empty_25 = trunc i6 %loop_index149"   --->   Operation 220 'trunc' 'empty_25' <Predicate = (!exitcond25310)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%newIndex3 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %loop_index149, i32 3, i32 4"   --->   Operation 221 'partselect' 'newIndex3' <Predicate = (!exitcond25310)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop145"   --->   Operation 222 'br' 'br_ln0' <Predicate = (exitcond25310)> <Delay = 1.58>

State 8 <SV = 5> <Delay = 5.57>
ST_8 : Operation 223 [1/2] (2.32ns)   --->   "%query_load = load i5 %query_addr"   --->   Operation 223 'load' 'query_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%newIndex1659_cast = zext i2 %newIndex3"   --->   Operation 224 'zext' 'newIndex1659_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%querry_buff_0_addr_1 = getelementptr i8 %querry_buff_0, i64 0, i64 %newIndex1659_cast"   --->   Operation 225 'getelementptr' 'querry_buff_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%querry_buff_1_addr = getelementptr i8 %querry_buff_1, i64 0, i64 %newIndex1659_cast"   --->   Operation 226 'getelementptr' 'querry_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%querry_buff_2_addr = getelementptr i8 %querry_buff_2, i64 0, i64 %newIndex1659_cast"   --->   Operation 227 'getelementptr' 'querry_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%querry_buff_3_addr = getelementptr i8 %querry_buff_3, i64 0, i64 %newIndex1659_cast"   --->   Operation 228 'getelementptr' 'querry_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%querry_buff_4_addr = getelementptr i8 %querry_buff_4, i64 0, i64 %newIndex1659_cast"   --->   Operation 229 'getelementptr' 'querry_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%querry_buff_5_addr = getelementptr i8 %querry_buff_5, i64 0, i64 %newIndex1659_cast"   --->   Operation 230 'getelementptr' 'querry_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%querry_buff_6_addr = getelementptr i8 %querry_buff_6, i64 0, i64 %newIndex1659_cast"   --->   Operation 231 'getelementptr' 'querry_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%querry_buff_7_addr = getelementptr i8 %querry_buff_7, i64 0, i64 %newIndex1659_cast"   --->   Operation 232 'getelementptr' 'querry_buff_7_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_25, void %branch47, i3 0, void %branch40, i3 1, void %branch41, i3 2, void %branch42, i3 3, void %branch43, i3 4, void %branch44, i3 5, void %branch45, i3 6, void %branch46"   --->   Operation 233 'switch' 'switch_ln0' <Predicate = true> <Delay = 1.36>
ST_8 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %query_load, i2 %querry_buff_6_addr"   --->   Operation 234 'store' 'store_ln0' <Predicate = (empty_25 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop148.split1668"   --->   Operation 235 'br' 'br_ln0' <Predicate = (empty_25 == 6)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %query_load, i2 %querry_buff_5_addr"   --->   Operation 236 'store' 'store_ln0' <Predicate = (empty_25 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop148.split1668"   --->   Operation 237 'br' 'br_ln0' <Predicate = (empty_25 == 5)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %query_load, i2 %querry_buff_4_addr"   --->   Operation 238 'store' 'store_ln0' <Predicate = (empty_25 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop148.split1668"   --->   Operation 239 'br' 'br_ln0' <Predicate = (empty_25 == 4)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %query_load, i2 %querry_buff_3_addr"   --->   Operation 240 'store' 'store_ln0' <Predicate = (empty_25 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop148.split1668"   --->   Operation 241 'br' 'br_ln0' <Predicate = (empty_25 == 3)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %query_load, i2 %querry_buff_2_addr"   --->   Operation 242 'store' 'store_ln0' <Predicate = (empty_25 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop148.split1668"   --->   Operation 243 'br' 'br_ln0' <Predicate = (empty_25 == 2)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %query_load, i2 %querry_buff_1_addr"   --->   Operation 244 'store' 'store_ln0' <Predicate = (empty_25 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop148.split1668"   --->   Operation 245 'br' 'br_ln0' <Predicate = (empty_25 == 1)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %query_load, i2 %querry_buff_0_addr_1"   --->   Operation 246 'store' 'store_ln0' <Predicate = (empty_25 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop148.split1668"   --->   Operation 247 'br' 'br_ln0' <Predicate = (empty_25 == 0)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %query_load, i2 %querry_buff_7_addr"   --->   Operation 248 'store' 'store_ln0' <Predicate = (empty_25 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop148.split1668"   --->   Operation 249 'br' 'br_ln0' <Predicate = (empty_25 == 7)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop148"   --->   Operation 250 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 3.25>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%loop_index146 = phi i17 %empty_26, void %load-store-loop145.split2599, i17 0, void %load-store-loop145.preheader"   --->   Operation 251 'phi' 'loop_index146' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (2.10ns)   --->   "%empty_26 = add i17 %loop_index146, i17 1"   --->   Operation 252 'add' 'empty_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%loop_index146_cast = zext i17 %loop_index146"   --->   Operation 253 'zext' 'loop_index146_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (2.43ns)   --->   "%exitcond2529 = icmp_eq  i17 %loop_index146, i17 65598"   --->   Operation 254 'icmp' 'exitcond2529' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65598, i64 65598, i64 65598"   --->   Operation 255 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2529, void %load-store-loop145.split, void %memset.loop131.preheader"   --->   Operation 256 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%database_addr = getelementptr i8 %database, i64 0, i64 %loop_index146_cast"   --->   Operation 257 'getelementptr' 'database_addr' <Predicate = (!exitcond2529)> <Delay = 0.00>
ST_10 : Operation 258 [2/2] (3.25ns)   --->   "%database_load = load i17 %database_addr"   --->   Operation 258 'load' 'database_load' <Predicate = (!exitcond2529)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65598> <RAM>
ST_10 : Operation 259 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop131"   --->   Operation 259 'br' 'br_ln0' <Predicate = (exitcond2529)> <Delay = 1.58>

State 11 <SV = 6> <Delay = 6.50>
ST_11 : Operation 260 [1/2] (3.25ns)   --->   "%database_load = load i17 %database_addr"   --->   Operation 260 'load' 'database_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65598> <RAM>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%empty_28 = trunc i17 %loop_index146"   --->   Operation 261 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%newIndex4 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %loop_index146, i32 3, i32 16"   --->   Operation 262 'partselect' 'newIndex4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%newIndex2590_cast = zext i14 %newIndex4"   --->   Operation 263 'zext' 'newIndex2590_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%database_buff_0_addr = getelementptr i8 %database_buff_0, i64 0, i64 %newIndex2590_cast"   --->   Operation 264 'getelementptr' 'database_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%database_buff_1_addr = getelementptr i8 %database_buff_1, i64 0, i64 %newIndex2590_cast"   --->   Operation 265 'getelementptr' 'database_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%database_buff_2_addr = getelementptr i8 %database_buff_2, i64 0, i64 %newIndex2590_cast"   --->   Operation 266 'getelementptr' 'database_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%database_buff_3_addr = getelementptr i8 %database_buff_3, i64 0, i64 %newIndex2590_cast"   --->   Operation 267 'getelementptr' 'database_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%database_buff_4_addr = getelementptr i8 %database_buff_4, i64 0, i64 %newIndex2590_cast"   --->   Operation 268 'getelementptr' 'database_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%database_buff_5_addr = getelementptr i8 %database_buff_5, i64 0, i64 %newIndex2590_cast"   --->   Operation 269 'getelementptr' 'database_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%database_buff_6_addr = getelementptr i8 %database_buff_6, i64 0, i64 %newIndex2590_cast"   --->   Operation 270 'getelementptr' 'database_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%database_buff_7_addr = getelementptr i8 %database_buff_7, i64 0, i64 %newIndex2590_cast"   --->   Operation 271 'getelementptr' 'database_buff_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_28, void %branch311, i3 0, void %branch304, i3 1, void %branch305, i3 2, void %branch306, i3 3, void %branch307, i3 4, void %branch308, i3 5, void %branch309, i3 6, void %branch310"   --->   Operation 272 'switch' 'switch_ln0' <Predicate = true> <Delay = 1.36>
ST_11 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_6_addr"   --->   Operation 273 'store' 'store_ln0' <Predicate = (empty_28 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop145.split2599"   --->   Operation 274 'br' 'br_ln0' <Predicate = (empty_28 == 6)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_5_addr"   --->   Operation 275 'store' 'store_ln0' <Predicate = (empty_28 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop145.split2599"   --->   Operation 276 'br' 'br_ln0' <Predicate = (empty_28 == 5)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_4_addr"   --->   Operation 277 'store' 'store_ln0' <Predicate = (empty_28 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop145.split2599"   --->   Operation 278 'br' 'br_ln0' <Predicate = (empty_28 == 4)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_3_addr"   --->   Operation 279 'store' 'store_ln0' <Predicate = (empty_28 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop145.split2599"   --->   Operation 280 'br' 'br_ln0' <Predicate = (empty_28 == 3)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_2_addr"   --->   Operation 281 'store' 'store_ln0' <Predicate = (empty_28 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop145.split2599"   --->   Operation 282 'br' 'br_ln0' <Predicate = (empty_28 == 2)> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_1_addr"   --->   Operation 283 'store' 'store_ln0' <Predicate = (empty_28 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop145.split2599"   --->   Operation 284 'br' 'br_ln0' <Predicate = (empty_28 == 1)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_0_addr"   --->   Operation 285 'store' 'store_ln0' <Predicate = (empty_28 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop145.split2599"   --->   Operation 286 'br' 'br_ln0' <Predicate = (empty_28 == 0)> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_7_addr"   --->   Operation 287 'store' 'store_ln0' <Predicate = (empty_28 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop145.split2599"   --->   Operation 288 'br' 'br_ln0' <Predicate = (empty_28 == 7)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop145"   --->   Operation 289 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 4.68>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%empty_29 = phi i6 %empty_30, void %memset.loop131.split1327, i6 0, void %memset.loop131.preheader"   --->   Operation 290 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (1.82ns)   --->   "%empty_30 = add i6 %empty_29, i6 1"   --->   Operation 291 'add' 'empty_30' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 292 [1/1] (1.42ns)   --->   "%exitcond2518 = icmp_eq  i6 %empty_29, i6 32"   --->   Operation 292 'icmp' 'exitcond2518' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 293 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2518, void %memset.loop131.split, void %memset.loop.preheader"   --->   Operation 294 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%empty_32 = trunc i6 %empty_29"   --->   Operation 295 'trunc' 'empty_32' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%newIndex5 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %empty_29, i32 3, i32 4"   --->   Operation 296 'partselect' 'newIndex5' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%newIndex1318_cast = zext i2 %newIndex5"   --->   Operation 297 'zext' 'newIndex1318_cast' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_1 = getelementptr i17 %max_value_arr_0, i64 0, i64 %newIndex1318_cast"   --->   Operation 298 'getelementptr' 'max_value_arr_0_addr_1' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr = getelementptr i17 %max_value_arr_1, i64 0, i64 %newIndex1318_cast"   --->   Operation 299 'getelementptr' 'max_value_arr_1_addr' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr = getelementptr i17 %max_value_arr_2, i64 0, i64 %newIndex1318_cast"   --->   Operation 300 'getelementptr' 'max_value_arr_2_addr' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr = getelementptr i17 %max_value_arr_3, i64 0, i64 %newIndex1318_cast"   --->   Operation 301 'getelementptr' 'max_value_arr_3_addr' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr = getelementptr i17 %max_value_arr_4, i64 0, i64 %newIndex1318_cast"   --->   Operation 302 'getelementptr' 'max_value_arr_4_addr' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr = getelementptr i17 %max_value_arr_5, i64 0, i64 %newIndex1318_cast"   --->   Operation 303 'getelementptr' 'max_value_arr_5_addr' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr = getelementptr i17 %max_value_arr_6, i64 0, i64 %newIndex1318_cast"   --->   Operation 304 'getelementptr' 'max_value_arr_6_addr' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr = getelementptr i17 %max_value_arr_7, i64 0, i64 %newIndex1318_cast"   --->   Operation 305 'getelementptr' 'max_value_arr_7_addr' <Predicate = (!exitcond2518)> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_32, void %branch31, i3 0, void %branch24, i3 1, void %branch25, i3 2, void %branch26, i3 3, void %branch27, i3 4, void %branch28, i3 5, void %branch29, i3 6, void %branch30"   --->   Operation 306 'switch' 'switch_ln0' <Predicate = (!exitcond2518)> <Delay = 1.36>
ST_13 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_6_addr"   --->   Operation 307 'store' 'store_ln0' <Predicate = (!exitcond2518 & empty_32 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop131.split1327"   --->   Operation 308 'br' 'br_ln0' <Predicate = (!exitcond2518 & empty_32 == 6)> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_5_addr"   --->   Operation 309 'store' 'store_ln0' <Predicate = (!exitcond2518 & empty_32 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop131.split1327"   --->   Operation 310 'br' 'br_ln0' <Predicate = (!exitcond2518 & empty_32 == 5)> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_4_addr"   --->   Operation 311 'store' 'store_ln0' <Predicate = (!exitcond2518 & empty_32 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop131.split1327"   --->   Operation 312 'br' 'br_ln0' <Predicate = (!exitcond2518 & empty_32 == 4)> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_3_addr"   --->   Operation 313 'store' 'store_ln0' <Predicate = (!exitcond2518 & empty_32 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop131.split1327"   --->   Operation 314 'br' 'br_ln0' <Predicate = (!exitcond2518 & empty_32 == 3)> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_2_addr"   --->   Operation 315 'store' 'store_ln0' <Predicate = (!exitcond2518 & empty_32 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop131.split1327"   --->   Operation 316 'br' 'br_ln0' <Predicate = (!exitcond2518 & empty_32 == 2)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_1_addr"   --->   Operation 317 'store' 'store_ln0' <Predicate = (!exitcond2518 & empty_32 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop131.split1327"   --->   Operation 318 'br' 'br_ln0' <Predicate = (!exitcond2518 & empty_32 == 1)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_0_addr_1"   --->   Operation 319 'store' 'store_ln0' <Predicate = (!exitcond2518 & empty_32 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop131.split1327"   --->   Operation 320 'br' 'br_ln0' <Predicate = (!exitcond2518 & empty_32 == 0)> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_7_addr"   --->   Operation 321 'store' 'store_ln0' <Predicate = (!exitcond2518 & empty_32 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop131.split1327"   --->   Operation 322 'br' 'br_ln0' <Predicate = (!exitcond2518 & empty_32 == 7)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 323 'br' 'br_ln0' <Predicate = (exitcond2518)> <Delay = 1.58>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop131"   --->   Operation 324 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 7> <Delay = 4.68>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%empty_33 = phi i6 %empty_34, void %memset.loop.split1357, i6 0, void %memset.loop.preheader"   --->   Operation 325 'phi' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (1.82ns)   --->   "%empty_34 = add i6 %empty_33, i6 1"   --->   Operation 326 'add' 'empty_34' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 327 [1/1] (1.42ns)   --->   "%exitcond2507 = icmp_eq  i6 %empty_33, i6 32"   --->   Operation 327 'icmp' 'exitcond2507' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 328 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2507, void %memset.loop.split, void %split"   --->   Operation 329 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%empty_36 = trunc i6 %empty_33"   --->   Operation 330 'trunc' 'empty_36' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (0.00ns)   --->   "%newIndex6 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %empty_33, i32 3, i32 4"   --->   Operation 331 'partselect' 'newIndex6' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%newIndex1348_cast = zext i2 %newIndex6"   --->   Operation 332 'zext' 'newIndex1348_cast' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_4 = getelementptr i22 %max_index_arr_0, i64 0, i64 %newIndex1348_cast"   --->   Operation 333 'getelementptr' 'max_index_arr_0_addr_4' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_4 = getelementptr i22 %max_index_arr_1, i64 0, i64 %newIndex1348_cast"   --->   Operation 334 'getelementptr' 'max_index_arr_1_addr_4' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_4 = getelementptr i22 %max_index_arr_2, i64 0, i64 %newIndex1348_cast"   --->   Operation 335 'getelementptr' 'max_index_arr_2_addr_4' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_4 = getelementptr i22 %max_index_arr_3, i64 0, i64 %newIndex1348_cast"   --->   Operation 336 'getelementptr' 'max_index_arr_3_addr_4' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_4 = getelementptr i22 %max_index_arr_4, i64 0, i64 %newIndex1348_cast"   --->   Operation 337 'getelementptr' 'max_index_arr_4_addr_4' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_4 = getelementptr i22 %max_index_arr_5, i64 0, i64 %newIndex1348_cast"   --->   Operation 338 'getelementptr' 'max_index_arr_5_addr_4' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_4 = getelementptr i22 %max_index_arr_6, i64 0, i64 %newIndex1348_cast"   --->   Operation 339 'getelementptr' 'max_index_arr_6_addr_4' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_4 = getelementptr i22 %max_index_arr_7, i64 0, i64 %newIndex1348_cast"   --->   Operation 340 'getelementptr' 'max_index_arr_7_addr_4' <Predicate = (!exitcond2507)> <Delay = 0.00>
ST_15 : Operation 341 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_36, void %branch39, i3 0, void %branch32, i3 1, void %branch33, i3 2, void %branch34, i3 3, void %branch35, i3 4, void %branch36, i3 5, void %branch37, i3 6, void %branch38"   --->   Operation 341 'switch' 'switch_ln0' <Predicate = (!exitcond2507)> <Delay = 1.36>
ST_15 : Operation 342 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_6_addr_4"   --->   Operation 342 'store' 'store_ln0' <Predicate = (!exitcond2507 & empty_36 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_15 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1357"   --->   Operation 343 'br' 'br_ln0' <Predicate = (!exitcond2507 & empty_36 == 6)> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_5_addr_4"   --->   Operation 344 'store' 'store_ln0' <Predicate = (!exitcond2507 & empty_36 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_15 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1357"   --->   Operation 345 'br' 'br_ln0' <Predicate = (!exitcond2507 & empty_36 == 5)> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_4_addr_4"   --->   Operation 346 'store' 'store_ln0' <Predicate = (!exitcond2507 & empty_36 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_15 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1357"   --->   Operation 347 'br' 'br_ln0' <Predicate = (!exitcond2507 & empty_36 == 4)> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_3_addr_4"   --->   Operation 348 'store' 'store_ln0' <Predicate = (!exitcond2507 & empty_36 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_15 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1357"   --->   Operation 349 'br' 'br_ln0' <Predicate = (!exitcond2507 & empty_36 == 3)> <Delay = 0.00>
ST_15 : Operation 350 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_2_addr_4"   --->   Operation 350 'store' 'store_ln0' <Predicate = (!exitcond2507 & empty_36 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_15 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1357"   --->   Operation 351 'br' 'br_ln0' <Predicate = (!exitcond2507 & empty_36 == 2)> <Delay = 0.00>
ST_15 : Operation 352 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_1_addr_4"   --->   Operation 352 'store' 'store_ln0' <Predicate = (!exitcond2507 & empty_36 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1357"   --->   Operation 353 'br' 'br_ln0' <Predicate = (!exitcond2507 & empty_36 == 1)> <Delay = 0.00>
ST_15 : Operation 354 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_0_addr_4"   --->   Operation 354 'store' 'store_ln0' <Predicate = (!exitcond2507 & empty_36 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1357"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!exitcond2507 & empty_36 == 0)> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_7_addr_4"   --->   Operation 356 'store' 'store_ln0' <Predicate = (!exitcond2507 & empty_36 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1357"   --->   Operation 357 'br' 'br_ln0' <Predicate = (!exitcond2507 & empty_36 == 7)> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%querry_buff_7_addr_1 = getelementptr i8 %querry_buff_7, i64 0, i64 3"   --->   Operation 358 'getelementptr' 'querry_buff_7_addr_1' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 359 [2/2] (3.25ns)   --->   "%querry_buff_7_load = load i2 %querry_buff_7_addr_1"   --->   Operation 359 'load' 'querry_buff_7_load' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 360 [1/1] (0.00ns)   --->   "%querry_buff_6_addr_1 = getelementptr i8 %querry_buff_6, i64 0, i64 3"   --->   Operation 360 'getelementptr' 'querry_buff_6_addr_1' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 361 [2/2] (3.25ns)   --->   "%querry_buff_6_load = load i2 %querry_buff_6_addr_1"   --->   Operation 361 'load' 'querry_buff_6_load' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%querry_buff_5_addr_1 = getelementptr i8 %querry_buff_5, i64 0, i64 3"   --->   Operation 362 'getelementptr' 'querry_buff_5_addr_1' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 363 [2/2] (3.25ns)   --->   "%querry_buff_5_load = load i2 %querry_buff_5_addr_1"   --->   Operation 363 'load' 'querry_buff_5_load' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%querry_buff_4_addr_1 = getelementptr i8 %querry_buff_4, i64 0, i64 3"   --->   Operation 364 'getelementptr' 'querry_buff_4_addr_1' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 365 [2/2] (3.25ns)   --->   "%querry_buff_4_load = load i2 %querry_buff_4_addr_1"   --->   Operation 365 'load' 'querry_buff_4_load' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%querry_buff_3_addr_1 = getelementptr i8 %querry_buff_3, i64 0, i64 3"   --->   Operation 366 'getelementptr' 'querry_buff_3_addr_1' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 367 [2/2] (3.25ns)   --->   "%querry_buff_3_load = load i2 %querry_buff_3_addr_1"   --->   Operation 367 'load' 'querry_buff_3_load' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%querry_buff_2_addr_1 = getelementptr i8 %querry_buff_2, i64 0, i64 3"   --->   Operation 368 'getelementptr' 'querry_buff_2_addr_1' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 369 [2/2] (3.25ns)   --->   "%querry_buff_2_load = load i2 %querry_buff_2_addr_1"   --->   Operation 369 'load' 'querry_buff_2_load' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%querry_buff_1_addr_1 = getelementptr i8 %querry_buff_1, i64 0, i64 3"   --->   Operation 370 'getelementptr' 'querry_buff_1_addr_1' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 371 [2/2] (3.25ns)   --->   "%querry_buff_1_load = load i2 %querry_buff_1_addr_1"   --->   Operation 371 'load' 'querry_buff_1_load' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%querry_buff_0_addr_2 = getelementptr i8 %querry_buff_0, i64 0, i64 3"   --->   Operation 372 'getelementptr' 'querry_buff_0_addr_2' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 373 [2/2] (3.25ns)   --->   "%querry_buff_0_load = load i2 %querry_buff_0_addr_2"   --->   Operation 373 'load' 'querry_buff_0_load' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%querry_buff_7_addr_2 = getelementptr i8 %querry_buff_7, i64 0, i64 2"   --->   Operation 374 'getelementptr' 'querry_buff_7_addr_2' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 375 [2/2] (3.25ns)   --->   "%querry_buff_7_load_1 = load i2 %querry_buff_7_addr_2"   --->   Operation 375 'load' 'querry_buff_7_load_1' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%querry_buff_6_addr_2 = getelementptr i8 %querry_buff_6, i64 0, i64 2"   --->   Operation 376 'getelementptr' 'querry_buff_6_addr_2' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 377 [2/2] (3.25ns)   --->   "%querry_buff_6_load_1 = load i2 %querry_buff_6_addr_2"   --->   Operation 377 'load' 'querry_buff_6_load_1' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%querry_buff_5_addr_2 = getelementptr i8 %querry_buff_5, i64 0, i64 2"   --->   Operation 378 'getelementptr' 'querry_buff_5_addr_2' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 379 [2/2] (3.25ns)   --->   "%querry_buff_5_load_1 = load i2 %querry_buff_5_addr_2"   --->   Operation 379 'load' 'querry_buff_5_load_1' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%querry_buff_4_addr_2 = getelementptr i8 %querry_buff_4, i64 0, i64 2"   --->   Operation 380 'getelementptr' 'querry_buff_4_addr_2' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 381 [2/2] (3.25ns)   --->   "%querry_buff_4_load_1 = load i2 %querry_buff_4_addr_2"   --->   Operation 381 'load' 'querry_buff_4_load_1' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%querry_buff_3_addr_2 = getelementptr i8 %querry_buff_3, i64 0, i64 2"   --->   Operation 382 'getelementptr' 'querry_buff_3_addr_2' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 383 [2/2] (3.25ns)   --->   "%querry_buff_3_load_1 = load i2 %querry_buff_3_addr_2"   --->   Operation 383 'load' 'querry_buff_3_load_1' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%querry_buff_2_addr_2 = getelementptr i8 %querry_buff_2, i64 0, i64 2"   --->   Operation 384 'getelementptr' 'querry_buff_2_addr_2' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 385 [2/2] (3.25ns)   --->   "%querry_buff_2_load_1 = load i2 %querry_buff_2_addr_2"   --->   Operation 385 'load' 'querry_buff_2_load_1' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%querry_buff_1_addr_2 = getelementptr i8 %querry_buff_1, i64 0, i64 2"   --->   Operation 386 'getelementptr' 'querry_buff_1_addr_2' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 387 [2/2] (3.25ns)   --->   "%querry_buff_1_load_1 = load i2 %querry_buff_1_addr_2"   --->   Operation 387 'load' 'querry_buff_1_load_1' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%querry_buff_0_addr_3 = getelementptr i8 %querry_buff_0, i64 0, i64 2"   --->   Operation 388 'getelementptr' 'querry_buff_0_addr_3' <Predicate = (exitcond2507)> <Delay = 0.00>
ST_15 : Operation 389 [2/2] (3.25ns)   --->   "%querry_buff_0_load_1 = load i2 %querry_buff_0_addr_3"   --->   Operation 389 'load' 'querry_buff_0_load_1' <Predicate = (exitcond2507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 16 <SV = 8> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 390 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 8> <Delay = 3.25>
ST_17 : Operation 391 [1/2] (3.25ns)   --->   "%querry_buff_7_load = load i2 %querry_buff_7_addr_1"   --->   Operation 391 'load' 'querry_buff_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 392 [1/2] (3.25ns)   --->   "%querry_buff_6_load = load i2 %querry_buff_6_addr_1"   --->   Operation 392 'load' 'querry_buff_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 393 [1/2] (3.25ns)   --->   "%querry_buff_5_load = load i2 %querry_buff_5_addr_1"   --->   Operation 393 'load' 'querry_buff_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 394 [1/2] (3.25ns)   --->   "%querry_buff_4_load = load i2 %querry_buff_4_addr_1"   --->   Operation 394 'load' 'querry_buff_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 395 [1/2] (3.25ns)   --->   "%querry_buff_3_load = load i2 %querry_buff_3_addr_1"   --->   Operation 395 'load' 'querry_buff_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 396 [1/2] (3.25ns)   --->   "%querry_buff_2_load = load i2 %querry_buff_2_addr_1"   --->   Operation 396 'load' 'querry_buff_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 397 [1/2] (3.25ns)   --->   "%querry_buff_1_load = load i2 %querry_buff_1_addr_1"   --->   Operation 397 'load' 'querry_buff_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 398 [1/2] (3.25ns)   --->   "%querry_buff_0_load = load i2 %querry_buff_0_addr_2"   --->   Operation 398 'load' 'querry_buff_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 399 [1/2] (3.25ns)   --->   "%querry_buff_7_load_1 = load i2 %querry_buff_7_addr_2"   --->   Operation 399 'load' 'querry_buff_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 400 [1/2] (3.25ns)   --->   "%querry_buff_6_load_1 = load i2 %querry_buff_6_addr_2"   --->   Operation 400 'load' 'querry_buff_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 401 [1/2] (3.25ns)   --->   "%querry_buff_5_load_1 = load i2 %querry_buff_5_addr_2"   --->   Operation 401 'load' 'querry_buff_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 402 [1/2] (3.25ns)   --->   "%querry_buff_4_load_1 = load i2 %querry_buff_4_addr_2"   --->   Operation 402 'load' 'querry_buff_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 403 [1/2] (3.25ns)   --->   "%querry_buff_3_load_1 = load i2 %querry_buff_3_addr_2"   --->   Operation 403 'load' 'querry_buff_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 404 [1/2] (3.25ns)   --->   "%querry_buff_2_load_1 = load i2 %querry_buff_2_addr_2"   --->   Operation 404 'load' 'querry_buff_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 405 [1/2] (3.25ns)   --->   "%querry_buff_1_load_1 = load i2 %querry_buff_1_addr_2"   --->   Operation 405 'load' 'querry_buff_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 406 [1/2] (3.25ns)   --->   "%querry_buff_0_load_1 = load i2 %querry_buff_0_addr_3"   --->   Operation 406 'load' 'querry_buff_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 407 [1/1] (0.00ns)   --->   "%querry_buff_7_addr_3 = getelementptr i8 %querry_buff_7, i64 0, i64 1"   --->   Operation 407 'getelementptr' 'querry_buff_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 408 [2/2] (3.25ns)   --->   "%querry_buff_7_load_2 = load i2 %querry_buff_7_addr_3"   --->   Operation 408 'load' 'querry_buff_7_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%querry_buff_6_addr_3 = getelementptr i8 %querry_buff_6, i64 0, i64 1"   --->   Operation 409 'getelementptr' 'querry_buff_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 410 [2/2] (3.25ns)   --->   "%querry_buff_6_load_2 = load i2 %querry_buff_6_addr_3"   --->   Operation 410 'load' 'querry_buff_6_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%querry_buff_5_addr_3 = getelementptr i8 %querry_buff_5, i64 0, i64 1"   --->   Operation 411 'getelementptr' 'querry_buff_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 412 [2/2] (3.25ns)   --->   "%querry_buff_5_load_2 = load i2 %querry_buff_5_addr_3"   --->   Operation 412 'load' 'querry_buff_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%querry_buff_4_addr_3 = getelementptr i8 %querry_buff_4, i64 0, i64 1"   --->   Operation 413 'getelementptr' 'querry_buff_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [2/2] (3.25ns)   --->   "%querry_buff_4_load_2 = load i2 %querry_buff_4_addr_3"   --->   Operation 414 'load' 'querry_buff_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "%querry_buff_3_addr_3 = getelementptr i8 %querry_buff_3, i64 0, i64 1"   --->   Operation 415 'getelementptr' 'querry_buff_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 416 [2/2] (3.25ns)   --->   "%querry_buff_3_load_2 = load i2 %querry_buff_3_addr_3"   --->   Operation 416 'load' 'querry_buff_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%querry_buff_2_addr_3 = getelementptr i8 %querry_buff_2, i64 0, i64 1"   --->   Operation 417 'getelementptr' 'querry_buff_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 418 [2/2] (3.25ns)   --->   "%querry_buff_2_load_2 = load i2 %querry_buff_2_addr_3"   --->   Operation 418 'load' 'querry_buff_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 419 [1/1] (0.00ns)   --->   "%querry_buff_1_addr_3 = getelementptr i8 %querry_buff_1, i64 0, i64 1"   --->   Operation 419 'getelementptr' 'querry_buff_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 420 [2/2] (3.25ns)   --->   "%querry_buff_1_load_2 = load i2 %querry_buff_1_addr_3"   --->   Operation 420 'load' 'querry_buff_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "%querry_buff_0_addr_4 = getelementptr i8 %querry_buff_0, i64 0, i64 1"   --->   Operation 421 'getelementptr' 'querry_buff_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 422 [2/2] (3.25ns)   --->   "%querry_buff_0_load_2 = load i2 %querry_buff_0_addr_4"   --->   Operation 422 'load' 'querry_buff_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 423 [1/1] (0.00ns)   --->   "%querry_buff_7_addr_4 = getelementptr i8 %querry_buff_7, i64 0, i64 0"   --->   Operation 423 'getelementptr' 'querry_buff_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 424 [2/2] (3.25ns)   --->   "%querry_buff_7_load_3 = load i2 %querry_buff_7_addr_4"   --->   Operation 424 'load' 'querry_buff_7_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%querry_buff_6_addr_4 = getelementptr i8 %querry_buff_6, i64 0, i64 0"   --->   Operation 425 'getelementptr' 'querry_buff_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 426 [2/2] (3.25ns)   --->   "%querry_buff_6_load_3 = load i2 %querry_buff_6_addr_4"   --->   Operation 426 'load' 'querry_buff_6_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%querry_buff_5_addr_4 = getelementptr i8 %querry_buff_5, i64 0, i64 0"   --->   Operation 427 'getelementptr' 'querry_buff_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 428 [2/2] (3.25ns)   --->   "%querry_buff_5_load_3 = load i2 %querry_buff_5_addr_4"   --->   Operation 428 'load' 'querry_buff_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%querry_buff_4_addr_4 = getelementptr i8 %querry_buff_4, i64 0, i64 0"   --->   Operation 429 'getelementptr' 'querry_buff_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 430 [2/2] (3.25ns)   --->   "%querry_buff_4_load_3 = load i2 %querry_buff_4_addr_4"   --->   Operation 430 'load' 'querry_buff_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 431 [1/1] (0.00ns)   --->   "%querry_buff_3_addr_4 = getelementptr i8 %querry_buff_3, i64 0, i64 0"   --->   Operation 431 'getelementptr' 'querry_buff_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 432 [2/2] (3.25ns)   --->   "%querry_buff_3_load_3 = load i2 %querry_buff_3_addr_4"   --->   Operation 432 'load' 'querry_buff_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 433 [1/1] (0.00ns)   --->   "%querry_buff_2_addr_4 = getelementptr i8 %querry_buff_2, i64 0, i64 0"   --->   Operation 433 'getelementptr' 'querry_buff_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 434 [2/2] (3.25ns)   --->   "%querry_buff_2_load_3 = load i2 %querry_buff_2_addr_4"   --->   Operation 434 'load' 'querry_buff_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 435 [1/1] (0.00ns)   --->   "%querry_buff_1_addr_4 = getelementptr i8 %querry_buff_1, i64 0, i64 0"   --->   Operation 435 'getelementptr' 'querry_buff_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 436 [2/2] (3.25ns)   --->   "%querry_buff_1_load_3 = load i2 %querry_buff_1_addr_4"   --->   Operation 436 'load' 'querry_buff_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 437 [2/2] (3.25ns)   --->   "%querry_buff_0_load_3 = load i2 %querry_buff_0_addr" [max_loop/lsal.cpp:21]   --->   Operation 437 'load' 'querry_buff_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_17 : Operation 438 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_5 = getelementptr i16 %diag_array_3_0, i64 0, i64 4"   --->   Operation 438 'getelementptr' 'diag_array_3_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 439 [2/2] (3.25ns)   --->   "%diag_array_3_0_load = load i3 %diag_array_3_0_addr_5"   --->   Operation 439 'load' 'diag_array_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 18 <SV = 9> <Delay = 3.25>
ST_18 : Operation 440 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr_1 = getelementptr i16 %diag_array_1_1, i64 0, i64 0"   --->   Operation 440 'getelementptr' 'diag_array_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 441 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr_1 = getelementptr i16 %diag_array_2_1, i64 0, i64 0"   --->   Operation 441 'getelementptr' 'diag_array_2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 442 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr_1 = getelementptr i16 %diag_array_1_2, i64 0, i64 0"   --->   Operation 442 'getelementptr' 'diag_array_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 443 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr_1 = getelementptr i16 %diag_array_2_2, i64 0, i64 0"   --->   Operation 443 'getelementptr' 'diag_array_2_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 444 [1/1] (0.00ns)   --->   "%direction_buff_1_addr = getelementptr i2 %direction_buff_1, i64 0, i64 0"   --->   Operation 444 'getelementptr' 'direction_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 445 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_1 = getelementptr i17 %max_value_arr_1, i64 0, i64 0"   --->   Operation 445 'getelementptr' 'max_value_arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 446 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr = getelementptr i22 %max_index_arr_1, i64 0, i64 0"   --->   Operation 446 'getelementptr' 'max_index_arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 447 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr_1 = getelementptr i16 %diag_array_1_3, i64 0, i64 0"   --->   Operation 447 'getelementptr' 'diag_array_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 448 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr_1 = getelementptr i16 %diag_array_2_3, i64 0, i64 0"   --->   Operation 448 'getelementptr' 'diag_array_2_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 449 [1/1] (0.00ns)   --->   "%direction_buff_2_addr = getelementptr i2 %direction_buff_2, i64 0, i64 0"   --->   Operation 449 'getelementptr' 'direction_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 450 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_1 = getelementptr i17 %max_value_arr_2, i64 0, i64 0"   --->   Operation 450 'getelementptr' 'max_value_arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr = getelementptr i22 %max_index_arr_2, i64 0, i64 0"   --->   Operation 451 'getelementptr' 'max_index_arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr_1 = getelementptr i16 %diag_array_1_4, i64 0, i64 0"   --->   Operation 452 'getelementptr' 'diag_array_1_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr_1 = getelementptr i16 %diag_array_2_4, i64 0, i64 0"   --->   Operation 453 'getelementptr' 'diag_array_2_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (0.00ns)   --->   "%direction_buff_3_addr = getelementptr i2 %direction_buff_3, i64 0, i64 0"   --->   Operation 454 'getelementptr' 'direction_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 455 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_1 = getelementptr i17 %max_value_arr_3, i64 0, i64 0"   --->   Operation 455 'getelementptr' 'max_value_arr_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr = getelementptr i22 %max_index_arr_3, i64 0, i64 0"   --->   Operation 456 'getelementptr' 'max_index_arr_3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 457 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr_1 = getelementptr i16 %diag_array_1_5, i64 0, i64 0"   --->   Operation 457 'getelementptr' 'diag_array_1_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 458 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr_1 = getelementptr i16 %diag_array_2_5, i64 0, i64 0"   --->   Operation 458 'getelementptr' 'diag_array_2_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 459 [1/1] (0.00ns)   --->   "%direction_buff_4_addr = getelementptr i2 %direction_buff_4, i64 0, i64 0"   --->   Operation 459 'getelementptr' 'direction_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 460 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_1 = getelementptr i17 %max_value_arr_4, i64 0, i64 0"   --->   Operation 460 'getelementptr' 'max_value_arr_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 461 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr = getelementptr i22 %max_index_arr_4, i64 0, i64 0"   --->   Operation 461 'getelementptr' 'max_index_arr_4_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 462 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr_1 = getelementptr i16 %diag_array_1_6, i64 0, i64 0"   --->   Operation 462 'getelementptr' 'diag_array_1_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 463 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr_1 = getelementptr i16 %diag_array_2_6, i64 0, i64 0"   --->   Operation 463 'getelementptr' 'diag_array_2_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 464 [1/1] (0.00ns)   --->   "%direction_buff_5_addr = getelementptr i2 %direction_buff_5, i64 0, i64 0"   --->   Operation 464 'getelementptr' 'direction_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 465 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_1 = getelementptr i17 %max_value_arr_5, i64 0, i64 0"   --->   Operation 465 'getelementptr' 'max_value_arr_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 466 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr = getelementptr i22 %max_index_arr_5, i64 0, i64 0"   --->   Operation 466 'getelementptr' 'max_index_arr_5_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr_1 = getelementptr i16 %diag_array_1_7, i64 0, i64 0"   --->   Operation 467 'getelementptr' 'diag_array_1_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 468 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr_1 = getelementptr i16 %diag_array_2_7, i64 0, i64 0"   --->   Operation 468 'getelementptr' 'diag_array_2_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%direction_buff_6_addr = getelementptr i2 %direction_buff_6, i64 0, i64 0"   --->   Operation 469 'getelementptr' 'direction_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_1 = getelementptr i17 %max_value_arr_6, i64 0, i64 0"   --->   Operation 470 'getelementptr' 'max_value_arr_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr = getelementptr i22 %max_index_arr_6, i64 0, i64 0"   --->   Operation 471 'getelementptr' 'max_index_arr_6_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_1 = getelementptr i16 %diag_array_1_0, i64 0, i64 1"   --->   Operation 472 'getelementptr' 'diag_array_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_2 = getelementptr i16 %diag_array_2_0, i64 0, i64 1"   --->   Operation 473 'getelementptr' 'diag_array_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 474 [1/1] (0.00ns)   --->   "%direction_buff_7_addr = getelementptr i2 %direction_buff_7, i64 0, i64 0"   --->   Operation 474 'getelementptr' 'direction_buff_7_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 475 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_1 = getelementptr i17 %max_value_arr_7, i64 0, i64 0"   --->   Operation 475 'getelementptr' 'max_value_arr_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 476 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr = getelementptr i22 %max_index_arr_7, i64 0, i64 0"   --->   Operation 476 'getelementptr' 'max_index_arr_7_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 477 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr_2 = getelementptr i16 %diag_array_1_1, i64 0, i64 1"   --->   Operation 477 'getelementptr' 'diag_array_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 478 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr_2 = getelementptr i16 %diag_array_2_1, i64 0, i64 1"   --->   Operation 478 'getelementptr' 'diag_array_2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 479 [1/1] (0.00ns)   --->   "%direction_buff_0_addr_1 = getelementptr i2 %direction_buff_0, i64 0, i64 1"   --->   Operation 479 'getelementptr' 'direction_buff_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 480 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_2 = getelementptr i16 %diag_array_3_0, i64 0, i64 1"   --->   Operation 480 'getelementptr' 'diag_array_3_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 481 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_2 = getelementptr i17 %max_value_arr_0, i64 0, i64 1"   --->   Operation 481 'getelementptr' 'max_value_arr_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 482 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_1 = getelementptr i22 %max_index_arr_0, i64 0, i64 1"   --->   Operation 482 'getelementptr' 'max_index_arr_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 483 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr_2 = getelementptr i16 %diag_array_1_2, i64 0, i64 1"   --->   Operation 483 'getelementptr' 'diag_array_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 484 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr_2 = getelementptr i16 %diag_array_2_2, i64 0, i64 1"   --->   Operation 484 'getelementptr' 'diag_array_2_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%direction_buff_1_addr_1 = getelementptr i2 %direction_buff_1, i64 0, i64 1"   --->   Operation 485 'getelementptr' 'direction_buff_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 486 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_2 = getelementptr i17 %max_value_arr_1, i64 0, i64 1"   --->   Operation 486 'getelementptr' 'max_value_arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_1 = getelementptr i22 %max_index_arr_1, i64 0, i64 1"   --->   Operation 487 'getelementptr' 'max_index_arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 488 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr_2 = getelementptr i16 %diag_array_1_3, i64 0, i64 1"   --->   Operation 488 'getelementptr' 'diag_array_1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 489 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr_2 = getelementptr i16 %diag_array_2_3, i64 0, i64 1"   --->   Operation 489 'getelementptr' 'diag_array_2_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 490 [1/1] (0.00ns)   --->   "%direction_buff_2_addr_1 = getelementptr i2 %direction_buff_2, i64 0, i64 1"   --->   Operation 490 'getelementptr' 'direction_buff_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 491 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_2 = getelementptr i17 %max_value_arr_2, i64 0, i64 1"   --->   Operation 491 'getelementptr' 'max_value_arr_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 492 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_1 = getelementptr i22 %max_index_arr_2, i64 0, i64 1"   --->   Operation 492 'getelementptr' 'max_index_arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 493 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr_2 = getelementptr i16 %diag_array_1_4, i64 0, i64 1"   --->   Operation 493 'getelementptr' 'diag_array_1_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 494 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr_2 = getelementptr i16 %diag_array_2_4, i64 0, i64 1"   --->   Operation 494 'getelementptr' 'diag_array_2_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 495 [1/1] (0.00ns)   --->   "%direction_buff_3_addr_1 = getelementptr i2 %direction_buff_3, i64 0, i64 1"   --->   Operation 495 'getelementptr' 'direction_buff_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 496 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_2 = getelementptr i17 %max_value_arr_3, i64 0, i64 1"   --->   Operation 496 'getelementptr' 'max_value_arr_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 497 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_1 = getelementptr i22 %max_index_arr_3, i64 0, i64 1"   --->   Operation 497 'getelementptr' 'max_index_arr_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 498 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr_2 = getelementptr i16 %diag_array_1_5, i64 0, i64 1"   --->   Operation 498 'getelementptr' 'diag_array_1_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 499 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr_2 = getelementptr i16 %diag_array_2_5, i64 0, i64 1"   --->   Operation 499 'getelementptr' 'diag_array_2_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 500 [1/1] (0.00ns)   --->   "%direction_buff_4_addr_1 = getelementptr i2 %direction_buff_4, i64 0, i64 1"   --->   Operation 500 'getelementptr' 'direction_buff_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 501 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_2 = getelementptr i17 %max_value_arr_4, i64 0, i64 1"   --->   Operation 501 'getelementptr' 'max_value_arr_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 502 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_1 = getelementptr i22 %max_index_arr_4, i64 0, i64 1"   --->   Operation 502 'getelementptr' 'max_index_arr_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 503 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr_2 = getelementptr i16 %diag_array_1_6, i64 0, i64 1"   --->   Operation 503 'getelementptr' 'diag_array_1_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 504 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr_2 = getelementptr i16 %diag_array_2_6, i64 0, i64 1"   --->   Operation 504 'getelementptr' 'diag_array_2_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 505 [1/1] (0.00ns)   --->   "%direction_buff_5_addr_1 = getelementptr i2 %direction_buff_5, i64 0, i64 1"   --->   Operation 505 'getelementptr' 'direction_buff_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 506 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_2 = getelementptr i17 %max_value_arr_5, i64 0, i64 1"   --->   Operation 506 'getelementptr' 'max_value_arr_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 507 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_1 = getelementptr i22 %max_index_arr_5, i64 0, i64 1"   --->   Operation 507 'getelementptr' 'max_index_arr_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 508 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr_2 = getelementptr i16 %diag_array_1_7, i64 0, i64 1"   --->   Operation 508 'getelementptr' 'diag_array_1_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 509 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr_2 = getelementptr i16 %diag_array_2_7, i64 0, i64 1"   --->   Operation 509 'getelementptr' 'diag_array_2_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 510 [1/1] (0.00ns)   --->   "%direction_buff_6_addr_1 = getelementptr i2 %direction_buff_6, i64 0, i64 1"   --->   Operation 510 'getelementptr' 'direction_buff_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 511 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_2 = getelementptr i17 %max_value_arr_6, i64 0, i64 1"   --->   Operation 511 'getelementptr' 'max_value_arr_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 512 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_1 = getelementptr i22 %max_index_arr_6, i64 0, i64 1"   --->   Operation 512 'getelementptr' 'max_index_arr_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 513 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_2 = getelementptr i16 %diag_array_1_0, i64 0, i64 2"   --->   Operation 513 'getelementptr' 'diag_array_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 514 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_3 = getelementptr i16 %diag_array_2_0, i64 0, i64 2"   --->   Operation 514 'getelementptr' 'diag_array_2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 515 [1/1] (0.00ns)   --->   "%direction_buff_7_addr_1 = getelementptr i2 %direction_buff_7, i64 0, i64 1"   --->   Operation 515 'getelementptr' 'direction_buff_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 516 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_2 = getelementptr i17 %max_value_arr_7, i64 0, i64 1"   --->   Operation 516 'getelementptr' 'max_value_arr_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 517 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_1 = getelementptr i22 %max_index_arr_7, i64 0, i64 1"   --->   Operation 517 'getelementptr' 'max_index_arr_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 518 [1/2] (3.25ns)   --->   "%querry_buff_7_load_2 = load i2 %querry_buff_7_addr_3"   --->   Operation 518 'load' 'querry_buff_7_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 519 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr_3 = getelementptr i16 %diag_array_1_1, i64 0, i64 2"   --->   Operation 519 'getelementptr' 'diag_array_1_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 520 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr_3 = getelementptr i16 %diag_array_2_1, i64 0, i64 2"   --->   Operation 520 'getelementptr' 'diag_array_2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 521 [1/1] (0.00ns)   --->   "%direction_buff_0_addr_2 = getelementptr i2 %direction_buff_0, i64 0, i64 2"   --->   Operation 521 'getelementptr' 'direction_buff_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 522 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_3 = getelementptr i16 %diag_array_3_0, i64 0, i64 2"   --->   Operation 522 'getelementptr' 'diag_array_3_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 523 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_3 = getelementptr i17 %max_value_arr_0, i64 0, i64 2"   --->   Operation 523 'getelementptr' 'max_value_arr_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 524 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_2 = getelementptr i22 %max_index_arr_0, i64 0, i64 2"   --->   Operation 524 'getelementptr' 'max_index_arr_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 525 [1/2] (3.25ns)   --->   "%querry_buff_6_load_2 = load i2 %querry_buff_6_addr_3"   --->   Operation 525 'load' 'querry_buff_6_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 526 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr_3 = getelementptr i16 %diag_array_1_2, i64 0, i64 2"   --->   Operation 526 'getelementptr' 'diag_array_1_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 527 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr_3 = getelementptr i16 %diag_array_2_2, i64 0, i64 2"   --->   Operation 527 'getelementptr' 'diag_array_2_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 528 [1/1] (0.00ns)   --->   "%direction_buff_1_addr_2 = getelementptr i2 %direction_buff_1, i64 0, i64 2"   --->   Operation 528 'getelementptr' 'direction_buff_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 529 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_3 = getelementptr i17 %max_value_arr_1, i64 0, i64 2"   --->   Operation 529 'getelementptr' 'max_value_arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 530 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_2 = getelementptr i22 %max_index_arr_1, i64 0, i64 2"   --->   Operation 530 'getelementptr' 'max_index_arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 531 [1/2] (3.25ns)   --->   "%querry_buff_5_load_2 = load i2 %querry_buff_5_addr_3"   --->   Operation 531 'load' 'querry_buff_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 532 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr_3 = getelementptr i16 %diag_array_1_3, i64 0, i64 2"   --->   Operation 532 'getelementptr' 'diag_array_1_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 533 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr_3 = getelementptr i16 %diag_array_2_3, i64 0, i64 2"   --->   Operation 533 'getelementptr' 'diag_array_2_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 534 [1/1] (0.00ns)   --->   "%direction_buff_2_addr_2 = getelementptr i2 %direction_buff_2, i64 0, i64 2"   --->   Operation 534 'getelementptr' 'direction_buff_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 535 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_3 = getelementptr i17 %max_value_arr_2, i64 0, i64 2"   --->   Operation 535 'getelementptr' 'max_value_arr_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 536 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_2 = getelementptr i22 %max_index_arr_2, i64 0, i64 2"   --->   Operation 536 'getelementptr' 'max_index_arr_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 537 [1/2] (3.25ns)   --->   "%querry_buff_4_load_2 = load i2 %querry_buff_4_addr_3"   --->   Operation 537 'load' 'querry_buff_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 538 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr_3 = getelementptr i16 %diag_array_1_4, i64 0, i64 2"   --->   Operation 538 'getelementptr' 'diag_array_1_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 539 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr_3 = getelementptr i16 %diag_array_2_4, i64 0, i64 2"   --->   Operation 539 'getelementptr' 'diag_array_2_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 540 [1/1] (0.00ns)   --->   "%direction_buff_3_addr_2 = getelementptr i2 %direction_buff_3, i64 0, i64 2"   --->   Operation 540 'getelementptr' 'direction_buff_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 541 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_3 = getelementptr i17 %max_value_arr_3, i64 0, i64 2"   --->   Operation 541 'getelementptr' 'max_value_arr_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 542 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_2 = getelementptr i22 %max_index_arr_3, i64 0, i64 2"   --->   Operation 542 'getelementptr' 'max_index_arr_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 543 [1/2] (3.25ns)   --->   "%querry_buff_3_load_2 = load i2 %querry_buff_3_addr_3"   --->   Operation 543 'load' 'querry_buff_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 544 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr_3 = getelementptr i16 %diag_array_1_5, i64 0, i64 2"   --->   Operation 544 'getelementptr' 'diag_array_1_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 545 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr_3 = getelementptr i16 %diag_array_2_5, i64 0, i64 2"   --->   Operation 545 'getelementptr' 'diag_array_2_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 546 [1/1] (0.00ns)   --->   "%direction_buff_4_addr_2 = getelementptr i2 %direction_buff_4, i64 0, i64 2"   --->   Operation 546 'getelementptr' 'direction_buff_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 547 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_3 = getelementptr i17 %max_value_arr_4, i64 0, i64 2"   --->   Operation 547 'getelementptr' 'max_value_arr_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 548 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_2 = getelementptr i22 %max_index_arr_4, i64 0, i64 2"   --->   Operation 548 'getelementptr' 'max_index_arr_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 549 [1/2] (3.25ns)   --->   "%querry_buff_2_load_2 = load i2 %querry_buff_2_addr_3"   --->   Operation 549 'load' 'querry_buff_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 550 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr_3 = getelementptr i16 %diag_array_1_6, i64 0, i64 2"   --->   Operation 550 'getelementptr' 'diag_array_1_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 551 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr_3 = getelementptr i16 %diag_array_2_6, i64 0, i64 2"   --->   Operation 551 'getelementptr' 'diag_array_2_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 552 [1/1] (0.00ns)   --->   "%direction_buff_5_addr_2 = getelementptr i2 %direction_buff_5, i64 0, i64 2"   --->   Operation 552 'getelementptr' 'direction_buff_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 553 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_3 = getelementptr i17 %max_value_arr_5, i64 0, i64 2"   --->   Operation 553 'getelementptr' 'max_value_arr_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 554 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_2 = getelementptr i22 %max_index_arr_5, i64 0, i64 2"   --->   Operation 554 'getelementptr' 'max_index_arr_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 555 [1/2] (3.25ns)   --->   "%querry_buff_1_load_2 = load i2 %querry_buff_1_addr_3"   --->   Operation 555 'load' 'querry_buff_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr_3 = getelementptr i16 %diag_array_1_7, i64 0, i64 2"   --->   Operation 556 'getelementptr' 'diag_array_1_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 557 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr_3 = getelementptr i16 %diag_array_2_7, i64 0, i64 2"   --->   Operation 557 'getelementptr' 'diag_array_2_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 558 [1/1] (0.00ns)   --->   "%direction_buff_6_addr_2 = getelementptr i2 %direction_buff_6, i64 0, i64 2"   --->   Operation 558 'getelementptr' 'direction_buff_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 559 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_3 = getelementptr i17 %max_value_arr_6, i64 0, i64 2"   --->   Operation 559 'getelementptr' 'max_value_arr_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_2 = getelementptr i22 %max_index_arr_6, i64 0, i64 2"   --->   Operation 560 'getelementptr' 'max_index_arr_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 561 [1/2] (3.25ns)   --->   "%querry_buff_0_load_2 = load i2 %querry_buff_0_addr_4"   --->   Operation 561 'load' 'querry_buff_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 562 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_3 = getelementptr i16 %diag_array_1_0, i64 0, i64 3"   --->   Operation 562 'getelementptr' 'diag_array_1_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 563 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_4 = getelementptr i16 %diag_array_2_0, i64 0, i64 3"   --->   Operation 563 'getelementptr' 'diag_array_2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 564 [1/1] (0.00ns)   --->   "%direction_buff_7_addr_2 = getelementptr i2 %direction_buff_7, i64 0, i64 2"   --->   Operation 564 'getelementptr' 'direction_buff_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 565 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_3 = getelementptr i17 %max_value_arr_7, i64 0, i64 2"   --->   Operation 565 'getelementptr' 'max_value_arr_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_2 = getelementptr i22 %max_index_arr_7, i64 0, i64 2"   --->   Operation 566 'getelementptr' 'max_index_arr_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 567 [1/2] (3.25ns)   --->   "%querry_buff_7_load_3 = load i2 %querry_buff_7_addr_4"   --->   Operation 567 'load' 'querry_buff_7_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 568 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr_4 = getelementptr i16 %diag_array_1_1, i64 0, i64 3"   --->   Operation 568 'getelementptr' 'diag_array_1_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 569 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr_4 = getelementptr i16 %diag_array_2_1, i64 0, i64 3"   --->   Operation 569 'getelementptr' 'diag_array_2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (0.00ns)   --->   "%direction_buff_0_addr_3 = getelementptr i2 %direction_buff_0, i64 0, i64 3"   --->   Operation 570 'getelementptr' 'direction_buff_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 571 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_4 = getelementptr i16 %diag_array_3_0, i64 0, i64 3"   --->   Operation 571 'getelementptr' 'diag_array_3_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 572 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_4 = getelementptr i17 %max_value_arr_0, i64 0, i64 3"   --->   Operation 572 'getelementptr' 'max_value_arr_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 573 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_3 = getelementptr i22 %max_index_arr_0, i64 0, i64 3"   --->   Operation 573 'getelementptr' 'max_index_arr_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 574 [1/2] (3.25ns)   --->   "%querry_buff_6_load_3 = load i2 %querry_buff_6_addr_4"   --->   Operation 574 'load' 'querry_buff_6_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 575 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr_4 = getelementptr i16 %diag_array_1_2, i64 0, i64 3"   --->   Operation 575 'getelementptr' 'diag_array_1_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 576 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr_4 = getelementptr i16 %diag_array_2_2, i64 0, i64 3"   --->   Operation 576 'getelementptr' 'diag_array_2_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 577 [1/1] (0.00ns)   --->   "%direction_buff_1_addr_3 = getelementptr i2 %direction_buff_1, i64 0, i64 3"   --->   Operation 577 'getelementptr' 'direction_buff_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 578 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_4 = getelementptr i17 %max_value_arr_1, i64 0, i64 3"   --->   Operation 578 'getelementptr' 'max_value_arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 579 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_3 = getelementptr i22 %max_index_arr_1, i64 0, i64 3"   --->   Operation 579 'getelementptr' 'max_index_arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 580 [1/2] (3.25ns)   --->   "%querry_buff_5_load_3 = load i2 %querry_buff_5_addr_4"   --->   Operation 580 'load' 'querry_buff_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 581 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr_4 = getelementptr i16 %diag_array_1_3, i64 0, i64 3"   --->   Operation 581 'getelementptr' 'diag_array_1_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 582 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr_4 = getelementptr i16 %diag_array_2_3, i64 0, i64 3"   --->   Operation 582 'getelementptr' 'diag_array_2_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 583 [1/1] (0.00ns)   --->   "%direction_buff_2_addr_3 = getelementptr i2 %direction_buff_2, i64 0, i64 3"   --->   Operation 583 'getelementptr' 'direction_buff_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 584 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_4 = getelementptr i17 %max_value_arr_2, i64 0, i64 3"   --->   Operation 584 'getelementptr' 'max_value_arr_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 585 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_3 = getelementptr i22 %max_index_arr_2, i64 0, i64 3"   --->   Operation 585 'getelementptr' 'max_index_arr_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 586 [1/2] (3.25ns)   --->   "%querry_buff_4_load_3 = load i2 %querry_buff_4_addr_4"   --->   Operation 586 'load' 'querry_buff_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 587 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr_4 = getelementptr i16 %diag_array_1_4, i64 0, i64 3"   --->   Operation 587 'getelementptr' 'diag_array_1_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 588 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr_4 = getelementptr i16 %diag_array_2_4, i64 0, i64 3"   --->   Operation 588 'getelementptr' 'diag_array_2_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 589 [1/1] (0.00ns)   --->   "%direction_buff_3_addr_3 = getelementptr i2 %direction_buff_3, i64 0, i64 3"   --->   Operation 589 'getelementptr' 'direction_buff_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 590 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_4 = getelementptr i17 %max_value_arr_3, i64 0, i64 3"   --->   Operation 590 'getelementptr' 'max_value_arr_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 591 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_3 = getelementptr i22 %max_index_arr_3, i64 0, i64 3"   --->   Operation 591 'getelementptr' 'max_index_arr_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 592 [1/2] (3.25ns)   --->   "%querry_buff_3_load_3 = load i2 %querry_buff_3_addr_4"   --->   Operation 592 'load' 'querry_buff_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 593 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr_4 = getelementptr i16 %diag_array_1_5, i64 0, i64 3"   --->   Operation 593 'getelementptr' 'diag_array_1_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 594 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr_4 = getelementptr i16 %diag_array_2_5, i64 0, i64 3"   --->   Operation 594 'getelementptr' 'diag_array_2_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 595 [1/1] (0.00ns)   --->   "%direction_buff_4_addr_3 = getelementptr i2 %direction_buff_4, i64 0, i64 3"   --->   Operation 595 'getelementptr' 'direction_buff_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 596 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_4 = getelementptr i17 %max_value_arr_4, i64 0, i64 3"   --->   Operation 596 'getelementptr' 'max_value_arr_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 597 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_3 = getelementptr i22 %max_index_arr_4, i64 0, i64 3"   --->   Operation 597 'getelementptr' 'max_index_arr_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 598 [1/2] (3.25ns)   --->   "%querry_buff_2_load_3 = load i2 %querry_buff_2_addr_4"   --->   Operation 598 'load' 'querry_buff_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 599 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr_4 = getelementptr i16 %diag_array_1_6, i64 0, i64 3"   --->   Operation 599 'getelementptr' 'diag_array_1_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 600 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr_4 = getelementptr i16 %diag_array_2_6, i64 0, i64 3"   --->   Operation 600 'getelementptr' 'diag_array_2_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 601 [1/1] (0.00ns)   --->   "%direction_buff_5_addr_3 = getelementptr i2 %direction_buff_5, i64 0, i64 3"   --->   Operation 601 'getelementptr' 'direction_buff_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 602 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_4 = getelementptr i17 %max_value_arr_5, i64 0, i64 3"   --->   Operation 602 'getelementptr' 'max_value_arr_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 603 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_3 = getelementptr i22 %max_index_arr_5, i64 0, i64 3"   --->   Operation 603 'getelementptr' 'max_index_arr_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 604 [1/2] (3.25ns)   --->   "%querry_buff_1_load_3 = load i2 %querry_buff_1_addr_4"   --->   Operation 604 'load' 'querry_buff_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 605 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr_4 = getelementptr i16 %diag_array_1_7, i64 0, i64 3"   --->   Operation 605 'getelementptr' 'diag_array_1_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 606 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr_4 = getelementptr i16 %diag_array_2_7, i64 0, i64 3"   --->   Operation 606 'getelementptr' 'diag_array_2_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 607 [1/1] (0.00ns)   --->   "%direction_buff_6_addr_3 = getelementptr i2 %direction_buff_6, i64 0, i64 3"   --->   Operation 607 'getelementptr' 'direction_buff_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 608 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_4 = getelementptr i17 %max_value_arr_6, i64 0, i64 3"   --->   Operation 608 'getelementptr' 'max_value_arr_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 609 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_3 = getelementptr i22 %max_index_arr_6, i64 0, i64 3"   --->   Operation 609 'getelementptr' 'max_index_arr_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 610 [1/2] (3.25ns)   --->   "%querry_buff_0_load_3 = load i2 %querry_buff_0_addr" [max_loop/lsal.cpp:21]   --->   Operation 610 'load' 'querry_buff_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_18 : Operation 611 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_4 = getelementptr i16 %diag_array_1_0, i64 0, i64 4"   --->   Operation 611 'getelementptr' 'diag_array_1_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 612 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_5 = getelementptr i16 %diag_array_2_0, i64 0, i64 4"   --->   Operation 612 'getelementptr' 'diag_array_2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 613 [1/1] (0.00ns)   --->   "%direction_buff_7_addr_3 = getelementptr i2 %direction_buff_7, i64 0, i64 3"   --->   Operation 613 'getelementptr' 'direction_buff_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 614 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_4 = getelementptr i17 %max_value_arr_7, i64 0, i64 3"   --->   Operation 614 'getelementptr' 'max_value_arr_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 615 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_3 = getelementptr i22 %max_index_arr_7, i64 0, i64 3"   --->   Operation 615 'getelementptr' 'max_index_arr_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 616 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_5 = getelementptr i16 %diag_array_1_0, i64 0, i64 0"   --->   Operation 616 'getelementptr' 'diag_array_1_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 617 [1/2] (3.25ns)   --->   "%diag_array_3_0_load = load i3 %diag_array_3_0_addr_5"   --->   Operation 617 'load' 'diag_array_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_18 : Operation 618 [1/1] (1.58ns)   --->   "%br_ln37 = br void" [max_loop/lsal.cpp:37]   --->   Operation 618 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>

State 19 <SV = 10> <Delay = 5.36>
ST_19 : Operation 619 [1/1] (0.00ns)   --->   "%k = phi i17 0, void %split, i17 %add_ln41, void %._crit_edge93" [max_loop/lsal.cpp:73]   --->   Operation 619 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 620 [1/1] (2.43ns)   --->   "%icmp_ln37 = icmp_eq  i17 %k, i17 65567" [max_loop/lsal.cpp:37]   --->   Operation 620 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split5, void %.preheader.preheader" [max_loop/lsal.cpp:37]   --->   Operation 621 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 622 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [max_loop/lsal.cpp:37]   --->   Operation 622 'specpipeline' 'specpipeline_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 623 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [max_loop/lsal.cpp:37]   --->   Operation 623 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i17 %k" [max_loop/lsal.cpp:41]   --->   Operation 624 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 625 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %k, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 625 'partselect' 'lshr_ln' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i14 %lshr_ln" [max_loop/lsal.cpp:41]   --->   Operation 626 'zext' 'zext_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 627 [1/1] (0.00ns)   --->   "%database_buff_0_addr_1 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 627 'getelementptr' 'database_buff_0_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 628 [1/1] (0.00ns)   --->   "%database_buff_1_addr_1 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 628 'getelementptr' 'database_buff_1_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 629 [1/1] (0.00ns)   --->   "%database_buff_2_addr_1 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 629 'getelementptr' 'database_buff_2_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 630 [1/1] (0.00ns)   --->   "%database_buff_3_addr_1 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 630 'getelementptr' 'database_buff_3_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 631 [1/1] (0.00ns)   --->   "%database_buff_4_addr_1 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 631 'getelementptr' 'database_buff_4_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 632 [1/1] (0.00ns)   --->   "%database_buff_5_addr_1 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 632 'getelementptr' 'database_buff_5_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 633 [1/1] (0.00ns)   --->   "%database_buff_6_addr_1 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 633 'getelementptr' 'database_buff_6_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 634 [1/1] (0.00ns)   --->   "%database_buff_7_addr_1 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 634 'getelementptr' 'database_buff_7_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 635 [1/1] (1.36ns)   --->   "%switch_ln41 = switch i3 %trunc_ln41, void %branch303, i3 0, void %branch296, i3 1, void %branch297, i3 2, void %branch298, i3 3, void %branch299, i3 4, void %branch300, i3 5, void %branch301, i3 6, void %branch302" [max_loop/lsal.cpp:41]   --->   Operation 635 'switch' 'switch_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.36>
ST_19 : Operation 636 [2/2] (3.25ns)   --->   "%database_buff_5_load = load i14 %database_buff_5_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 636 'load' 'database_buff_5_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 637 [2/2] (3.25ns)   --->   "%database_buff_3_load = load i14 %database_buff_3_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 637 'load' 'database_buff_3_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 638 [2/2] (3.25ns)   --->   "%database_buff_2_load = load i14 %database_buff_2_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 638 'load' 'database_buff_2_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 639 [2/2] (3.25ns)   --->   "%database_buff_0_load = load i14 %database_buff_0_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 639 'load' 'database_buff_0_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 640 [2/2] (3.25ns)   --->   "%diag_array_1_1_load = load i2 %diag_array_1_1_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 640 'load' 'diag_array_1_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 641 [2/2] (3.25ns)   --->   "%diag_array_2_1_load = load i2 %diag_array_2_1_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 641 'load' 'diag_array_2_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 642 [1/1] (1.13ns)   --->   "%icmp_ln41_32 = icmp_eq  i3 %trunc_ln41, i3 0" [max_loop/lsal.cpp:41]   --->   Operation 642 'icmp' 'icmp_ln41_32' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 643 [1/1] (1.13ns)   --->   "%icmp_ln41_33 = icmp_eq  i3 %trunc_ln41, i3 1" [max_loop/lsal.cpp:41]   --->   Operation 643 'icmp' 'icmp_ln41_33' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 644 [1/1] (1.13ns)   --->   "%icmp_ln41_34 = icmp_eq  i3 %trunc_ln41, i3 2" [max_loop/lsal.cpp:41]   --->   Operation 644 'icmp' 'icmp_ln41_34' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 645 [1/1] (1.13ns)   --->   "%icmp_ln41_35 = icmp_eq  i3 %trunc_ln41, i3 3" [max_loop/lsal.cpp:41]   --->   Operation 645 'icmp' 'icmp_ln41_35' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 646 [1/1] (1.13ns)   --->   "%icmp_ln41_36 = icmp_eq  i3 %trunc_ln41, i3 4" [max_loop/lsal.cpp:41]   --->   Operation 646 'icmp' 'icmp_ln41_36' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 647 [1/1] (1.13ns)   --->   "%icmp_ln41_37 = icmp_eq  i3 %trunc_ln41, i3 5" [max_loop/lsal.cpp:41]   --->   Operation 647 'icmp' 'icmp_ln41_37' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 648 [1/1] (1.13ns)   --->   "%icmp_ln41_38 = icmp_eq  i3 %trunc_ln41, i3 6" [max_loop/lsal.cpp:41]   --->   Operation 648 'icmp' 'icmp_ln41_38' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 649 [2/2] (3.25ns)   --->   "%diag_array_1_2_load = load i2 %diag_array_1_2_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 649 'load' 'diag_array_1_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 650 [2/2] (3.25ns)   --->   "%diag_array_2_2_load = load i2 %diag_array_2_2_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 650 'load' 'diag_array_2_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 651 [2/2] (3.25ns)   --->   "%max_value_arr_1_load = load i2 %max_value_arr_1_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 651 'load' 'max_value_arr_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 652 [2/2] (3.25ns)   --->   "%diag_array_1_3_load = load i2 %diag_array_1_3_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 652 'load' 'diag_array_1_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 653 [2/2] (3.25ns)   --->   "%diag_array_2_3_load = load i2 %diag_array_2_3_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 653 'load' 'diag_array_2_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 654 [2/2] (3.25ns)   --->   "%max_value_arr_2_load = load i2 %max_value_arr_2_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 654 'load' 'max_value_arr_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 655 [2/2] (3.25ns)   --->   "%diag_array_1_4_load = load i2 %diag_array_1_4_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 655 'load' 'diag_array_1_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 656 [2/2] (3.25ns)   --->   "%diag_array_2_4_load = load i2 %diag_array_2_4_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 656 'load' 'diag_array_2_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 657 [2/2] (3.25ns)   --->   "%max_value_arr_3_load = load i2 %max_value_arr_3_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 657 'load' 'max_value_arr_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 658 [2/2] (3.25ns)   --->   "%diag_array_1_5_load = load i2 %diag_array_1_5_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 658 'load' 'diag_array_1_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 659 [2/2] (3.25ns)   --->   "%diag_array_2_5_load = load i2 %diag_array_2_5_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 659 'load' 'diag_array_2_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 660 [2/2] (3.25ns)   --->   "%max_value_arr_4_load = load i2 %max_value_arr_4_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 660 'load' 'max_value_arr_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 661 [2/2] (3.25ns)   --->   "%diag_array_1_6_load = load i2 %diag_array_1_6_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 661 'load' 'diag_array_1_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 662 [2/2] (3.25ns)   --->   "%max_value_arr_5_load = load i2 %max_value_arr_5_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 662 'load' 'max_value_arr_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 663 [2/2] (3.25ns)   --->   "%diag_array_1_7_load = load i2 %diag_array_1_7_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 663 'load' 'diag_array_1_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 664 [2/2] (3.25ns)   --->   "%max_value_arr_6_load = load i2 %max_value_arr_6_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 664 'load' 'max_value_arr_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 665 [2/2] (3.25ns)   --->   "%diag_array_1_0_load = load i3 %diag_array_1_0_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 665 'load' 'diag_array_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 666 [2/2] (3.25ns)   --->   "%diag_array_2_0_load_1 = load i3 %diag_array_2_0_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 666 'load' 'diag_array_2_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 667 [2/2] (3.25ns)   --->   "%max_value_arr_7_load = load i2 %max_value_arr_7_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 667 'load' 'max_value_arr_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 668 [2/2] (3.25ns)   --->   "%diag_array_1_1_load_1 = load i2 %diag_array_1_1_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 668 'load' 'diag_array_1_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 669 [2/2] (3.25ns)   --->   "%diag_array_2_1_load_1 = load i2 %diag_array_2_1_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 669 'load' 'diag_array_2_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 670 [2/2] (3.25ns)   --->   "%max_value_arr_0_load_1 = load i2 %max_value_arr_0_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 670 'load' 'max_value_arr_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 671 [2/2] (3.25ns)   --->   "%diag_array_1_2_load_1 = load i2 %diag_array_1_2_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 671 'load' 'diag_array_1_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 672 [2/2] (3.25ns)   --->   "%diag_array_2_2_load_1 = load i2 %diag_array_2_2_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 672 'load' 'diag_array_2_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 673 [2/2] (3.25ns)   --->   "%max_value_arr_1_load_1 = load i2 %max_value_arr_1_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 673 'load' 'max_value_arr_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 674 [2/2] (3.25ns)   --->   "%diag_array_1_3_load_1 = load i2 %diag_array_1_3_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 674 'load' 'diag_array_1_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 675 [2/2] (3.25ns)   --->   "%diag_array_2_3_load_1 = load i2 %diag_array_2_3_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 675 'load' 'diag_array_2_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 676 [2/2] (3.25ns)   --->   "%max_value_arr_2_load_1 = load i2 %max_value_arr_2_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 676 'load' 'max_value_arr_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 677 [2/2] (3.25ns)   --->   "%diag_array_1_4_load_1 = load i2 %diag_array_1_4_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 677 'load' 'diag_array_1_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 678 [2/2] (3.25ns)   --->   "%diag_array_2_4_load_1 = load i2 %diag_array_2_4_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 678 'load' 'diag_array_2_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 679 [2/2] (3.25ns)   --->   "%max_value_arr_3_load_1 = load i2 %max_value_arr_3_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 679 'load' 'max_value_arr_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 680 [2/2] (3.25ns)   --->   "%diag_array_1_5_load_1 = load i2 %diag_array_1_5_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 680 'load' 'diag_array_1_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 681 [2/2] (3.25ns)   --->   "%diag_array_2_5_load_1 = load i2 %diag_array_2_5_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 681 'load' 'diag_array_2_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 682 [2/2] (3.25ns)   --->   "%max_value_arr_4_load_1 = load i2 %max_value_arr_4_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 682 'load' 'max_value_arr_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 683 [2/2] (3.25ns)   --->   "%diag_array_1_6_load_1 = load i2 %diag_array_1_6_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 683 'load' 'diag_array_1_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 684 [2/2] (3.25ns)   --->   "%max_value_arr_5_load_1 = load i2 %max_value_arr_5_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 684 'load' 'max_value_arr_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 685 [2/2] (3.25ns)   --->   "%diag_array_1_7_load_1 = load i2 %diag_array_1_7_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 685 'load' 'diag_array_1_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 686 [2/2] (3.25ns)   --->   "%diag_array_1_0_load_1 = load i3 %diag_array_1_0_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 686 'load' 'diag_array_1_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 687 [2/2] (3.25ns)   --->   "%diag_array_2_0_load_2 = load i3 %diag_array_2_0_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 687 'load' 'diag_array_2_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 688 [2/2] (3.25ns)   --->   "%max_value_arr_0_load_2 = load i2 %max_value_arr_0_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 688 'load' 'max_value_arr_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_19 : Operation 689 [2/2] (3.25ns)   --->   "%diag_array_2_6_load_3 = load i2 %diag_array_2_6_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 689 'load' 'diag_array_2_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 690 [1/1] (2.10ns)   --->   "%add_ln41_29 = add i17 %k, i17 30" [max_loop/lsal.cpp:41]   --->   Operation 690 'add' 'add_ln41_29' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 691 [1/1] (0.00ns)   --->   "%lshr_ln41_29 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_29, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 691 'partselect' 'lshr_ln41_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln41_30 = zext i14 %lshr_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 692 'zext' 'zext_ln41_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 693 [1/1] (0.00ns)   --->   "%database_buff_6_addr_31 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 693 'getelementptr' 'database_buff_6_addr_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 694 [1/1] (0.00ns)   --->   "%database_buff_7_addr_31 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 694 'getelementptr' 'database_buff_7_addr_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 695 [1/1] (0.00ns)   --->   "%database_buff_1_addr_31 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 695 'getelementptr' 'database_buff_1_addr_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 696 [1/1] (0.00ns)   --->   "%database_buff_4_addr_31 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 696 'getelementptr' 'database_buff_4_addr_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 697 [2/2] (3.25ns)   --->   "%database_buff_6_load_30 = load i14 %database_buff_6_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 697 'load' 'database_buff_6_load_30' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 698 [2/2] (3.25ns)   --->   "%database_buff_7_load_30 = load i14 %database_buff_7_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 698 'load' 'database_buff_7_load_30' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 699 [2/2] (3.25ns)   --->   "%database_buff_1_load_30 = load i14 %database_buff_1_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 699 'load' 'database_buff_1_load_30' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 700 [2/2] (3.25ns)   --->   "%database_buff_4_load_30 = load i14 %database_buff_4_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 700 'load' 'database_buff_4_load_30' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 701 [2/2] (3.25ns)   --->   "%diag_array_2_7_load_3 = load i2 %diag_array_2_7_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 701 'load' 'diag_array_2_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_19 : Operation 702 [1/1] (2.10ns)   --->   "%add_ln41_30 = add i17 %k, i17 31" [max_loop/lsal.cpp:41]   --->   Operation 702 'add' 'add_ln41_30' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 703 [1/1] (0.00ns)   --->   "%lshr_ln41_30 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_30, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 703 'partselect' 'lshr_ln41_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln41_31 = zext i14 %lshr_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 704 'zext' 'zext_ln41_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 705 [1/1] (0.00ns)   --->   "%database_buff_7_addr_32 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 705 'getelementptr' 'database_buff_7_addr_32' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 706 [1/1] (0.00ns)   --->   "%database_buff_1_addr_32 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 706 'getelementptr' 'database_buff_1_addr_32' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 707 [1/1] (0.00ns)   --->   "%database_buff_4_addr_32 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 707 'getelementptr' 'database_buff_4_addr_32' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 708 [1/1] (0.00ns)   --->   "%database_buff_6_addr_32 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 708 'getelementptr' 'database_buff_6_addr_32' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 709 [2/2] (3.25ns)   --->   "%database_buff_6_load_31 = load i14 %database_buff_6_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 709 'load' 'database_buff_6_load_31' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 710 [2/2] (3.25ns)   --->   "%database_buff_7_load_31 = load i14 %database_buff_7_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 710 'load' 'database_buff_7_load_31' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 711 [2/2] (3.25ns)   --->   "%database_buff_1_load_31 = load i14 %database_buff_1_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 711 'load' 'database_buff_1_load_31' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_19 : Operation 712 [2/2] (3.25ns)   --->   "%database_buff_4_load_31 = load i14 %database_buff_4_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 712 'load' 'database_buff_4_load_31' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>

State 20 <SV = 11> <Delay = 6.50>
ST_20 : Operation 713 [1/1] (2.10ns)   --->   "%add_ln41 = add i17 %k, i17 1" [max_loop/lsal.cpp:41]   --->   Operation 713 'add' 'add_ln41' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 714 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65567, i64 65567, i64 65567"   --->   Operation 714 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 715 [1/2] (3.25ns)   --->   "%database_buff_5_load = load i14 %database_buff_5_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 715 'load' 'database_buff_5_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 716 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split52579_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 716 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 5)> <Delay = 2.30>
ST_20 : Operation 717 [1/2] (3.25ns)   --->   "%database_buff_3_load = load i14 %database_buff_3_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 717 'load' 'database_buff_3_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 718 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split52579_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 718 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 3)> <Delay = 2.30>
ST_20 : Operation 719 [1/2] (3.25ns)   --->   "%database_buff_2_load = load i14 %database_buff_2_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 719 'load' 'database_buff_2_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 720 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split52579_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 720 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 2)> <Delay = 2.30>
ST_20 : Operation 721 [1/2] (3.25ns)   --->   "%database_buff_0_load = load i14 %database_buff_0_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 721 'load' 'database_buff_0_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 722 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split52579_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 722 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 0)> <Delay = 2.30>
ST_20 : Operation 723 [1/2] (3.25ns)   --->   "%diag_array_1_1_load = load i2 %diag_array_1_1_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 723 'load' 'diag_array_1_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 724 [1/2] (3.25ns)   --->   "%diag_array_2_1_load = load i2 %diag_array_2_1_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 724 'load' 'diag_array_2_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%lshr_ln41_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 725 'partselect' 'lshr_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i14 %lshr_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 726 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 727 [1/1] (0.00ns)   --->   "%database_buff_2_addr_2 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 727 'getelementptr' 'database_buff_2_addr_2' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 728 [1/1] (0.00ns)   --->   "%database_buff_3_addr_2 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 728 'getelementptr' 'database_buff_3_addr_2' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 729 [1/1] (0.00ns)   --->   "%database_buff_5_addr_2 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 729 'getelementptr' 'database_buff_5_addr_2' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 730 [1/1] (0.00ns)   --->   "%database_buff_0_addr_2 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 730 'getelementptr' 'database_buff_0_addr_2' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 731 [2/2] (3.25ns)   --->   "%database_buff_0_load_1 = load i14 %database_buff_0_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 731 'load' 'database_buff_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 732 [2/2] (3.25ns)   --->   "%database_buff_2_load_1 = load i14 %database_buff_2_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 732 'load' 'database_buff_2_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 733 [2/2] (3.25ns)   --->   "%database_buff_3_load_1 = load i14 %database_buff_3_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 733 'load' 'database_buff_3_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 734 [2/2] (3.25ns)   --->   "%database_buff_5_load_1 = load i14 %database_buff_5_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 734 'load' 'database_buff_5_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 735 [1/2] (3.25ns)   --->   "%diag_array_1_2_load = load i2 %diag_array_1_2_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 735 'load' 'diag_array_1_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 736 [1/2] (3.25ns)   --->   "%diag_array_2_2_load = load i2 %diag_array_2_2_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 736 'load' 'diag_array_2_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 737 [1/2] (3.25ns)   --->   "%max_value_arr_1_load = load i2 %max_value_arr_1_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 737 'load' 'max_value_arr_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 738 [1/2] (3.25ns)   --->   "%diag_array_1_3_load = load i2 %diag_array_1_3_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 738 'load' 'diag_array_1_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 739 [1/2] (3.25ns)   --->   "%diag_array_2_3_load = load i2 %diag_array_2_3_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 739 'load' 'diag_array_2_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 740 [1/2] (3.25ns)   --->   "%max_value_arr_2_load = load i2 %max_value_arr_2_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 740 'load' 'max_value_arr_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 741 [1/1] (2.10ns)   --->   "%add_ln41_2 = add i17 %k, i17 3" [max_loop/lsal.cpp:41]   --->   Operation 741 'add' 'add_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 742 [1/1] (0.00ns)   --->   "%lshr_ln41_3 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_2, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 742 'partselect' 'lshr_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i14 %lshr_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 743 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 744 [1/1] (0.00ns)   --->   "%database_buff_3_addr_4 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 744 'getelementptr' 'database_buff_3_addr_4' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 745 [1/1] (0.00ns)   --->   "%database_buff_5_addr_4 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 745 'getelementptr' 'database_buff_5_addr_4' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 746 [1/1] (0.00ns)   --->   "%database_buff_0_addr_4 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 746 'getelementptr' 'database_buff_0_addr_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 747 [1/1] (0.00ns)   --->   "%database_buff_2_addr_4 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 747 'getelementptr' 'database_buff_2_addr_4' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 748 [2/2] (3.25ns)   --->   "%database_buff_2_load_3 = load i14 %database_buff_2_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 748 'load' 'database_buff_2_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 749 [2/2] (3.25ns)   --->   "%database_buff_3_load_3 = load i14 %database_buff_3_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 749 'load' 'database_buff_3_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 750 [2/2] (3.25ns)   --->   "%database_buff_5_load_3 = load i14 %database_buff_5_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 750 'load' 'database_buff_5_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 751 [2/2] (3.25ns)   --->   "%database_buff_0_load_3 = load i14 %database_buff_0_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 751 'load' 'database_buff_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 752 [1/2] (3.25ns)   --->   "%diag_array_1_4_load = load i2 %diag_array_1_4_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 752 'load' 'diag_array_1_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 753 [1/2] (3.25ns)   --->   "%diag_array_2_4_load = load i2 %diag_array_2_4_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 753 'load' 'diag_array_2_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 754 [1/2] (3.25ns)   --->   "%max_value_arr_3_load = load i2 %max_value_arr_3_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 754 'load' 'max_value_arr_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 755 [1/1] (2.10ns)   --->   "%add_ln41_3 = add i17 %k, i17 4" [max_loop/lsal.cpp:41]   --->   Operation 755 'add' 'add_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 756 [1/1] (0.00ns)   --->   "%lshr_ln41_4 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_3, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 756 'partselect' 'lshr_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i14 %lshr_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 757 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 758 [1/1] (0.00ns)   --->   "%database_buff_5_addr_5 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 758 'getelementptr' 'database_buff_5_addr_5' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 759 [1/1] (0.00ns)   --->   "%database_buff_0_addr_5 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 759 'getelementptr' 'database_buff_0_addr_5' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 760 [1/1] (0.00ns)   --->   "%database_buff_2_addr_5 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 760 'getelementptr' 'database_buff_2_addr_5' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 761 [1/1] (0.00ns)   --->   "%database_buff_3_addr_5 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 761 'getelementptr' 'database_buff_3_addr_5' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 762 [2/2] (3.25ns)   --->   "%database_buff_3_load_4 = load i14 %database_buff_3_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 762 'load' 'database_buff_3_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 763 [2/2] (3.25ns)   --->   "%database_buff_5_load_4 = load i14 %database_buff_5_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 763 'load' 'database_buff_5_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 764 [2/2] (3.25ns)   --->   "%database_buff_0_load_4 = load i14 %database_buff_0_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 764 'load' 'database_buff_0_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 765 [2/2] (3.25ns)   --->   "%database_buff_2_load_4 = load i14 %database_buff_2_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 765 'load' 'database_buff_2_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 766 [1/2] (3.25ns)   --->   "%diag_array_1_5_load = load i2 %diag_array_1_5_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 766 'load' 'diag_array_1_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 767 [1/2] (3.25ns)   --->   "%diag_array_2_5_load = load i2 %diag_array_2_5_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 767 'load' 'diag_array_2_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 768 [1/2] (3.25ns)   --->   "%max_value_arr_4_load = load i2 %max_value_arr_4_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 768 'load' 'max_value_arr_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 769 [1/1] (2.10ns)   --->   "%add_ln41_4 = add i17 %k, i17 5" [max_loop/lsal.cpp:41]   --->   Operation 769 'add' 'add_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 770 [1/1] (0.00ns)   --->   "%lshr_ln41_5 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_4, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 770 'partselect' 'lshr_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i14 %lshr_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 771 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 772 [1/1] (0.00ns)   --->   "%database_buff_5_addr_6 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 772 'getelementptr' 'database_buff_5_addr_6' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 773 [1/1] (0.00ns)   --->   "%database_buff_0_addr_6 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 773 'getelementptr' 'database_buff_0_addr_6' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 774 [1/1] (0.00ns)   --->   "%database_buff_2_addr_6 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 774 'getelementptr' 'database_buff_2_addr_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 775 [1/1] (0.00ns)   --->   "%database_buff_3_addr_6 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 775 'getelementptr' 'database_buff_3_addr_6' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 776 [2/2] (3.25ns)   --->   "%database_buff_5_load_5 = load i14 %database_buff_5_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 776 'load' 'database_buff_5_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 777 [2/2] (3.25ns)   --->   "%database_buff_0_load_5 = load i14 %database_buff_0_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 777 'load' 'database_buff_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 778 [2/2] (3.25ns)   --->   "%database_buff_2_load_5 = load i14 %database_buff_2_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 778 'load' 'database_buff_2_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 779 [2/2] (3.25ns)   --->   "%database_buff_3_load_5 = load i14 %database_buff_3_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 779 'load' 'database_buff_3_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 780 [1/2] (3.25ns)   --->   "%diag_array_1_6_load = load i2 %diag_array_1_6_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 780 'load' 'diag_array_1_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 781 [2/2] (3.25ns)   --->   "%diag_array_2_6_load = load i2 %diag_array_2_6_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 781 'load' 'diag_array_2_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 782 [1/2] (3.25ns)   --->   "%max_value_arr_5_load = load i2 %max_value_arr_5_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 782 'load' 'max_value_arr_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 783 [1/1] (2.10ns)   --->   "%add_ln41_5 = add i17 %k, i17 6" [max_loop/lsal.cpp:41]   --->   Operation 783 'add' 'add_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 784 [1/1] (0.00ns)   --->   "%lshr_ln41_6 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_5, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 784 'partselect' 'lshr_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i14 %lshr_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 785 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 786 [1/1] (0.00ns)   --->   "%database_buff_0_addr_7 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 786 'getelementptr' 'database_buff_0_addr_7' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 787 [1/1] (0.00ns)   --->   "%database_buff_2_addr_7 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 787 'getelementptr' 'database_buff_2_addr_7' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 788 [1/1] (0.00ns)   --->   "%database_buff_3_addr_7 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 788 'getelementptr' 'database_buff_3_addr_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 789 [1/1] (0.00ns)   --->   "%database_buff_5_addr_7 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 789 'getelementptr' 'database_buff_5_addr_7' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 790 [2/2] (3.25ns)   --->   "%database_buff_5_load_6 = load i14 %database_buff_5_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 790 'load' 'database_buff_5_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 791 [2/2] (3.25ns)   --->   "%database_buff_0_load_6 = load i14 %database_buff_0_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 791 'load' 'database_buff_0_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 792 [2/2] (3.25ns)   --->   "%database_buff_2_load_6 = load i14 %database_buff_2_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 792 'load' 'database_buff_2_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 793 [2/2] (3.25ns)   --->   "%database_buff_3_load_6 = load i14 %database_buff_3_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 793 'load' 'database_buff_3_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 794 [1/2] (3.25ns)   --->   "%diag_array_1_7_load = load i2 %diag_array_1_7_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 794 'load' 'diag_array_1_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 795 [2/2] (3.25ns)   --->   "%diag_array_2_7_load = load i2 %diag_array_2_7_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 795 'load' 'diag_array_2_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 796 [1/2] (3.25ns)   --->   "%max_value_arr_6_load = load i2 %max_value_arr_6_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 796 'load' 'max_value_arr_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 797 [1/1] (2.10ns)   --->   "%add_ln41_6 = add i17 %k, i17 7" [max_loop/lsal.cpp:41]   --->   Operation 797 'add' 'add_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 798 [1/1] (0.00ns)   --->   "%lshr_ln41_7 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_6, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 798 'partselect' 'lshr_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i14 %lshr_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 799 'zext' 'zext_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 800 [1/1] (0.00ns)   --->   "%database_buff_0_addr_8 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 800 'getelementptr' 'database_buff_0_addr_8' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 801 [1/1] (0.00ns)   --->   "%database_buff_2_addr_8 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 801 'getelementptr' 'database_buff_2_addr_8' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 802 [1/1] (0.00ns)   --->   "%database_buff_3_addr_8 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 802 'getelementptr' 'database_buff_3_addr_8' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 803 [1/1] (0.00ns)   --->   "%database_buff_5_addr_8 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 803 'getelementptr' 'database_buff_5_addr_8' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 804 [2/2] (3.25ns)   --->   "%database_buff_0_load_7 = load i14 %database_buff_0_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 804 'load' 'database_buff_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 805 [2/2] (3.25ns)   --->   "%database_buff_2_load_7 = load i14 %database_buff_2_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 805 'load' 'database_buff_2_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 806 [2/2] (3.25ns)   --->   "%database_buff_3_load_7 = load i14 %database_buff_3_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 806 'load' 'database_buff_3_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 807 [2/2] (3.25ns)   --->   "%database_buff_5_load_7 = load i14 %database_buff_5_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 807 'load' 'database_buff_5_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 808 [1/2] (3.25ns)   --->   "%diag_array_1_0_load = load i3 %diag_array_1_0_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 808 'load' 'diag_array_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 809 [1/2] (3.25ns)   --->   "%diag_array_2_0_load_1 = load i3 %diag_array_2_0_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 809 'load' 'diag_array_2_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 810 [1/2] (3.25ns)   --->   "%max_value_arr_7_load = load i2 %max_value_arr_7_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 810 'load' 'max_value_arr_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 811 [1/1] (2.10ns)   --->   "%add_ln41_7 = add i17 %k, i17 8" [max_loop/lsal.cpp:41]   --->   Operation 811 'add' 'add_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 812 [1/1] (0.00ns)   --->   "%lshr_ln41_8 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_7, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 812 'partselect' 'lshr_ln41_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i14 %lshr_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 813 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 814 [1/1] (0.00ns)   --->   "%database_buff_0_addr_9 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 814 'getelementptr' 'database_buff_0_addr_9' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 815 [1/1] (0.00ns)   --->   "%database_buff_2_addr_9 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 815 'getelementptr' 'database_buff_2_addr_9' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 816 [1/1] (0.00ns)   --->   "%database_buff_3_addr_9 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 816 'getelementptr' 'database_buff_3_addr_9' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 817 [1/1] (0.00ns)   --->   "%database_buff_5_addr_9 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 817 'getelementptr' 'database_buff_5_addr_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 818 [2/2] (3.25ns)   --->   "%database_buff_0_load_8 = load i14 %database_buff_0_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 818 'load' 'database_buff_0_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 819 [2/2] (3.25ns)   --->   "%database_buff_2_load_8 = load i14 %database_buff_2_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 819 'load' 'database_buff_2_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 820 [2/2] (3.25ns)   --->   "%database_buff_3_load_8 = load i14 %database_buff_3_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 820 'load' 'database_buff_3_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 821 [2/2] (3.25ns)   --->   "%database_buff_5_load_8 = load i14 %database_buff_5_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 821 'load' 'database_buff_5_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 822 [1/2] (3.25ns)   --->   "%diag_array_1_1_load_1 = load i2 %diag_array_1_1_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 822 'load' 'diag_array_1_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 823 [1/2] (3.25ns)   --->   "%diag_array_2_1_load_1 = load i2 %diag_array_2_1_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 823 'load' 'diag_array_2_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 824 [1/2] (3.25ns)   --->   "%max_value_arr_0_load_1 = load i2 %max_value_arr_0_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 824 'load' 'max_value_arr_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 825 [1/2] (3.25ns)   --->   "%diag_array_1_2_load_1 = load i2 %diag_array_1_2_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 825 'load' 'diag_array_1_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 826 [1/2] (3.25ns)   --->   "%diag_array_2_2_load_1 = load i2 %diag_array_2_2_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 826 'load' 'diag_array_2_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 827 [1/2] (3.25ns)   --->   "%max_value_arr_1_load_1 = load i2 %max_value_arr_1_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 827 'load' 'max_value_arr_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 828 [1/2] (3.25ns)   --->   "%diag_array_1_3_load_1 = load i2 %diag_array_1_3_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 828 'load' 'diag_array_1_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 829 [1/2] (3.25ns)   --->   "%diag_array_2_3_load_1 = load i2 %diag_array_2_3_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 829 'load' 'diag_array_2_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 830 [1/2] (3.25ns)   --->   "%max_value_arr_2_load_1 = load i2 %max_value_arr_2_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 830 'load' 'max_value_arr_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 831 [1/1] (2.10ns)   --->   "%add_ln41_10 = add i17 %k, i17 11" [max_loop/lsal.cpp:41]   --->   Operation 831 'add' 'add_ln41_10' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 832 [1/1] (0.00ns)   --->   "%lshr_ln41_10 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_10, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 832 'partselect' 'lshr_ln41_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln41_11 = zext i14 %lshr_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 833 'zext' 'zext_ln41_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 834 [1/1] (0.00ns)   --->   "%database_buff_3_addr_12 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 834 'getelementptr' 'database_buff_3_addr_12' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 835 [1/1] (0.00ns)   --->   "%database_buff_5_addr_12 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 835 'getelementptr' 'database_buff_5_addr_12' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 836 [1/1] (0.00ns)   --->   "%database_buff_0_addr_12 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 836 'getelementptr' 'database_buff_0_addr_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 837 [1/1] (0.00ns)   --->   "%database_buff_2_addr_12 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 837 'getelementptr' 'database_buff_2_addr_12' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 838 [2/2] (3.25ns)   --->   "%database_buff_2_load_11 = load i14 %database_buff_2_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 838 'load' 'database_buff_2_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 839 [2/2] (3.25ns)   --->   "%database_buff_3_load_11 = load i14 %database_buff_3_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 839 'load' 'database_buff_3_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 840 [2/2] (3.25ns)   --->   "%database_buff_5_load_11 = load i14 %database_buff_5_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 840 'load' 'database_buff_5_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 841 [2/2] (3.25ns)   --->   "%database_buff_0_load_11 = load i14 %database_buff_0_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 841 'load' 'database_buff_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 842 [1/2] (3.25ns)   --->   "%diag_array_1_4_load_1 = load i2 %diag_array_1_4_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 842 'load' 'diag_array_1_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 843 [1/2] (3.25ns)   --->   "%diag_array_2_4_load_1 = load i2 %diag_array_2_4_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 843 'load' 'diag_array_2_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 844 [1/2] (3.25ns)   --->   "%max_value_arr_3_load_1 = load i2 %max_value_arr_3_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 844 'load' 'max_value_arr_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 845 [1/1] (2.10ns)   --->   "%add_ln41_11 = add i17 %k, i17 12" [max_loop/lsal.cpp:41]   --->   Operation 845 'add' 'add_ln41_11' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 846 [1/1] (0.00ns)   --->   "%lshr_ln41_11 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_11, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 846 'partselect' 'lshr_ln41_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln41_12 = zext i14 %lshr_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 847 'zext' 'zext_ln41_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 848 [1/1] (0.00ns)   --->   "%database_buff_5_addr_13 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 848 'getelementptr' 'database_buff_5_addr_13' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 849 [1/1] (0.00ns)   --->   "%database_buff_0_addr_13 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 849 'getelementptr' 'database_buff_0_addr_13' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 850 [1/1] (0.00ns)   --->   "%database_buff_2_addr_13 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 850 'getelementptr' 'database_buff_2_addr_13' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 851 [1/1] (0.00ns)   --->   "%database_buff_3_addr_13 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 851 'getelementptr' 'database_buff_3_addr_13' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 852 [2/2] (3.25ns)   --->   "%database_buff_3_load_12 = load i14 %database_buff_3_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 852 'load' 'database_buff_3_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 853 [2/2] (3.25ns)   --->   "%database_buff_5_load_12 = load i14 %database_buff_5_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 853 'load' 'database_buff_5_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 854 [2/2] (3.25ns)   --->   "%database_buff_0_load_12 = load i14 %database_buff_0_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 854 'load' 'database_buff_0_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 855 [2/2] (3.25ns)   --->   "%database_buff_2_load_12 = load i14 %database_buff_2_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 855 'load' 'database_buff_2_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 856 [1/2] (3.25ns)   --->   "%diag_array_1_5_load_1 = load i2 %diag_array_1_5_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 856 'load' 'diag_array_1_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 857 [1/2] (3.25ns)   --->   "%diag_array_2_5_load_1 = load i2 %diag_array_2_5_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 857 'load' 'diag_array_2_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 858 [1/2] (3.25ns)   --->   "%max_value_arr_4_load_1 = load i2 %max_value_arr_4_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 858 'load' 'max_value_arr_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 859 [1/1] (2.10ns)   --->   "%add_ln41_12 = add i17 %k, i17 13" [max_loop/lsal.cpp:41]   --->   Operation 859 'add' 'add_ln41_12' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 860 [1/1] (0.00ns)   --->   "%lshr_ln41_12 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_12, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 860 'partselect' 'lshr_ln41_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln41_13 = zext i14 %lshr_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 861 'zext' 'zext_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 862 [1/1] (0.00ns)   --->   "%database_buff_5_addr_14 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 862 'getelementptr' 'database_buff_5_addr_14' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 863 [1/1] (0.00ns)   --->   "%database_buff_0_addr_14 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 863 'getelementptr' 'database_buff_0_addr_14' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 864 [1/1] (0.00ns)   --->   "%database_buff_2_addr_14 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 864 'getelementptr' 'database_buff_2_addr_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 865 [1/1] (0.00ns)   --->   "%database_buff_3_addr_14 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 865 'getelementptr' 'database_buff_3_addr_14' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 866 [2/2] (3.25ns)   --->   "%database_buff_5_load_13 = load i14 %database_buff_5_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 866 'load' 'database_buff_5_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 867 [2/2] (3.25ns)   --->   "%database_buff_0_load_13 = load i14 %database_buff_0_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 867 'load' 'database_buff_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 868 [2/2] (3.25ns)   --->   "%database_buff_2_load_13 = load i14 %database_buff_2_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 868 'load' 'database_buff_2_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 869 [2/2] (3.25ns)   --->   "%database_buff_3_load_13 = load i14 %database_buff_3_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 869 'load' 'database_buff_3_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 870 [1/2] (3.25ns)   --->   "%diag_array_1_6_load_1 = load i2 %diag_array_1_6_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 870 'load' 'diag_array_1_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 871 [2/2] (3.25ns)   --->   "%diag_array_2_6_load_1 = load i2 %diag_array_2_6_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 871 'load' 'diag_array_2_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 872 [1/2] (3.25ns)   --->   "%max_value_arr_5_load_1 = load i2 %max_value_arr_5_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 872 'load' 'max_value_arr_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 873 [1/2] (3.25ns)   --->   "%diag_array_1_7_load_1 = load i2 %diag_array_1_7_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 873 'load' 'diag_array_1_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 874 [2/2] (3.25ns)   --->   "%diag_array_2_7_load_1 = load i2 %diag_array_2_7_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 874 'load' 'diag_array_2_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 875 [2/2] (3.25ns)   --->   "%max_value_arr_6_load_1 = load i2 %max_value_arr_6_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 875 'load' 'max_value_arr_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 876 [1/1] (2.10ns)   --->   "%add_ln41_14 = add i17 %k, i17 15" [max_loop/lsal.cpp:41]   --->   Operation 876 'add' 'add_ln41_14' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 877 [1/1] (0.00ns)   --->   "%lshr_ln41_14 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_14, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 877 'partselect' 'lshr_ln41_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln41_15 = zext i14 %lshr_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 878 'zext' 'zext_ln41_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 879 [1/1] (0.00ns)   --->   "%database_buff_0_addr_16 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 879 'getelementptr' 'database_buff_0_addr_16' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 880 [1/1] (0.00ns)   --->   "%database_buff_2_addr_16 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 880 'getelementptr' 'database_buff_2_addr_16' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 881 [1/1] (0.00ns)   --->   "%database_buff_3_addr_16 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 881 'getelementptr' 'database_buff_3_addr_16' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 882 [1/1] (0.00ns)   --->   "%database_buff_5_addr_16 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 882 'getelementptr' 'database_buff_5_addr_16' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 883 [2/2] (3.25ns)   --->   "%database_buff_0_load_15 = load i14 %database_buff_0_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 883 'load' 'database_buff_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 884 [2/2] (3.25ns)   --->   "%database_buff_2_load_15 = load i14 %database_buff_2_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 884 'load' 'database_buff_2_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 885 [2/2] (3.25ns)   --->   "%database_buff_3_load_15 = load i14 %database_buff_3_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 885 'load' 'database_buff_3_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 886 [2/2] (3.25ns)   --->   "%database_buff_5_load_15 = load i14 %database_buff_5_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 886 'load' 'database_buff_5_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 887 [1/2] (3.25ns)   --->   "%diag_array_1_0_load_1 = load i3 %diag_array_1_0_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 887 'load' 'diag_array_1_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 888 [1/2] (3.25ns)   --->   "%diag_array_2_0_load_2 = load i3 %diag_array_2_0_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 888 'load' 'diag_array_2_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 889 [2/2] (3.25ns)   --->   "%max_value_arr_7_load_1 = load i2 %max_value_arr_7_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 889 'load' 'max_value_arr_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 890 [1/1] (2.10ns)   --->   "%add_ln41_15 = add i17 %k, i17 16" [max_loop/lsal.cpp:41]   --->   Operation 890 'add' 'add_ln41_15' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 891 [1/1] (0.00ns)   --->   "%lshr_ln41_15 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_15, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 891 'partselect' 'lshr_ln41_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln41_16 = zext i14 %lshr_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 892 'zext' 'zext_ln41_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 893 [1/1] (0.00ns)   --->   "%database_buff_0_addr_17 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 893 'getelementptr' 'database_buff_0_addr_17' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 894 [1/1] (0.00ns)   --->   "%database_buff_2_addr_17 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 894 'getelementptr' 'database_buff_2_addr_17' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 895 [1/1] (0.00ns)   --->   "%database_buff_3_addr_17 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 895 'getelementptr' 'database_buff_3_addr_17' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 896 [1/1] (0.00ns)   --->   "%database_buff_5_addr_17 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 896 'getelementptr' 'database_buff_5_addr_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 897 [2/2] (3.25ns)   --->   "%database_buff_0_load_16 = load i14 %database_buff_0_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 897 'load' 'database_buff_0_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 898 [2/2] (3.25ns)   --->   "%database_buff_2_load_16 = load i14 %database_buff_2_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 898 'load' 'database_buff_2_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 899 [2/2] (3.25ns)   --->   "%database_buff_3_load_16 = load i14 %database_buff_3_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 899 'load' 'database_buff_3_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 900 [2/2] (3.25ns)   --->   "%database_buff_5_load_16 = load i14 %database_buff_5_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 900 'load' 'database_buff_5_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 901 [2/2] (3.25ns)   --->   "%diag_array_1_1_load_2 = load i2 %diag_array_1_1_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 901 'load' 'diag_array_1_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 902 [2/2] (3.25ns)   --->   "%diag_array_2_1_load_2 = load i2 %diag_array_2_1_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 902 'load' 'diag_array_2_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 903 [1/2] (3.25ns)   --->   "%max_value_arr_0_load_2 = load i2 %max_value_arr_0_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 903 'load' 'max_value_arr_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 904 [1/1] (2.10ns)   --->   "%add_ln41_16 = add i17 %k, i17 17" [max_loop/lsal.cpp:41]   --->   Operation 904 'add' 'add_ln41_16' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 905 [1/1] (0.00ns)   --->   "%lshr_ln41_16 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_16, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 905 'partselect' 'lshr_ln41_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln41_17 = zext i14 %lshr_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 906 'zext' 'zext_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 907 [1/1] (0.00ns)   --->   "%database_buff_2_addr_18 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 907 'getelementptr' 'database_buff_2_addr_18' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 908 [1/1] (0.00ns)   --->   "%database_buff_3_addr_18 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 908 'getelementptr' 'database_buff_3_addr_18' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 909 [1/1] (0.00ns)   --->   "%database_buff_5_addr_18 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 909 'getelementptr' 'database_buff_5_addr_18' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 910 [1/1] (0.00ns)   --->   "%database_buff_0_addr_18 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 910 'getelementptr' 'database_buff_0_addr_18' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 911 [2/2] (3.25ns)   --->   "%database_buff_0_load_17 = load i14 %database_buff_0_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 911 'load' 'database_buff_0_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 912 [2/2] (3.25ns)   --->   "%database_buff_2_load_17 = load i14 %database_buff_2_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 912 'load' 'database_buff_2_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 913 [2/2] (3.25ns)   --->   "%database_buff_3_load_17 = load i14 %database_buff_3_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 913 'load' 'database_buff_3_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 914 [2/2] (3.25ns)   --->   "%database_buff_5_load_17 = load i14 %database_buff_5_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 914 'load' 'database_buff_5_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 915 [2/2] (3.25ns)   --->   "%diag_array_1_2_load_2 = load i2 %diag_array_1_2_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 915 'load' 'diag_array_1_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 916 [2/2] (3.25ns)   --->   "%diag_array_2_2_load_2 = load i2 %diag_array_2_2_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 916 'load' 'diag_array_2_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 917 [2/2] (3.25ns)   --->   "%max_value_arr_1_load_2 = load i2 %max_value_arr_1_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 917 'load' 'max_value_arr_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 918 [1/1] (2.10ns)   --->   "%add_ln41_17 = add i17 %k, i17 18" [max_loop/lsal.cpp:41]   --->   Operation 918 'add' 'add_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 919 [1/1] (0.00ns)   --->   "%lshr_ln41_17 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_17, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 919 'partselect' 'lshr_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln41_18 = zext i14 %lshr_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 920 'zext' 'zext_ln41_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 921 [1/1] (0.00ns)   --->   "%database_buff_2_addr_19 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 921 'getelementptr' 'database_buff_2_addr_19' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 922 [1/1] (0.00ns)   --->   "%database_buff_3_addr_19 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 922 'getelementptr' 'database_buff_3_addr_19' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 923 [1/1] (0.00ns)   --->   "%database_buff_5_addr_19 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 923 'getelementptr' 'database_buff_5_addr_19' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 924 [1/1] (0.00ns)   --->   "%database_buff_0_addr_19 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 924 'getelementptr' 'database_buff_0_addr_19' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 925 [2/2] (3.25ns)   --->   "%database_buff_2_load_18 = load i14 %database_buff_2_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 925 'load' 'database_buff_2_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 926 [2/2] (3.25ns)   --->   "%database_buff_3_load_18 = load i14 %database_buff_3_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 926 'load' 'database_buff_3_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 927 [2/2] (3.25ns)   --->   "%database_buff_5_load_18 = load i14 %database_buff_5_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 927 'load' 'database_buff_5_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 928 [2/2] (3.25ns)   --->   "%database_buff_0_load_18 = load i14 %database_buff_0_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 928 'load' 'database_buff_0_load_18' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 929 [2/2] (3.25ns)   --->   "%diag_array_1_3_load_2 = load i2 %diag_array_1_3_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 929 'load' 'diag_array_1_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 930 [2/2] (3.25ns)   --->   "%diag_array_2_3_load_2 = load i2 %diag_array_2_3_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 930 'load' 'diag_array_2_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 931 [2/2] (3.25ns)   --->   "%max_value_arr_2_load_2 = load i2 %max_value_arr_2_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 931 'load' 'max_value_arr_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 932 [1/1] (2.10ns)   --->   "%add_ln41_18 = add i17 %k, i17 19" [max_loop/lsal.cpp:41]   --->   Operation 932 'add' 'add_ln41_18' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 933 [1/1] (0.00ns)   --->   "%lshr_ln41_18 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_18, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 933 'partselect' 'lshr_ln41_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln41_19 = zext i14 %lshr_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 934 'zext' 'zext_ln41_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 935 [1/1] (0.00ns)   --->   "%database_buff_4_addr_20 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 935 'getelementptr' 'database_buff_4_addr_20' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 936 [1/1] (0.00ns)   --->   "%database_buff_6_addr_20 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 936 'getelementptr' 'database_buff_6_addr_20' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 937 [1/1] (0.00ns)   --->   "%database_buff_7_addr_20 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 937 'getelementptr' 'database_buff_7_addr_20' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 938 [1/1] (0.00ns)   --->   "%database_buff_1_addr_20 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 938 'getelementptr' 'database_buff_1_addr_20' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 939 [2/2] (3.25ns)   --->   "%database_buff_4_load_19 = load i14 %database_buff_4_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 939 'load' 'database_buff_4_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 940 [2/2] (3.25ns)   --->   "%database_buff_6_load_19 = load i14 %database_buff_6_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 940 'load' 'database_buff_6_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 941 [2/2] (3.25ns)   --->   "%database_buff_7_load_19 = load i14 %database_buff_7_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 941 'load' 'database_buff_7_load_19' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 942 [2/2] (3.25ns)   --->   "%database_buff_1_load_19 = load i14 %database_buff_1_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 942 'load' 'database_buff_1_load_19' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 943 [2/2] (3.25ns)   --->   "%diag_array_1_4_load_2 = load i2 %diag_array_1_4_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 943 'load' 'diag_array_1_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 944 [2/2] (3.25ns)   --->   "%max_value_arr_3_load_2 = load i2 %max_value_arr_3_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 944 'load' 'max_value_arr_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 945 [2/2] (3.25ns)   --->   "%diag_array_1_5_load_2 = load i2 %diag_array_1_5_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 945 'load' 'diag_array_1_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 946 [2/2] (3.25ns)   --->   "%diag_array_1_6_load_2 = load i2 %diag_array_1_6_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 946 'load' 'diag_array_1_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 947 [2/2] (3.25ns)   --->   "%diag_array_1_7_load_2 = load i2 %diag_array_1_7_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 947 'load' 'diag_array_1_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 948 [2/2] (3.25ns)   --->   "%max_value_arr_6_load_2 = load i2 %max_value_arr_6_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 948 'load' 'max_value_arr_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 949 [2/2] (3.25ns)   --->   "%diag_array_1_0_load_2 = load i3 %diag_array_1_0_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 949 'load' 'diag_array_1_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 950 [2/2] (3.25ns)   --->   "%diag_array_2_0_load_3 = load i3 %diag_array_2_0_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 950 'load' 'diag_array_2_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 951 [2/2] (3.25ns)   --->   "%max_value_arr_7_load_2 = load i2 %max_value_arr_7_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 951 'load' 'max_value_arr_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 952 [2/2] (3.25ns)   --->   "%diag_array_1_1_load_3 = load i2 %diag_array_1_1_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 952 'load' 'diag_array_1_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 953 [2/2] (3.25ns)   --->   "%max_value_arr_0_load_3 = load i2 %max_value_arr_0_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 953 'load' 'max_value_arr_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 954 [2/2] (3.25ns)   --->   "%diag_array_1_2_load_3 = load i2 %diag_array_1_2_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 954 'load' 'diag_array_1_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 955 [2/2] (3.25ns)   --->   "%diag_array_2_2_load_3 = load i2 %diag_array_2_2_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 955 'load' 'diag_array_2_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 956 [1/1] (2.10ns)   --->   "%add_ln41_25 = add i17 %k, i17 26" [max_loop/lsal.cpp:41]   --->   Operation 956 'add' 'add_ln41_25' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 957 [1/1] (0.00ns)   --->   "%lshr_ln41_25 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_25, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 957 'partselect' 'lshr_ln41_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln41_26 = zext i14 %lshr_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 958 'zext' 'zext_ln41_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 959 [1/1] (0.00ns)   --->   "%database_buff_2_addr_27 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 959 'getelementptr' 'database_buff_2_addr_27' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 960 [1/1] (0.00ns)   --->   "%database_buff_3_addr_27 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 960 'getelementptr' 'database_buff_3_addr_27' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 961 [1/1] (0.00ns)   --->   "%database_buff_4_addr_27 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 961 'getelementptr' 'database_buff_4_addr_27' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 962 [1/1] (0.00ns)   --->   "%database_buff_5_addr_27 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 962 'getelementptr' 'database_buff_5_addr_27' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 963 [1/1] (0.00ns)   --->   "%database_buff_6_addr_27 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 963 'getelementptr' 'database_buff_6_addr_27' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 964 [1/1] (0.00ns)   --->   "%database_buff_7_addr_27 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 964 'getelementptr' 'database_buff_7_addr_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 965 [1/1] (0.00ns)   --->   "%database_buff_0_addr_27 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 965 'getelementptr' 'database_buff_0_addr_27' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 966 [1/1] (0.00ns)   --->   "%database_buff_1_addr_27 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 966 'getelementptr' 'database_buff_1_addr_27' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 967 [2/2] (3.25ns)   --->   "%database_buff_1_load_26 = load i14 %database_buff_1_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 967 'load' 'database_buff_1_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 968 [2/2] (3.25ns)   --->   "%database_buff_2_load_26 = load i14 %database_buff_2_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 968 'load' 'database_buff_2_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 969 [2/2] (3.25ns)   --->   "%database_buff_3_load_26 = load i14 %database_buff_3_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 969 'load' 'database_buff_3_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 970 [2/2] (3.25ns)   --->   "%database_buff_4_load_26 = load i14 %database_buff_4_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 970 'load' 'database_buff_4_load_26' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 971 [2/2] (3.25ns)   --->   "%database_buff_5_load_26 = load i14 %database_buff_5_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 971 'load' 'database_buff_5_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 972 [2/2] (3.25ns)   --->   "%database_buff_6_load_26 = load i14 %database_buff_6_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 972 'load' 'database_buff_6_load_26' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 973 [2/2] (3.25ns)   --->   "%database_buff_7_load_26 = load i14 %database_buff_7_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 973 'load' 'database_buff_7_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 974 [2/2] (3.25ns)   --->   "%database_buff_0_load_26 = load i14 %database_buff_0_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 974 'load' 'database_buff_0_load_26' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 975 [2/2] (3.25ns)   --->   "%diag_array_1_3_load_3 = load i2 %diag_array_1_3_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 975 'load' 'diag_array_1_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 976 [2/2] (3.25ns)   --->   "%diag_array_2_3_load_3 = load i2 %diag_array_2_3_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 976 'load' 'diag_array_2_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 977 [2/2] (3.25ns)   --->   "%max_value_arr_2_load_3 = load i2 %max_value_arr_2_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 977 'load' 'max_value_arr_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 978 [2/2] (3.25ns)   --->   "%diag_array_1_4_load_3 = load i2 %diag_array_1_4_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 978 'load' 'diag_array_1_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 979 [2/2] (3.25ns)   --->   "%diag_array_2_4_load_3 = load i2 %diag_array_2_4_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 979 'load' 'diag_array_2_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 980 [2/2] (3.25ns)   --->   "%max_value_arr_3_load_3 = load i2 %max_value_arr_3_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 980 'load' 'max_value_arr_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 981 [2/2] (3.25ns)   --->   "%diag_array_1_5_load_3 = load i2 %diag_array_1_5_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 981 'load' 'diag_array_1_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 982 [2/2] (3.25ns)   --->   "%diag_array_2_5_load_3 = load i2 %diag_array_2_5_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 982 'load' 'diag_array_2_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 983 [2/2] (3.25ns)   --->   "%max_value_arr_4_load_3 = load i2 %max_value_arr_4_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 983 'load' 'max_value_arr_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 984 [2/2] (3.25ns)   --->   "%diag_array_1_6_load_3 = load i2 %diag_array_1_6_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 984 'load' 'diag_array_1_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 985 [1/2] (3.25ns)   --->   "%diag_array_2_6_load_3 = load i2 %diag_array_2_6_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 985 'load' 'diag_array_2_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 986 [2/2] (3.25ns)   --->   "%max_value_arr_5_load_3 = load i2 %max_value_arr_5_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 986 'load' 'max_value_arr_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_20 : Operation 987 [1/1] (0.00ns)   --->   "%database_buff_0_addr_31 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 987 'getelementptr' 'database_buff_0_addr_31' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_20 : Operation 988 [1/1] (0.00ns)   --->   "%database_buff_2_addr_31 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 988 'getelementptr' 'database_buff_2_addr_31' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_20 : Operation 989 [1/1] (0.00ns)   --->   "%database_buff_3_addr_31 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 989 'getelementptr' 'database_buff_3_addr_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_20 : Operation 990 [1/1] (0.00ns)   --->   "%database_buff_5_addr_31 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 990 'getelementptr' 'database_buff_5_addr_31' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_20 : Operation 991 [2/2] (3.25ns)   --->   "%database_buff_5_load_30 = load i14 %database_buff_5_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 991 'load' 'database_buff_5_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 992 [1/2] (3.25ns)   --->   "%database_buff_6_load_30 = load i14 %database_buff_6_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 992 'load' 'database_buff_6_load_30' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 993 [1/2] (3.25ns)   --->   "%database_buff_7_load_30 = load i14 %database_buff_7_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 993 'load' 'database_buff_7_load_30' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 994 [2/2] (3.25ns)   --->   "%database_buff_0_load_30 = load i14 %database_buff_0_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 994 'load' 'database_buff_0_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 995 [1/2] (3.25ns)   --->   "%database_buff_1_load_30 = load i14 %database_buff_1_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 995 'load' 'database_buff_1_load_30' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 996 [2/2] (3.25ns)   --->   "%database_buff_2_load_30 = load i14 %database_buff_2_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 996 'load' 'database_buff_2_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 997 [2/2] (3.25ns)   --->   "%database_buff_3_load_30 = load i14 %database_buff_3_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 997 'load' 'database_buff_3_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 998 [1/2] (3.25ns)   --->   "%database_buff_4_load_30 = load i14 %database_buff_4_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 998 'load' 'database_buff_4_load_30' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 999 [2/2] (3.25ns)   --->   "%diag_array_1_7_load_3 = load i2 %diag_array_1_7_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 999 'load' 'diag_array_1_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 1000 [1/2] (3.25ns)   --->   "%diag_array_2_7_load_3 = load i2 %diag_array_2_7_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1000 'load' 'diag_array_2_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 1001 [1/2] (3.25ns)   --->   "%database_buff_6_load_31 = load i14 %database_buff_6_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1001 'load' 'database_buff_6_load_31' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 1002 [1/2] (3.25ns)   --->   "%database_buff_7_load_31 = load i14 %database_buff_7_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1002 'load' 'database_buff_7_load_31' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 1003 [1/2] (3.25ns)   --->   "%database_buff_1_load_31 = load i14 %database_buff_1_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1003 'load' 'database_buff_1_load_31' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 1004 [1/2] (3.25ns)   --->   "%database_buff_4_load_31 = load i14 %database_buff_4_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1004 'load' 'database_buff_4_load_31' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_20 : Operation 1005 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_213 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_31, i8 %database_buff_6_load_31" [max_loop/lsal.cpp:41]   --->   Operation 1005 'select' 'select_ln41_213' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1006 [2/2] (3.25ns)   --->   "%diag_array_1_0_load_3 = load i3 %diag_array_1_0_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1006 'load' 'diag_array_1_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 1007 [2/2] (3.25ns)   --->   "%diag_array_2_0_load_4 = load i3 %diag_array_2_0_addr_5" [max_loop/lsal.cpp:44]   --->   Operation 1007 'load' 'diag_array_2_0_load_4' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 1008 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_6_load_3, i2 %diag_array_1_6_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1008 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 1009 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_7_load_3, i2 %diag_array_1_7_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1009 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 1010 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %diag_array_3_0_load, i3 %diag_array_2_0_addr_5"   --->   Operation 1010 'store' 'store_ln0' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 21 <SV = 25> <Delay = 7.24>
ST_21 : Operation 1011 [2/2] (3.25ns)   --->   "%database_buff_6_load = load i14 %database_buff_6_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1011 'load' 'database_buff_6_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1012 [2/2] (3.25ns)   --->   "%database_buff_4_load = load i14 %database_buff_4_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1012 'load' 'database_buff_4_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1013 [2/2] (3.25ns)   --->   "%database_buff_1_load = load i14 %database_buff_1_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1013 'load' 'database_buff_1_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1014 [2/2] (3.25ns)   --->   "%database_buff_7_load = load i14 %database_buff_7_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1014 'load' 'database_buff_7_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1015 [1/2] (3.25ns)   --->   "%database_buff_4_load_20 = load i14 %database_buff_4_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1015 'load' 'database_buff_4_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1016 [1/2] (3.25ns)   --->   "%database_buff_6_load_20 = load i14 %database_buff_6_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1016 'load' 'database_buff_6_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1017 [1/2] (3.25ns)   --->   "%database_buff_7_load_20 = load i14 %database_buff_7_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1017 'load' 'database_buff_7_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1018 [1/2] (3.25ns)   --->   "%database_buff_1_load_20 = load i14 %database_buff_1_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1018 'load' 'database_buff_1_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_137)   --->   "%select_ln41_133 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_20, i8 %database_buff_1_load_20" [max_loop/lsal.cpp:41]   --->   Operation 1019 'select' 'select_ln41_133' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1020 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_134 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_20, i8 %database_buff_7_load_20" [max_loop/lsal.cpp:41]   --->   Operation 1020 'select' 'select_ln41_134' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_138)   --->   "%select_ln41_135 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_20, i8 %database_buff_5_load_20" [max_loop/lsal.cpp:41]   --->   Operation 1021 'select' 'select_ln41_135' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1022 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_136 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_20, i8 %database_buff_3_load_20" [max_loop/lsal.cpp:41]   --->   Operation 1022 'select' 'select_ln41_136' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1023 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_137 = select i1 %or_ln41, i8 %select_ln41_133, i8 %select_ln41_134" [max_loop/lsal.cpp:41]   --->   Operation 1023 'select' 'select_ln41_137' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1024 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_138 = select i1 %or_ln41_2, i8 %select_ln41_135, i8 %select_ln41_136" [max_loop/lsal.cpp:41]   --->   Operation 1024 'select' 'select_ln41_138' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1025 [1/1] (0.00ns)   --->   "%database_buff_6_addr_22 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1025 'getelementptr' 'database_buff_6_addr_22' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_21 : Operation 1026 [1/1] (0.00ns)   --->   "%database_buff_7_addr_22 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1026 'getelementptr' 'database_buff_7_addr_22' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_21 : Operation 1027 [1/1] (0.00ns)   --->   "%database_buff_1_addr_22 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1027 'getelementptr' 'database_buff_1_addr_22' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_21 : Operation 1028 [1/1] (0.00ns)   --->   "%database_buff_4_addr_22 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1028 'getelementptr' 'database_buff_4_addr_22' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_21 : Operation 1029 [2/2] (3.25ns)   --->   "%database_buff_4_load_21 = load i14 %database_buff_4_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1029 'load' 'database_buff_4_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1030 [2/2] (3.25ns)   --->   "%database_buff_6_load_21 = load i14 %database_buff_6_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1030 'load' 'database_buff_6_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1031 [2/2] (3.25ns)   --->   "%database_buff_7_load_21 = load i14 %database_buff_7_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1031 'load' 'database_buff_7_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1032 [2/2] (3.25ns)   --->   "%database_buff_1_load_21 = load i14 %database_buff_1_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1032 'load' 'database_buff_1_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln44_21 = sext i16 %diag_array_2_6_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1033 'sext' 'sext_ln44_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1034 [1/1] (2.07ns)   --->   "%west_53 = add i17 %sext_ln44_21, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1034 'add' 'west_53' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_22)   --->   "%select_ln41_153 = select i1 %or_ln41_3, i8 %select_ln41_151, i8 %select_ln41_152" [max_loop/lsal.cpp:41]   --->   Operation 1035 'select' 'select_ln41_153' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1036 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_22 = icmp_eq  i8 %querry_buff_1_load_2, i8 %select_ln41_153" [max_loop/lsal.cpp:41]   --->   Operation 1036 'icmp' 'icmp_ln41_22' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node northwest_22)   --->   "%select_ln43_22 = select i1 %icmp_ln41_22, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1037 'select' 'select_ln43_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node northwest_22)   --->   "%sext_ln43_22 = sext i16 %diag_array_1_7_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1038 'sext' 'sext_ln43_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1039 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_22 = add i17 %select_ln43_22, i17 %sext_ln43_22" [max_loop/lsal.cpp:43]   --->   Operation 1039 'add' 'northwest_22' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln44_22 = sext i16 %diag_array_2_7_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1040 'sext' 'sext_ln44_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1041 [1/1] (2.07ns)   --->   "%west_54 = add i17 %sext_ln44_22, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1041 'add' 'west_54' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1042 [1/1] (2.43ns)   --->   "%icmp_ln49_44 = icmp_slt  i17 %northwest_22, i17 %west_53" [max_loop/lsal.cpp:49]   --->   Operation 1042 'icmp' 'icmp_ln49_44' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1043 [1/1] (2.43ns)   --->   "%icmp_ln49_45 = icmp_slt  i17 %west_53, i17 %west_54" [max_loop/lsal.cpp:49]   --->   Operation 1043 'icmp' 'icmp_ln49_45' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1044 [1/1] (0.97ns)   --->   "%and_ln49_22 = and i1 %icmp_ln49_44, i1 %icmp_ln49_45" [max_loop/lsal.cpp:49]   --->   Operation 1044 'and' 'and_ln49_22' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1045 [1/1] (2.43ns)   --->   "%icmp_ln55_22 = icmp_slt  i17 %northwest_22, i17 %west_54" [max_loop/lsal.cpp:55]   --->   Operation 1045 'icmp' 'icmp_ln55_22' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_23)   --->   "%select_ln41_160 = select i1 %or_ln41_3, i8 %select_ln41_158, i8 %select_ln41_159" [max_loop/lsal.cpp:41]   --->   Operation 1046 'select' 'select_ln41_160' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1047 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_23 = icmp_eq  i8 %querry_buff_0_load_2, i8 %select_ln41_160" [max_loop/lsal.cpp:41]   --->   Operation 1047 'icmp' 'icmp_ln41_23' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node northwest_23)   --->   "%select_ln43_23 = select i1 %icmp_ln41_23, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1048 'select' 'select_ln43_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node northwest_23)   --->   "%sext_ln43_23 = sext i16 %diag_array_1_0_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1049 'sext' 'sext_ln43_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1050 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_23 = add i17 %select_ln43_23, i17 %sext_ln43_23" [max_loop/lsal.cpp:43]   --->   Operation 1050 'add' 'northwest_23' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1051 [1/1] (2.43ns)   --->   "%icmp_ln49_46 = icmp_slt  i17 %northwest_23, i17 %west_54" [max_loop/lsal.cpp:49]   --->   Operation 1051 'icmp' 'icmp_ln49_46' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1052 [1/1] (2.43ns)   --->   "%icmp_ln49_47 = icmp_slt  i17 %west_54, i17 %west_55" [max_loop/lsal.cpp:49]   --->   Operation 1052 'icmp' 'icmp_ln49_47' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1053 [1/1] (0.97ns)   --->   "%and_ln49_23 = and i1 %icmp_ln49_46, i1 %icmp_ln49_47" [max_loop/lsal.cpp:49]   --->   Operation 1053 'and' 'and_ln49_23' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1054 [1/1] (2.43ns)   --->   "%icmp_ln55_23 = icmp_slt  i17 %northwest_23, i17 %west_55" [max_loop/lsal.cpp:55]   --->   Operation 1054 'icmp' 'icmp_ln55_23' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node max_value_74)   --->   "%select_ln49_48 = select i1 %and_ln49_24, i17 %west_56, i17 %west_55" [max_loop/lsal.cpp:49]   --->   Operation 1055 'select' 'select_ln49_48' <Predicate = (!icmp_ln37 & icmp_ln49_48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node direction_49)   --->   "%select_ln49_49 = select i1 %and_ln49_24, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1056 'select' 'select_ln49_49' <Predicate = (!icmp_ln37 & icmp_ln49_48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1057 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_73 = select i1 %icmp_ln55_24, i17 %west_56, i17 %northwest_24" [max_loop/lsal.cpp:58]   --->   Operation 1057 'select' 'max_value_73' <Predicate = (!icmp_ln37 & !icmp_ln49_48)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node direction_49)   --->   "%direction_48 = select i1 %icmp_ln55_24, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1058 'select' 'direction_48' <Predicate = (!icmp_ln37 & !icmp_ln49_48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1059 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_74 = select i1 %icmp_ln49_48, i17 %select_ln49_48, i17 %max_value_73" [max_loop/lsal.cpp:49]   --->   Operation 1059 'select' 'max_value_74' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1060 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_49 = select i1 %icmp_ln49_48, i2 %select_ln49_49, i2 %direction_48" [max_loop/lsal.cpp:49]   --->   Operation 1060 'select' 'direction_49' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1061 [1/1] (2.43ns)   --->   "%icmp_ln63_24 = icmp_sgt  i17 %max_value_74, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1061 'icmp' 'icmp_ln63_24' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1062 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_24, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1062 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1063 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_0_addr_3" [max_loop/lsal.cpp:67]   --->   Operation 1063 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_21 : Operation 1064 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1064 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_24)> <Delay = 1.58>
ST_21 : Operation 1065 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_49, i2 %direction_buff_0_addr_3" [max_loop/lsal.cpp:64]   --->   Operation 1065 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_21 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln65_24 = trunc i17 %max_value_74" [max_loop/lsal.cpp:65]   --->   Operation 1066 'trunc' 'trunc_ln65_24' <Predicate = (!icmp_ln37 & icmp_ln63_24)> <Delay = 0.00>
ST_21 : Operation 1067 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1067 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_24)> <Delay = 1.58>
ST_21 : Operation 1068 [1/1] (0.00ns)   --->   "%diag_array_3_load_24 = phi i16 0, void, i16 %trunc_ln65_24, void" [max_loop/lsal.cpp:65]   --->   Operation 1068 'phi' 'diag_array_3_load_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1069 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_24, i3 %diag_array_3_0_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 1069 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_21 : Operation 1070 [1/1] (2.43ns)   --->   "%icmp_ln71_24 = icmp_sgt  i17 %max_value_74, i17 %max_value_arr_0_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1070 'icmp' 'icmp_ln71_24' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1071 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_24, void %._crit_edge79_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1071 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1072 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_74, i2 %max_value_arr_0_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 1072 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_21 : Operation 1073 [1/1] (0.00ns)   --->   "%shl_ln73_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_23, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1073 'bitconcatenate' 'shl_ln73_23' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 0.00>
ST_21 : Operation 1074 [1/1] (0.00ns)   --->   "%or_ln73_24 = or i22 %shl_ln73_23, i22 7" [max_loop/lsal.cpp:73]   --->   Operation 1074 'or' 'or_ln73_24' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 0.00>
ST_21 : Operation 1075 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_24, i2 %max_index_arr_0_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 1075 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_21 : Operation 1076 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge79_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1076 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 0.00>
ST_21 : Operation 1077 [1/2] (3.25ns)   --->   "%database_buff_1_load_25 = load i14 %database_buff_1_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1077 'load' 'database_buff_1_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1078 [1/2] (3.25ns)   --->   "%database_buff_4_load_25 = load i14 %database_buff_4_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1078 'load' 'database_buff_4_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1079 [1/2] (3.25ns)   --->   "%database_buff_6_load_25 = load i14 %database_buff_6_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1079 'load' 'database_buff_6_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1080 [1/2] (3.25ns)   --->   "%database_buff_7_load_25 = load i14 %database_buff_7_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1080 'load' 'database_buff_7_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_21 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_172)   --->   "%select_ln41_168 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_25, i8 %database_buff_6_load_25" [max_loop/lsal.cpp:41]   --->   Operation 1081 'select' 'select_ln41_168' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1082 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_169 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_25, i8 %database_buff_4_load_25" [max_loop/lsal.cpp:41]   --->   Operation 1082 'select' 'select_ln41_169' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_173)   --->   "%select_ln41_170 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_25, i8 %database_buff_2_load_25" [max_loop/lsal.cpp:41]   --->   Operation 1083 'select' 'select_ln41_170' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1084 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_171 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_25, i8 %database_buff_0_load_25" [max_loop/lsal.cpp:41]   --->   Operation 1084 'select' 'select_ln41_171' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1085 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_172 = select i1 %or_ln41, i8 %select_ln41_168, i8 %select_ln41_169" [max_loop/lsal.cpp:41]   --->   Operation 1085 'select' 'select_ln41_172' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1086 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_173 = select i1 %or_ln41_2, i8 %select_ln41_170, i8 %select_ln41_171" [max_loop/lsal.cpp:41]   --->   Operation 1086 'select' 'select_ln41_173' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node max_value_89)   --->   "%select_ln49_58 = select i1 %and_ln49_29, i17 %west_61, i17 %west_60" [max_loop/lsal.cpp:49]   --->   Operation 1087 'select' 'select_ln49_58' <Predicate = (!icmp_ln37 & icmp_ln49_58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node direction_59)   --->   "%select_ln49_59 = select i1 %and_ln49_29, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1088 'select' 'select_ln49_59' <Predicate = (!icmp_ln37 & icmp_ln49_58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1089 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_88 = select i1 %icmp_ln55_29, i17 %west_61, i17 %northwest_29" [max_loop/lsal.cpp:58]   --->   Operation 1089 'select' 'max_value_88' <Predicate = (!icmp_ln37 & !icmp_ln49_58)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node direction_59)   --->   "%direction_58 = select i1 %icmp_ln55_29, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1090 'select' 'direction_58' <Predicate = (!icmp_ln37 & !icmp_ln49_58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1091 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_89 = select i1 %icmp_ln49_58, i17 %select_ln49_58, i17 %max_value_88" [max_loop/lsal.cpp:49]   --->   Operation 1091 'select' 'max_value_89' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1092 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_59 = select i1 %icmp_ln49_58, i2 %select_ln49_59, i2 %direction_58" [max_loop/lsal.cpp:49]   --->   Operation 1092 'select' 'direction_59' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1093 [1/1] (2.43ns)   --->   "%icmp_ln63_29 = icmp_sgt  i17 %max_value_89, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1093 'icmp' 'icmp_ln63_29' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1094 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_29, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1094 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1095 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_5_addr_3" [max_loop/lsal.cpp:67]   --->   Operation 1095 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_21 : Operation 1096 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1096 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_29)> <Delay = 1.58>
ST_21 : Operation 1097 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_59, i2 %direction_buff_5_addr_3" [max_loop/lsal.cpp:64]   --->   Operation 1097 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_21 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln65_29 = trunc i17 %max_value_89" [max_loop/lsal.cpp:65]   --->   Operation 1098 'trunc' 'trunc_ln65_29' <Predicate = (!icmp_ln37 & icmp_ln63_29)> <Delay = 0.00>
ST_21 : Operation 1099 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1099 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_29)> <Delay = 1.58>
ST_21 : Operation 1100 [1/1] (0.00ns)   --->   "%diag_array_3_load_29 = phi i16 0, void, i16 %trunc_ln65_29, void" [max_loop/lsal.cpp:65]   --->   Operation 1100 'phi' 'diag_array_3_load_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1101 [1/1] (2.43ns)   --->   "%icmp_ln71_29 = icmp_sgt  i17 %max_value_89, i17 %max_value_arr_5_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1101 'icmp' 'icmp_ln71_29' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1102 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_29, void %._crit_edge89_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1102 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1103 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_89, i2 %max_value_arr_5_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 1103 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_21 : Operation 1104 [1/1] (0.00ns)   --->   "%shl_ln73_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_28, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1104 'bitconcatenate' 'shl_ln73_28' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 0.00>
ST_21 : Operation 1105 [1/1] (0.00ns)   --->   "%or_ln73_29 = or i22 %shl_ln73_28, i22 2" [max_loop/lsal.cpp:73]   --->   Operation 1105 'or' 'or_ln73_29' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 0.00>
ST_21 : Operation 1106 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_29, i2 %max_index_arr_5_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 1106 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_21 : Operation 1107 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge89_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1107 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 0.00>
ST_21 : Operation 1108 [1/2] (3.25ns)   --->   "%direction_buff_6_load_1 = load i2 %direction_buff_6_addr_1"   --->   Operation 1108 'load' 'direction_buff_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_21 : Operation 1109 [1/1] (0.00ns)   --->   "%direction_buff_6_load_1_cast = zext i2 %direction_buff_6_load_1"   --->   Operation 1109 'zext' 'direction_buff_6_load_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1110 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1485 = or i22 %shl_ln1, i22 14" [max_loop/lsal.cpp:76]   --->   Operation 1110 'or' 'arrayidx54_sum_1485' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1111 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1485_cast = zext i22 %arrayidx54_sum_1485" [max_loop/lsal.cpp:76]   --->   Operation 1111 'zext' 'arrayidx54_sum_1485_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1112 [1/1] (0.00ns)   --->   "%direction_matrix_addr_14 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1485_cast" [max_loop/lsal.cpp:76]   --->   Operation 1112 'getelementptr' 'direction_matrix_addr_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1113 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_6_load_1_cast, i22 %direction_matrix_addr_14" [max_loop/lsal.cpp:76]   --->   Operation 1113 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_21 : Operation 1114 [1/2] (3.25ns)   --->   "%direction_buff_7_load_1 = load i2 %direction_buff_7_addr_1"   --->   Operation 1114 'load' 'direction_buff_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_21 : Operation 1115 [1/1] (0.00ns)   --->   "%direction_buff_7_load_1_cast = zext i2 %direction_buff_7_load_1"   --->   Operation 1115 'zext' 'direction_buff_7_load_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1116 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1586 = or i22 %shl_ln1, i22 15" [max_loop/lsal.cpp:76]   --->   Operation 1116 'or' 'arrayidx54_sum_1586' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1117 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1586_cast = zext i22 %arrayidx54_sum_1586" [max_loop/lsal.cpp:76]   --->   Operation 1117 'zext' 'arrayidx54_sum_1586_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1118 [1/1] (0.00ns)   --->   "%direction_matrix_addr_15 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1586_cast" [max_loop/lsal.cpp:76]   --->   Operation 1118 'getelementptr' 'direction_matrix_addr_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 1119 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_7_load_1_cast, i22 %direction_matrix_addr_15" [max_loop/lsal.cpp:76]   --->   Operation 1119 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_21 : Operation 1120 [2/2] (3.25ns)   --->   "%direction_buff_3_load_3 = load i2 %direction_buff_3_addr_3"   --->   Operation 1120 'load' 'direction_buff_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_21 : Operation 1121 [2/2] (3.25ns)   --->   "%direction_buff_4_load_3 = load i2 %direction_buff_4_addr_3"   --->   Operation 1121 'load' 'direction_buff_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_21 : Operation 1122 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_24, i3 %diag_array_2_0_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 1122 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_21 : Operation 1123 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_29, i2 %diag_array_2_5_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 1123 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 22 <SV = 26> <Delay = 7.24>
ST_22 : Operation 1124 [1/2] (3.25ns)   --->   "%database_buff_6_load = load i14 %database_buff_6_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1124 'load' 'database_buff_6_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_22 : Operation 1125 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split52579_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 1125 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 6)> <Delay = 2.30>
ST_22 : Operation 1126 [1/2] (3.25ns)   --->   "%database_buff_4_load = load i14 %database_buff_4_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1126 'load' 'database_buff_4_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_22 : Operation 1127 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split52579_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 1127 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 4)> <Delay = 2.30>
ST_22 : Operation 1128 [1/2] (3.25ns)   --->   "%database_buff_1_load = load i14 %database_buff_1_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1128 'load' 'database_buff_1_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_22 : Operation 1129 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split52579_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 1129 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 1)> <Delay = 2.30>
ST_22 : Operation 1130 [1/2] (3.25ns)   --->   "%database_buff_7_load = load i14 %database_buff_7_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1130 'load' 'database_buff_7_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_22 : Operation 1131 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split52579_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 1131 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 7)> <Delay = 2.30>
ST_22 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_20)   --->   "%select_ln41_139 = select i1 %or_ln41_3, i8 %select_ln41_137, i8 %select_ln41_138" [max_loop/lsal.cpp:41]   --->   Operation 1132 'select' 'select_ln41_139' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1133 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_20 = icmp_eq  i8 %querry_buff_3_load_2, i8 %select_ln41_139" [max_loop/lsal.cpp:41]   --->   Operation 1133 'icmp' 'icmp_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node northwest_20)   --->   "%select_ln43_20 = select i1 %icmp_ln41_20, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1134 'select' 'select_ln43_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node northwest_20)   --->   "%sext_ln43_20 = sext i16 %diag_array_1_5_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1135 'sext' 'sext_ln43_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1136 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_20 = add i17 %select_ln43_20, i17 %sext_ln43_20" [max_loop/lsal.cpp:43]   --->   Operation 1136 'add' 'northwest_20' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln44_20 = sext i16 %diag_array_2_5_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1137 'sext' 'sext_ln44_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1138 [1/1] (2.07ns)   --->   "%west_52 = add i17 %sext_ln44_20, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1138 'add' 'west_52' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1139 [1/1] (2.43ns)   --->   "%icmp_ln49_40 = icmp_slt  i17 %northwest_20, i17 %west_51" [max_loop/lsal.cpp:49]   --->   Operation 1139 'icmp' 'icmp_ln49_40' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1140 [1/1] (2.43ns)   --->   "%icmp_ln49_41 = icmp_slt  i17 %west_51, i17 %west_52" [max_loop/lsal.cpp:49]   --->   Operation 1140 'icmp' 'icmp_ln49_41' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1141 [1/1] (0.97ns)   --->   "%and_ln49_20 = and i1 %icmp_ln49_40, i1 %icmp_ln49_41" [max_loop/lsal.cpp:49]   --->   Operation 1141 'and' 'and_ln49_20' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1142 [1/1] (2.43ns)   --->   "%icmp_ln55_20 = icmp_slt  i17 %northwest_20, i17 %west_52" [max_loop/lsal.cpp:55]   --->   Operation 1142 'icmp' 'icmp_ln55_20' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1143 [1/2] (3.25ns)   --->   "%database_buff_4_load_21 = load i14 %database_buff_4_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1143 'load' 'database_buff_4_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_22 : Operation 1144 [1/2] (3.25ns)   --->   "%database_buff_6_load_21 = load i14 %database_buff_6_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1144 'load' 'database_buff_6_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_22 : Operation 1145 [1/2] (3.25ns)   --->   "%database_buff_7_load_21 = load i14 %database_buff_7_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1145 'load' 'database_buff_7_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_22 : Operation 1146 [1/2] (3.25ns)   --->   "%database_buff_1_load_21 = load i14 %database_buff_1_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1146 'load' 'database_buff_1_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_22 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_144)   --->   "%select_ln41_140 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_21, i8 %database_buff_2_load_21" [max_loop/lsal.cpp:41]   --->   Operation 1147 'select' 'select_ln41_140' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1148 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_141 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_21, i8 %database_buff_0_load_21" [max_loop/lsal.cpp:41]   --->   Operation 1148 'select' 'select_ln41_141' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_145)   --->   "%select_ln41_142 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_21, i8 %database_buff_6_load_21" [max_loop/lsal.cpp:41]   --->   Operation 1149 'select' 'select_ln41_142' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1150 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_143 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_21, i8 %database_buff_4_load_21" [max_loop/lsal.cpp:41]   --->   Operation 1150 'select' 'select_ln41_143' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1151 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_144 = select i1 %or_ln41, i8 %select_ln41_140, i8 %select_ln41_141" [max_loop/lsal.cpp:41]   --->   Operation 1151 'select' 'select_ln41_144' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1152 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_145 = select i1 %or_ln41_2, i8 %select_ln41_142, i8 %select_ln41_143" [max_loop/lsal.cpp:41]   --->   Operation 1152 'select' 'select_ln41_145' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node max_value_68)   --->   "%select_ln49_44 = select i1 %and_ln49_22, i17 %west_54, i17 %west_53" [max_loop/lsal.cpp:49]   --->   Operation 1153 'select' 'select_ln49_44' <Predicate = (!icmp_ln37 & icmp_ln49_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node direction_45)   --->   "%select_ln49_45 = select i1 %and_ln49_22, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1154 'select' 'select_ln49_45' <Predicate = (!icmp_ln37 & icmp_ln49_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1155 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_67 = select i1 %icmp_ln55_22, i17 %west_54, i17 %northwest_22" [max_loop/lsal.cpp:58]   --->   Operation 1155 'select' 'max_value_67' <Predicate = (!icmp_ln37 & !icmp_ln49_44)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node direction_45)   --->   "%direction_44 = select i1 %icmp_ln55_22, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1156 'select' 'direction_44' <Predicate = (!icmp_ln37 & !icmp_ln49_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1157 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_68 = select i1 %icmp_ln49_44, i17 %select_ln49_44, i17 %max_value_67" [max_loop/lsal.cpp:49]   --->   Operation 1157 'select' 'max_value_68' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1158 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_45 = select i1 %icmp_ln49_44, i2 %select_ln49_45, i2 %direction_44" [max_loop/lsal.cpp:49]   --->   Operation 1158 'select' 'direction_45' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1159 [1/1] (2.43ns)   --->   "%icmp_ln63_22 = icmp_sgt  i17 %max_value_68, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1159 'icmp' 'icmp_ln63_22' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1160 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_22, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1160 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1161 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_6_addr_2" [max_loop/lsal.cpp:67]   --->   Operation 1161 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_22)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_22 : Operation 1162 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1162 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_22)> <Delay = 1.58>
ST_22 : Operation 1163 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_45, i2 %direction_buff_6_addr_2" [max_loop/lsal.cpp:64]   --->   Operation 1163 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_22)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_22 : Operation 1164 [1/1] (0.00ns)   --->   "%trunc_ln65_22 = trunc i17 %max_value_68" [max_loop/lsal.cpp:65]   --->   Operation 1164 'trunc' 'trunc_ln65_22' <Predicate = (!icmp_ln37 & icmp_ln63_22)> <Delay = 0.00>
ST_22 : Operation 1165 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1165 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_22)> <Delay = 1.58>
ST_22 : Operation 1166 [1/1] (0.00ns)   --->   "%diag_array_3_load_22 = phi i16 0, void, i16 %trunc_ln65_22, void" [max_loop/lsal.cpp:65]   --->   Operation 1166 'phi' 'diag_array_3_load_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1167 [1/1] (2.43ns)   --->   "%icmp_ln71_22 = icmp_sgt  i17 %max_value_68, i17 %max_value_arr_6_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1167 'icmp' 'icmp_ln71_22' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1168 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_22, void %._crit_edge75_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1168 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1169 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_68, i2 %max_value_arr_6_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1169 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_22 : Operation 1170 [1/1] (0.00ns)   --->   "%shl_ln73_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_21, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1170 'bitconcatenate' 'shl_ln73_21' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 0.00>
ST_22 : Operation 1171 [1/1] (0.00ns)   --->   "%or_ln73_22 = or i22 %shl_ln73_21, i22 9" [max_loop/lsal.cpp:73]   --->   Operation 1171 'or' 'or_ln73_22' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 0.00>
ST_22 : Operation 1172 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_22, i2 %max_index_arr_6_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1172 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_22 : Operation 1173 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge75_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1173 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 0.00>
ST_22 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node max_value_71)   --->   "%select_ln49_46 = select i1 %and_ln49_23, i17 %west_55, i17 %west_54" [max_loop/lsal.cpp:49]   --->   Operation 1174 'select' 'select_ln49_46' <Predicate = (!icmp_ln37 & icmp_ln49_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node direction_47)   --->   "%select_ln49_47 = select i1 %and_ln49_23, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1175 'select' 'select_ln49_47' <Predicate = (!icmp_ln37 & icmp_ln49_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1176 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_70 = select i1 %icmp_ln55_23, i17 %west_55, i17 %northwest_23" [max_loop/lsal.cpp:58]   --->   Operation 1176 'select' 'max_value_70' <Predicate = (!icmp_ln37 & !icmp_ln49_46)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node direction_47)   --->   "%direction_46 = select i1 %icmp_ln55_23, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1177 'select' 'direction_46' <Predicate = (!icmp_ln37 & !icmp_ln49_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1178 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_71 = select i1 %icmp_ln49_46, i17 %select_ln49_46, i17 %max_value_70" [max_loop/lsal.cpp:49]   --->   Operation 1178 'select' 'max_value_71' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1179 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_47 = select i1 %icmp_ln49_46, i2 %select_ln49_47, i2 %direction_46" [max_loop/lsal.cpp:49]   --->   Operation 1179 'select' 'direction_47' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1180 [1/1] (2.43ns)   --->   "%icmp_ln63_23 = icmp_sgt  i17 %max_value_71, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1180 'icmp' 'icmp_ln63_23' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1181 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_23, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1181 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1182 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_7_addr_2" [max_loop/lsal.cpp:67]   --->   Operation 1182 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_22 : Operation 1183 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1183 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_23)> <Delay = 1.58>
ST_22 : Operation 1184 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_47, i2 %direction_buff_7_addr_2" [max_loop/lsal.cpp:64]   --->   Operation 1184 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_22 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln65_23 = trunc i17 %max_value_71" [max_loop/lsal.cpp:65]   --->   Operation 1185 'trunc' 'trunc_ln65_23' <Predicate = (!icmp_ln37 & icmp_ln63_23)> <Delay = 0.00>
ST_22 : Operation 1186 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1186 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_23)> <Delay = 1.58>
ST_22 : Operation 1187 [1/1] (0.00ns)   --->   "%diag_array_3_load_23 = phi i16 0, void, i16 %trunc_ln65_23, void" [max_loop/lsal.cpp:65]   --->   Operation 1187 'phi' 'diag_array_3_load_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1188 [1/1] (2.43ns)   --->   "%icmp_ln71_23 = icmp_sgt  i17 %max_value_71, i17 %max_value_arr_7_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1188 'icmp' 'icmp_ln71_23' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1189 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_23, void %._crit_edge77_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1189 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1190 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_71, i2 %max_value_arr_7_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1190 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_22 : Operation 1191 [1/1] (0.00ns)   --->   "%shl_ln73_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_22, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1191 'bitconcatenate' 'shl_ln73_22' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 0.00>
ST_22 : Operation 1192 [1/1] (0.00ns)   --->   "%or_ln73_23 = or i22 %shl_ln73_22, i22 8" [max_loop/lsal.cpp:73]   --->   Operation 1192 'or' 'or_ln73_23' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 0.00>
ST_22 : Operation 1193 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_23, i2 %max_index_arr_7_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1193 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_22 : Operation 1194 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge77_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1194 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 0.00>
ST_22 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_25)   --->   "%select_ln41_174 = select i1 %or_ln41_3, i8 %select_ln41_172, i8 %select_ln41_173" [max_loop/lsal.cpp:41]   --->   Operation 1195 'select' 'select_ln41_174' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1196 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_25 = icmp_eq  i8 %querry_buff_6_load_3, i8 %select_ln41_174" [max_loop/lsal.cpp:41]   --->   Operation 1196 'icmp' 'icmp_ln41_25' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node northwest_25)   --->   "%select_ln43_25 = select i1 %icmp_ln41_25, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1197 'select' 'select_ln43_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node northwest_25)   --->   "%sext_ln43_25 = sext i16 %diag_array_1_2_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1198 'sext' 'sext_ln43_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1199 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_25 = add i17 %select_ln43_25, i17 %sext_ln43_25" [max_loop/lsal.cpp:43]   --->   Operation 1199 'add' 'northwest_25' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1200 [1/1] (2.43ns)   --->   "%icmp_ln49_50 = icmp_slt  i17 %northwest_25, i17 %west_56" [max_loop/lsal.cpp:49]   --->   Operation 1200 'icmp' 'icmp_ln49_50' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1201 [1/1] (2.43ns)   --->   "%icmp_ln49_51 = icmp_slt  i17 %west_56, i17 %west_57" [max_loop/lsal.cpp:49]   --->   Operation 1201 'icmp' 'icmp_ln49_51' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1202 [1/1] (0.97ns)   --->   "%and_ln49_25 = and i1 %icmp_ln49_50, i1 %icmp_ln49_51" [max_loop/lsal.cpp:49]   --->   Operation 1202 'and' 'and_ln49_25' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1203 [1/1] (2.43ns)   --->   "%icmp_ln55_25 = icmp_slt  i17 %northwest_25, i17 %west_57" [max_loop/lsal.cpp:55]   --->   Operation 1203 'icmp' 'icmp_ln55_25' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1204 [1/1] (0.00ns)   --->   "%direction_buff_3_load_2_cast = zext i2 %direction_buff_3_load_2"   --->   Operation 1204 'zext' 'direction_buff_3_load_2_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1205 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1990 = or i22 %shl_ln1, i22 19" [max_loop/lsal.cpp:76]   --->   Operation 1205 'or' 'arrayidx54_sum_1990' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1206 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1990_cast = zext i22 %arrayidx54_sum_1990" [max_loop/lsal.cpp:76]   --->   Operation 1206 'zext' 'arrayidx54_sum_1990_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1207 [1/1] (0.00ns)   --->   "%direction_matrix_addr_19 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1990_cast" [max_loop/lsal.cpp:76]   --->   Operation 1207 'getelementptr' 'direction_matrix_addr_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1208 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_3_load_2_cast, i22 %direction_matrix_addr_19" [max_loop/lsal.cpp:76]   --->   Operation 1208 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_22 : Operation 1209 [2/2] (3.25ns)   --->   "%direction_buff_0_load_3 = load i2 %direction_buff_0_addr_3"   --->   Operation 1209 'load' 'direction_buff_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_22 : Operation 1210 [1/2] (3.25ns)   --->   "%direction_buff_3_load_3 = load i2 %direction_buff_3_addr_3"   --->   Operation 1210 'load' 'direction_buff_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_22 : Operation 1211 [1/1] (0.00ns)   --->   "%direction_buff_3_load_3_cast = zext i2 %direction_buff_3_load_3"   --->   Operation 1211 'zext' 'direction_buff_3_load_3_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1212 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2798 = or i22 %shl_ln1, i22 27" [max_loop/lsal.cpp:76]   --->   Operation 1212 'or' 'arrayidx54_sum_2798' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1213 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2798_cast = zext i22 %arrayidx54_sum_2798" [max_loop/lsal.cpp:76]   --->   Operation 1213 'zext' 'arrayidx54_sum_2798_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1214 [1/1] (0.00ns)   --->   "%direction_matrix_addr_27 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2798_cast" [max_loop/lsal.cpp:76]   --->   Operation 1214 'getelementptr' 'direction_matrix_addr_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 1215 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_3_load_3_cast, i22 %direction_matrix_addr_27" [max_loop/lsal.cpp:76]   --->   Operation 1215 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_22 : Operation 1216 [1/2] (3.25ns)   --->   "%direction_buff_4_load_3 = load i2 %direction_buff_4_addr_3"   --->   Operation 1216 'load' 'direction_buff_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_22 : Operation 1217 [2/2] (3.25ns)   --->   "%direction_buff_5_load_3 = load i2 %direction_buff_5_addr_3"   --->   Operation 1217 'load' 'direction_buff_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_22 : Operation 1218 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_22, i2 %diag_array_2_6_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 1218 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_22 : Operation 1219 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_23, i2 %diag_array_2_7_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 1219 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 23 <SV = 12> <Delay = 6.50>
ST_23 : Operation 1220 [1/2] (3.25ns)   --->   "%database_buff_0_load_1 = load i14 %database_buff_0_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1220 'load' 'database_buff_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1221 [1/2] (3.25ns)   --->   "%database_buff_2_load_1 = load i14 %database_buff_2_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1221 'load' 'database_buff_2_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1222 [1/2] (3.25ns)   --->   "%database_buff_3_load_1 = load i14 %database_buff_3_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1222 'load' 'database_buff_3_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1223 [1/2] (3.25ns)   --->   "%database_buff_5_load_1 = load i14 %database_buff_5_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1223 'load' 'database_buff_5_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1224 [1/1] (0.97ns)   --->   "%or_ln41 = or i1 %icmp_ln41_38, i1 %icmp_ln41_37" [max_loop/lsal.cpp:41]   --->   Operation 1224 'or' 'or_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node or_ln41_3)   --->   "%or_ln41_1 = or i1 %icmp_ln41_36, i1 %icmp_ln41_35" [max_loop/lsal.cpp:41]   --->   Operation 1225 'or' 'or_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1226 [1/1] (0.97ns)   --->   "%or_ln41_2 = or i1 %icmp_ln41_34, i1 %icmp_ln41_33" [max_loop/lsal.cpp:41]   --->   Operation 1226 'or' 'or_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1227 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln41_3 = or i1 %or_ln41, i1 %or_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 1227 'or' 'or_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1228 [1/1] (2.10ns)   --->   "%add_ln41_1 = add i17 %k, i17 2" [max_loop/lsal.cpp:41]   --->   Operation 1228 'add' 'add_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1229 [1/1] (0.00ns)   --->   "%lshr_ln41_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_1, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1229 'partselect' 'lshr_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i14 %lshr_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1230 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1231 [1/1] (0.00ns)   --->   "%database_buff_2_addr_3 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1231 'getelementptr' 'database_buff_2_addr_3' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1232 [1/1] (0.00ns)   --->   "%database_buff_3_addr_3 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1232 'getelementptr' 'database_buff_3_addr_3' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1233 [1/1] (0.00ns)   --->   "%database_buff_5_addr_3 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1233 'getelementptr' 'database_buff_5_addr_3' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1234 [1/1] (0.00ns)   --->   "%database_buff_0_addr_3 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1234 'getelementptr' 'database_buff_0_addr_3' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1235 [2/2] (3.25ns)   --->   "%database_buff_2_load_2 = load i14 %database_buff_2_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1235 'load' 'database_buff_2_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1236 [2/2] (3.25ns)   --->   "%database_buff_3_load_2 = load i14 %database_buff_3_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1236 'load' 'database_buff_3_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1237 [2/2] (3.25ns)   --->   "%database_buff_5_load_2 = load i14 %database_buff_5_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1237 'load' 'database_buff_5_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1238 [2/2] (3.25ns)   --->   "%database_buff_0_load_2 = load i14 %database_buff_0_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1238 'load' 'database_buff_0_load_2' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1239 [1/2] (3.25ns)   --->   "%database_buff_2_load_3 = load i14 %database_buff_2_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1239 'load' 'database_buff_2_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1240 [1/2] (3.25ns)   --->   "%database_buff_3_load_3 = load i14 %database_buff_3_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1240 'load' 'database_buff_3_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1241 [1/2] (3.25ns)   --->   "%database_buff_5_load_3 = load i14 %database_buff_5_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1241 'load' 'database_buff_5_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1242 [1/2] (3.25ns)   --->   "%database_buff_0_load_3 = load i14 %database_buff_0_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1242 'load' 'database_buff_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1243 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_17 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_3, i8 %database_buff_2_load_3" [max_loop/lsal.cpp:41]   --->   Operation 1243 'select' 'select_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1244 [1/2] (3.25ns)   --->   "%database_buff_3_load_4 = load i14 %database_buff_3_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1244 'load' 'database_buff_3_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1245 [1/2] (3.25ns)   --->   "%database_buff_5_load_4 = load i14 %database_buff_5_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1245 'load' 'database_buff_5_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1246 [1/2] (3.25ns)   --->   "%database_buff_0_load_4 = load i14 %database_buff_0_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1246 'load' 'database_buff_0_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1247 [1/2] (3.25ns)   --->   "%database_buff_2_load_4 = load i14 %database_buff_2_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1247 'load' 'database_buff_2_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1248 [1/2] (3.25ns)   --->   "%database_buff_5_load_5 = load i14 %database_buff_5_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1248 'load' 'database_buff_5_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1249 [1/2] (3.25ns)   --->   "%database_buff_0_load_5 = load i14 %database_buff_0_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1249 'load' 'database_buff_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1250 [1/2] (3.25ns)   --->   "%database_buff_2_load_5 = load i14 %database_buff_2_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1250 'load' 'database_buff_2_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1251 [1/2] (3.25ns)   --->   "%database_buff_3_load_5 = load i14 %database_buff_3_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1251 'load' 'database_buff_3_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1252 [1/2] (3.25ns)   --->   "%diag_array_2_6_load = load i2 %diag_array_2_6_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1252 'load' 'diag_array_2_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1253 [1/2] (3.25ns)   --->   "%database_buff_5_load_6 = load i14 %database_buff_5_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1253 'load' 'database_buff_5_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1254 [1/2] (3.25ns)   --->   "%database_buff_0_load_6 = load i14 %database_buff_0_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1254 'load' 'database_buff_0_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1255 [1/2] (3.25ns)   --->   "%database_buff_2_load_6 = load i14 %database_buff_2_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1255 'load' 'database_buff_2_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1256 [1/2] (3.25ns)   --->   "%database_buff_3_load_6 = load i14 %database_buff_3_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1256 'load' 'database_buff_3_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1257 [1/2] (3.25ns)   --->   "%diag_array_2_7_load = load i2 %diag_array_2_7_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1257 'load' 'diag_array_2_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1258 [1/2] (3.25ns)   --->   "%database_buff_0_load_7 = load i14 %database_buff_0_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1258 'load' 'database_buff_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1259 [1/2] (3.25ns)   --->   "%database_buff_2_load_7 = load i14 %database_buff_2_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1259 'load' 'database_buff_2_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1260 [1/2] (3.25ns)   --->   "%database_buff_3_load_7 = load i14 %database_buff_3_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1260 'load' 'database_buff_3_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1261 [1/2] (3.25ns)   --->   "%database_buff_5_load_7 = load i14 %database_buff_5_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1261 'load' 'database_buff_5_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1262 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_43 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_7, i8 %database_buff_2_load_7" [max_loop/lsal.cpp:41]   --->   Operation 1262 'select' 'select_ln41_43' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1263 [1/2] (3.25ns)   --->   "%database_buff_0_load_8 = load i14 %database_buff_0_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1263 'load' 'database_buff_0_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1264 [1/2] (3.25ns)   --->   "%database_buff_2_load_8 = load i14 %database_buff_2_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1264 'load' 'database_buff_2_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1265 [1/2] (3.25ns)   --->   "%database_buff_3_load_8 = load i14 %database_buff_3_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1265 'load' 'database_buff_3_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1266 [1/2] (3.25ns)   --->   "%database_buff_5_load_8 = load i14 %database_buff_5_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1266 'load' 'database_buff_5_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1267 [1/1] (2.10ns)   --->   "%add_ln41_8 = add i17 %k, i17 9" [max_loop/lsal.cpp:41]   --->   Operation 1267 'add' 'add_ln41_8' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1268 [1/1] (0.00ns)   --->   "%lshr_ln41_9 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_8, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1268 'partselect' 'lshr_ln41_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i14 %lshr_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 1269 'zext' 'zext_ln41_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1270 [1/1] (0.00ns)   --->   "%database_buff_2_addr_10 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 1270 'getelementptr' 'database_buff_2_addr_10' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1271 [1/1] (0.00ns)   --->   "%database_buff_3_addr_10 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 1271 'getelementptr' 'database_buff_3_addr_10' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1272 [1/1] (0.00ns)   --->   "%database_buff_5_addr_10 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 1272 'getelementptr' 'database_buff_5_addr_10' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1273 [1/1] (0.00ns)   --->   "%database_buff_0_addr_10 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 1273 'getelementptr' 'database_buff_0_addr_10' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1274 [2/2] (3.25ns)   --->   "%database_buff_0_load_9 = load i14 %database_buff_0_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1274 'load' 'database_buff_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1275 [2/2] (3.25ns)   --->   "%database_buff_2_load_9 = load i14 %database_buff_2_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1275 'load' 'database_buff_2_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1276 [2/2] (3.25ns)   --->   "%database_buff_3_load_9 = load i14 %database_buff_3_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1276 'load' 'database_buff_3_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1277 [2/2] (3.25ns)   --->   "%database_buff_5_load_9 = load i14 %database_buff_5_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1277 'load' 'database_buff_5_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1278 [1/1] (2.10ns)   --->   "%add_ln41_9 = add i17 %k, i17 10" [max_loop/lsal.cpp:41]   --->   Operation 1278 'add' 'add_ln41_9' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1279 [1/1] (0.00ns)   --->   "%lshr_ln41_s = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_9, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1279 'partselect' 'lshr_ln41_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i14 %lshr_ln41_s" [max_loop/lsal.cpp:41]   --->   Operation 1280 'zext' 'zext_ln41_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1281 [1/1] (0.00ns)   --->   "%database_buff_2_addr_11 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 1281 'getelementptr' 'database_buff_2_addr_11' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1282 [1/1] (0.00ns)   --->   "%database_buff_3_addr_11 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 1282 'getelementptr' 'database_buff_3_addr_11' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1283 [1/1] (0.00ns)   --->   "%database_buff_5_addr_11 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 1283 'getelementptr' 'database_buff_5_addr_11' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1284 [1/1] (0.00ns)   --->   "%database_buff_0_addr_11 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 1284 'getelementptr' 'database_buff_0_addr_11' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1285 [2/2] (3.25ns)   --->   "%database_buff_2_load_10 = load i14 %database_buff_2_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1285 'load' 'database_buff_2_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1286 [2/2] (3.25ns)   --->   "%database_buff_3_load_10 = load i14 %database_buff_3_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1286 'load' 'database_buff_3_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1287 [2/2] (3.25ns)   --->   "%database_buff_5_load_10 = load i14 %database_buff_5_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1287 'load' 'database_buff_5_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1288 [2/2] (3.25ns)   --->   "%database_buff_0_load_10 = load i14 %database_buff_0_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1288 'load' 'database_buff_0_load_10' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1289 [1/2] (3.25ns)   --->   "%database_buff_2_load_11 = load i14 %database_buff_2_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1289 'load' 'database_buff_2_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1290 [1/2] (3.25ns)   --->   "%database_buff_3_load_11 = load i14 %database_buff_3_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1290 'load' 'database_buff_3_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1291 [1/2] (3.25ns)   --->   "%database_buff_5_load_11 = load i14 %database_buff_5_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1291 'load' 'database_buff_5_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1292 [1/2] (3.25ns)   --->   "%database_buff_0_load_11 = load i14 %database_buff_0_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1292 'load' 'database_buff_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1293 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_73 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_11, i8 %database_buff_2_load_11" [max_loop/lsal.cpp:41]   --->   Operation 1293 'select' 'select_ln41_73' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1294 [1/2] (3.25ns)   --->   "%database_buff_3_load_12 = load i14 %database_buff_3_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1294 'load' 'database_buff_3_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1295 [1/2] (3.25ns)   --->   "%database_buff_5_load_12 = load i14 %database_buff_5_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1295 'load' 'database_buff_5_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1296 [1/2] (3.25ns)   --->   "%database_buff_0_load_12 = load i14 %database_buff_0_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1296 'load' 'database_buff_0_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1297 [1/2] (3.25ns)   --->   "%database_buff_2_load_12 = load i14 %database_buff_2_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1297 'load' 'database_buff_2_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1298 [1/2] (3.25ns)   --->   "%database_buff_5_load_13 = load i14 %database_buff_5_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1298 'load' 'database_buff_5_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1299 [1/2] (3.25ns)   --->   "%database_buff_0_load_13 = load i14 %database_buff_0_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1299 'load' 'database_buff_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1300 [1/2] (3.25ns)   --->   "%database_buff_2_load_13 = load i14 %database_buff_2_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1300 'load' 'database_buff_2_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1301 [1/2] (3.25ns)   --->   "%database_buff_3_load_13 = load i14 %database_buff_3_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1301 'load' 'database_buff_3_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1302 [1/2] (3.25ns)   --->   "%diag_array_2_6_load_1 = load i2 %diag_array_2_6_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1302 'load' 'diag_array_2_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1303 [1/1] (2.10ns)   --->   "%add_ln41_13 = add i17 %k, i17 14" [max_loop/lsal.cpp:41]   --->   Operation 1303 'add' 'add_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1304 [1/1] (0.00ns)   --->   "%lshr_ln41_13 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_13, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1304 'partselect' 'lshr_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln41_14 = zext i14 %lshr_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 1305 'zext' 'zext_ln41_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1306 [1/1] (0.00ns)   --->   "%database_buff_0_addr_15 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 1306 'getelementptr' 'database_buff_0_addr_15' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1307 [1/1] (0.00ns)   --->   "%database_buff_2_addr_15 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 1307 'getelementptr' 'database_buff_2_addr_15' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1308 [1/1] (0.00ns)   --->   "%database_buff_3_addr_15 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 1308 'getelementptr' 'database_buff_3_addr_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1309 [1/1] (0.00ns)   --->   "%database_buff_5_addr_15 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 1309 'getelementptr' 'database_buff_5_addr_15' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1310 [2/2] (3.25ns)   --->   "%database_buff_5_load_14 = load i14 %database_buff_5_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1310 'load' 'database_buff_5_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1311 [2/2] (3.25ns)   --->   "%database_buff_0_load_14 = load i14 %database_buff_0_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1311 'load' 'database_buff_0_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1312 [2/2] (3.25ns)   --->   "%database_buff_2_load_14 = load i14 %database_buff_2_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1312 'load' 'database_buff_2_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1313 [2/2] (3.25ns)   --->   "%database_buff_3_load_14 = load i14 %database_buff_3_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1313 'load' 'database_buff_3_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1314 [1/2] (3.25ns)   --->   "%diag_array_2_7_load_1 = load i2 %diag_array_2_7_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1314 'load' 'diag_array_2_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1315 [1/2] (3.25ns)   --->   "%max_value_arr_6_load_1 = load i2 %max_value_arr_6_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 1315 'load' 'max_value_arr_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1316 [1/2] (3.25ns)   --->   "%database_buff_0_load_15 = load i14 %database_buff_0_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1316 'load' 'database_buff_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1317 [1/2] (3.25ns)   --->   "%database_buff_2_load_15 = load i14 %database_buff_2_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1317 'load' 'database_buff_2_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1318 [1/2] (3.25ns)   --->   "%database_buff_3_load_15 = load i14 %database_buff_3_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1318 'load' 'database_buff_3_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1319 [1/2] (3.25ns)   --->   "%database_buff_5_load_15 = load i14 %database_buff_5_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1319 'load' 'database_buff_5_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1320 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_99 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_15, i8 %database_buff_2_load_15" [max_loop/lsal.cpp:41]   --->   Operation 1320 'select' 'select_ln41_99' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1321 [1/2] (3.25ns)   --->   "%max_value_arr_7_load_1 = load i2 %max_value_arr_7_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 1321 'load' 'max_value_arr_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1322 [1/2] (3.25ns)   --->   "%database_buff_0_load_16 = load i14 %database_buff_0_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1322 'load' 'database_buff_0_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1323 [1/2] (3.25ns)   --->   "%database_buff_2_load_16 = load i14 %database_buff_2_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1323 'load' 'database_buff_2_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1324 [1/2] (3.25ns)   --->   "%database_buff_3_load_16 = load i14 %database_buff_3_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1324 'load' 'database_buff_3_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1325 [1/2] (3.25ns)   --->   "%database_buff_5_load_16 = load i14 %database_buff_5_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1325 'load' 'database_buff_5_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1326 [1/2] (3.25ns)   --->   "%diag_array_1_1_load_2 = load i2 %diag_array_1_1_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1326 'load' 'diag_array_1_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1327 [1/2] (3.25ns)   --->   "%diag_array_2_1_load_2 = load i2 %diag_array_2_1_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1327 'load' 'diag_array_2_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1328 [1/1] (0.00ns)   --->   "%database_buff_1_addr_18 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1328 'getelementptr' 'database_buff_1_addr_18' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1329 [1/1] (0.00ns)   --->   "%database_buff_4_addr_18 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1329 'getelementptr' 'database_buff_4_addr_18' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1330 [1/1] (0.00ns)   --->   "%database_buff_6_addr_18 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1330 'getelementptr' 'database_buff_6_addr_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1331 [1/1] (0.00ns)   --->   "%database_buff_7_addr_18 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1331 'getelementptr' 'database_buff_7_addr_18' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1332 [1/2] (3.25ns)   --->   "%database_buff_0_load_17 = load i14 %database_buff_0_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1332 'load' 'database_buff_0_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1333 [2/2] (3.25ns)   --->   "%database_buff_1_load_17 = load i14 %database_buff_1_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1333 'load' 'database_buff_1_load_17' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1334 [1/2] (3.25ns)   --->   "%database_buff_2_load_17 = load i14 %database_buff_2_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1334 'load' 'database_buff_2_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1335 [1/2] (3.25ns)   --->   "%database_buff_3_load_17 = load i14 %database_buff_3_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1335 'load' 'database_buff_3_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1336 [2/2] (3.25ns)   --->   "%database_buff_4_load_17 = load i14 %database_buff_4_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1336 'load' 'database_buff_4_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1337 [1/2] (3.25ns)   --->   "%database_buff_5_load_17 = load i14 %database_buff_5_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1337 'load' 'database_buff_5_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1338 [2/2] (3.25ns)   --->   "%database_buff_6_load_17 = load i14 %database_buff_6_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1338 'load' 'database_buff_6_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1339 [2/2] (3.25ns)   --->   "%database_buff_7_load_17 = load i14 %database_buff_7_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1339 'load' 'database_buff_7_load_17' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1340 [1/2] (3.25ns)   --->   "%diag_array_1_2_load_2 = load i2 %diag_array_1_2_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1340 'load' 'diag_array_1_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1341 [1/2] (3.25ns)   --->   "%diag_array_2_2_load_2 = load i2 %diag_array_2_2_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1341 'load' 'diag_array_2_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1342 [1/2] (3.25ns)   --->   "%max_value_arr_1_load_2 = load i2 %max_value_arr_1_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1342 'load' 'max_value_arr_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1343 [1/1] (0.00ns)   --->   "%database_buff_4_addr_19 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 1343 'getelementptr' 'database_buff_4_addr_19' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1344 [1/1] (0.00ns)   --->   "%database_buff_6_addr_19 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 1344 'getelementptr' 'database_buff_6_addr_19' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1345 [1/1] (0.00ns)   --->   "%database_buff_7_addr_19 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 1345 'getelementptr' 'database_buff_7_addr_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1346 [1/1] (0.00ns)   --->   "%database_buff_1_addr_19 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 1346 'getelementptr' 'database_buff_1_addr_19' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1347 [2/2] (3.25ns)   --->   "%database_buff_1_load_18 = load i14 %database_buff_1_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1347 'load' 'database_buff_1_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1348 [1/2] (3.25ns)   --->   "%database_buff_2_load_18 = load i14 %database_buff_2_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1348 'load' 'database_buff_2_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1349 [1/2] (3.25ns)   --->   "%database_buff_3_load_18 = load i14 %database_buff_3_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1349 'load' 'database_buff_3_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1350 [2/2] (3.25ns)   --->   "%database_buff_4_load_18 = load i14 %database_buff_4_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1350 'load' 'database_buff_4_load_18' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1351 [1/2] (3.25ns)   --->   "%database_buff_5_load_18 = load i14 %database_buff_5_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1351 'load' 'database_buff_5_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1352 [2/2] (3.25ns)   --->   "%database_buff_6_load_18 = load i14 %database_buff_6_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1352 'load' 'database_buff_6_load_18' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1353 [2/2] (3.25ns)   --->   "%database_buff_7_load_18 = load i14 %database_buff_7_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1353 'load' 'database_buff_7_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1354 [1/2] (3.25ns)   --->   "%database_buff_0_load_18 = load i14 %database_buff_0_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1354 'load' 'database_buff_0_load_18' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1355 [1/2] (3.25ns)   --->   "%diag_array_1_3_load_2 = load i2 %diag_array_1_3_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1355 'load' 'diag_array_1_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1356 [1/2] (3.25ns)   --->   "%diag_array_2_3_load_2 = load i2 %diag_array_2_3_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1356 'load' 'diag_array_2_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1357 [1/2] (3.25ns)   --->   "%max_value_arr_2_load_2 = load i2 %max_value_arr_2_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1357 'load' 'max_value_arr_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1358 [1/1] (0.00ns)   --->   "%database_buff_3_addr_20 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 1358 'getelementptr' 'database_buff_3_addr_20' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1359 [1/1] (0.00ns)   --->   "%database_buff_5_addr_20 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 1359 'getelementptr' 'database_buff_5_addr_20' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1360 [1/1] (0.00ns)   --->   "%database_buff_0_addr_20 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 1360 'getelementptr' 'database_buff_0_addr_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1361 [1/1] (0.00ns)   --->   "%database_buff_2_addr_20 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 1361 'getelementptr' 'database_buff_2_addr_20' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1362 [2/2] (3.25ns)   --->   "%database_buff_2_load_19 = load i14 %database_buff_2_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1362 'load' 'database_buff_2_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1363 [2/2] (3.25ns)   --->   "%database_buff_3_load_19 = load i14 %database_buff_3_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1363 'load' 'database_buff_3_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1364 [1/2] (3.25ns)   --->   "%database_buff_4_load_19 = load i14 %database_buff_4_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1364 'load' 'database_buff_4_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1365 [2/2] (3.25ns)   --->   "%database_buff_5_load_19 = load i14 %database_buff_5_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1365 'load' 'database_buff_5_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1366 [1/2] (3.25ns)   --->   "%database_buff_6_load_19 = load i14 %database_buff_6_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1366 'load' 'database_buff_6_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1367 [1/2] (3.25ns)   --->   "%database_buff_7_load_19 = load i14 %database_buff_7_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1367 'load' 'database_buff_7_load_19' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1368 [2/2] (3.25ns)   --->   "%database_buff_0_load_19 = load i14 %database_buff_0_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1368 'load' 'database_buff_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1369 [1/2] (3.25ns)   --->   "%database_buff_1_load_19 = load i14 %database_buff_1_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1369 'load' 'database_buff_1_load_19' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1370 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_127 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_19, i8 %database_buff_6_load_19" [max_loop/lsal.cpp:41]   --->   Operation 1370 'select' 'select_ln41_127' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1371 [1/2] (3.25ns)   --->   "%diag_array_1_4_load_2 = load i2 %diag_array_1_4_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1371 'load' 'diag_array_1_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1372 [2/2] (3.25ns)   --->   "%diag_array_2_4_load_2 = load i2 %diag_array_2_4_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1372 'load' 'diag_array_2_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1373 [1/2] (3.25ns)   --->   "%max_value_arr_3_load_2 = load i2 %max_value_arr_3_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1373 'load' 'max_value_arr_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1374 [1/1] (2.10ns)   --->   "%add_ln41_19 = add i17 %k, i17 20" [max_loop/lsal.cpp:41]   --->   Operation 1374 'add' 'add_ln41_19' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1375 [1/1] (0.00ns)   --->   "%lshr_ln41_19 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_19, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1375 'partselect' 'lshr_ln41_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln41_20 = zext i14 %lshr_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 1376 'zext' 'zext_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1377 [1/1] (0.00ns)   --->   "%database_buff_5_addr_21 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1377 'getelementptr' 'database_buff_5_addr_21' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1378 [1/1] (0.00ns)   --->   "%database_buff_0_addr_21 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1378 'getelementptr' 'database_buff_0_addr_21' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1379 [1/1] (0.00ns)   --->   "%database_buff_2_addr_21 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1379 'getelementptr' 'database_buff_2_addr_21' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1380 [1/1] (0.00ns)   --->   "%database_buff_3_addr_21 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1380 'getelementptr' 'database_buff_3_addr_21' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1381 [2/2] (3.25ns)   --->   "%database_buff_3_load_20 = load i14 %database_buff_3_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1381 'load' 'database_buff_3_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1382 [2/2] (3.25ns)   --->   "%database_buff_5_load_20 = load i14 %database_buff_5_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1382 'load' 'database_buff_5_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1383 [2/2] (3.25ns)   --->   "%database_buff_0_load_20 = load i14 %database_buff_0_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1383 'load' 'database_buff_0_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1384 [2/2] (3.25ns)   --->   "%database_buff_2_load_20 = load i14 %database_buff_2_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1384 'load' 'database_buff_2_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1385 [1/2] (3.25ns)   --->   "%diag_array_1_5_load_2 = load i2 %diag_array_1_5_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1385 'load' 'diag_array_1_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1386 [2/2] (3.25ns)   --->   "%max_value_arr_4_load_2 = load i2 %max_value_arr_4_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1386 'load' 'max_value_arr_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1387 [1/1] (2.10ns)   --->   "%add_ln41_20 = add i17 %k, i17 21" [max_loop/lsal.cpp:41]   --->   Operation 1387 'add' 'add_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1388 [1/1] (0.00ns)   --->   "%lshr_ln41_20 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_20, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1388 'partselect' 'lshr_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln41_21 = zext i14 %lshr_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1389 'zext' 'zext_ln41_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1390 [1/1] (0.00ns)   --->   "%database_buff_5_addr_22 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1390 'getelementptr' 'database_buff_5_addr_22' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1391 [1/1] (0.00ns)   --->   "%database_buff_0_addr_22 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1391 'getelementptr' 'database_buff_0_addr_22' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1392 [1/1] (0.00ns)   --->   "%database_buff_2_addr_22 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1392 'getelementptr' 'database_buff_2_addr_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1393 [1/1] (0.00ns)   --->   "%database_buff_3_addr_22 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1393 'getelementptr' 'database_buff_3_addr_22' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1394 [2/2] (3.25ns)   --->   "%database_buff_5_load_21 = load i14 %database_buff_5_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1394 'load' 'database_buff_5_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1395 [2/2] (3.25ns)   --->   "%database_buff_0_load_21 = load i14 %database_buff_0_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1395 'load' 'database_buff_0_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1396 [2/2] (3.25ns)   --->   "%database_buff_2_load_21 = load i14 %database_buff_2_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1396 'load' 'database_buff_2_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1397 [2/2] (3.25ns)   --->   "%database_buff_3_load_21 = load i14 %database_buff_3_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1397 'load' 'database_buff_3_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1398 [1/2] (3.25ns)   --->   "%diag_array_1_6_load_2 = load i2 %diag_array_1_6_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1398 'load' 'diag_array_1_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1399 [2/2] (3.25ns)   --->   "%diag_array_2_6_load_2 = load i2 %diag_array_2_6_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1399 'load' 'diag_array_2_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1400 [1/1] (2.10ns)   --->   "%add_ln41_21 = add i17 %k, i17 22" [max_loop/lsal.cpp:41]   --->   Operation 1400 'add' 'add_ln41_21' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1401 [1/1] (0.00ns)   --->   "%lshr_ln41_21 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_21, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1401 'partselect' 'lshr_ln41_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln41_22 = zext i14 %lshr_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1402 'zext' 'zext_ln41_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1403 [1/1] (0.00ns)   --->   "%database_buff_0_addr_23 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1403 'getelementptr' 'database_buff_0_addr_23' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1404 [1/1] (0.00ns)   --->   "%database_buff_2_addr_23 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1404 'getelementptr' 'database_buff_2_addr_23' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1405 [1/1] (0.00ns)   --->   "%database_buff_3_addr_23 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1405 'getelementptr' 'database_buff_3_addr_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1406 [1/1] (0.00ns)   --->   "%database_buff_5_addr_23 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1406 'getelementptr' 'database_buff_5_addr_23' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1407 [2/2] (3.25ns)   --->   "%database_buff_5_load_22 = load i14 %database_buff_5_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1407 'load' 'database_buff_5_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1408 [2/2] (3.25ns)   --->   "%database_buff_0_load_22 = load i14 %database_buff_0_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1408 'load' 'database_buff_0_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1409 [2/2] (3.25ns)   --->   "%database_buff_2_load_22 = load i14 %database_buff_2_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1409 'load' 'database_buff_2_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1410 [2/2] (3.25ns)   --->   "%database_buff_3_load_22 = load i14 %database_buff_3_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1410 'load' 'database_buff_3_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1411 [1/2] (3.25ns)   --->   "%diag_array_1_7_load_2 = load i2 %diag_array_1_7_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1411 'load' 'diag_array_1_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1412 [2/2] (3.25ns)   --->   "%diag_array_2_7_load_2 = load i2 %diag_array_2_7_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1412 'load' 'diag_array_2_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1413 [1/2] (3.25ns)   --->   "%max_value_arr_6_load_2 = load i2 %max_value_arr_6_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1413 'load' 'max_value_arr_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1414 [1/1] (2.10ns)   --->   "%add_ln41_22 = add i17 %k, i17 23" [max_loop/lsal.cpp:41]   --->   Operation 1414 'add' 'add_ln41_22' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1415 [1/1] (0.00ns)   --->   "%lshr_ln41_22 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_22, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1415 'partselect' 'lshr_ln41_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln41_23 = zext i14 %lshr_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1416 'zext' 'zext_ln41_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1417 [1/1] (0.00ns)   --->   "%database_buff_0_addr_24 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 1417 'getelementptr' 'database_buff_0_addr_24' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1418 [1/1] (0.00ns)   --->   "%database_buff_2_addr_24 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 1418 'getelementptr' 'database_buff_2_addr_24' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1419 [1/1] (0.00ns)   --->   "%database_buff_3_addr_24 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 1419 'getelementptr' 'database_buff_3_addr_24' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1420 [1/1] (0.00ns)   --->   "%database_buff_5_addr_24 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 1420 'getelementptr' 'database_buff_5_addr_24' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1421 [2/2] (3.25ns)   --->   "%database_buff_0_load_23 = load i14 %database_buff_0_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1421 'load' 'database_buff_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1422 [2/2] (3.25ns)   --->   "%database_buff_2_load_23 = load i14 %database_buff_2_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1422 'load' 'database_buff_2_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1423 [2/2] (3.25ns)   --->   "%database_buff_3_load_23 = load i14 %database_buff_3_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1423 'load' 'database_buff_3_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1424 [2/2] (3.25ns)   --->   "%database_buff_5_load_23 = load i14 %database_buff_5_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1424 'load' 'database_buff_5_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1425 [1/2] (3.25ns)   --->   "%diag_array_1_0_load_2 = load i3 %diag_array_1_0_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1425 'load' 'diag_array_1_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1426 [1/2] (3.25ns)   --->   "%diag_array_2_0_load_3 = load i3 %diag_array_2_0_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1426 'load' 'diag_array_2_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1427 [1/2] (3.25ns)   --->   "%max_value_arr_7_load_2 = load i2 %max_value_arr_7_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1427 'load' 'max_value_arr_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1428 [1/1] (2.10ns)   --->   "%add_ln41_23 = add i17 %k, i17 24" [max_loop/lsal.cpp:41]   --->   Operation 1428 'add' 'add_ln41_23' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1429 [1/1] (0.00ns)   --->   "%lshr_ln41_23 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_23, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1429 'partselect' 'lshr_ln41_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln41_24 = zext i14 %lshr_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 1430 'zext' 'zext_ln41_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1431 [1/1] (0.00ns)   --->   "%database_buff_0_addr_25 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 1431 'getelementptr' 'database_buff_0_addr_25' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1432 [1/1] (0.00ns)   --->   "%database_buff_2_addr_25 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 1432 'getelementptr' 'database_buff_2_addr_25' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1433 [1/1] (0.00ns)   --->   "%database_buff_3_addr_25 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 1433 'getelementptr' 'database_buff_3_addr_25' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1434 [1/1] (0.00ns)   --->   "%database_buff_5_addr_25 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 1434 'getelementptr' 'database_buff_5_addr_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1435 [2/2] (3.25ns)   --->   "%database_buff_0_load_24 = load i14 %database_buff_0_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1435 'load' 'database_buff_0_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1436 [2/2] (3.25ns)   --->   "%database_buff_2_load_24 = load i14 %database_buff_2_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1436 'load' 'database_buff_2_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1437 [2/2] (3.25ns)   --->   "%database_buff_3_load_24 = load i14 %database_buff_3_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1437 'load' 'database_buff_3_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1438 [2/2] (3.25ns)   --->   "%database_buff_5_load_24 = load i14 %database_buff_5_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1438 'load' 'database_buff_5_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1439 [1/2] (3.25ns)   --->   "%diag_array_1_1_load_3 = load i2 %diag_array_1_1_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1439 'load' 'diag_array_1_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1440 [2/2] (3.25ns)   --->   "%diag_array_2_1_load_3 = load i2 %diag_array_2_1_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1440 'load' 'diag_array_2_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1441 [1/2] (3.25ns)   --->   "%max_value_arr_0_load_3 = load i2 %max_value_arr_0_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1441 'load' 'max_value_arr_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1442 [1/1] (2.10ns)   --->   "%add_ln41_24 = add i17 %k, i17 25" [max_loop/lsal.cpp:41]   --->   Operation 1442 'add' 'add_ln41_24' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1443 [1/1] (0.00ns)   --->   "%lshr_ln41_24 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_24, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1443 'partselect' 'lshr_ln41_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1444 [1/1] (0.00ns)   --->   "%zext_ln41_25 = zext i14 %lshr_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 1444 'zext' 'zext_ln41_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1445 [1/1] (0.00ns)   --->   "%database_buff_2_addr_26 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 1445 'getelementptr' 'database_buff_2_addr_26' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1446 [1/1] (0.00ns)   --->   "%database_buff_3_addr_26 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 1446 'getelementptr' 'database_buff_3_addr_26' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1447 [1/1] (0.00ns)   --->   "%database_buff_5_addr_26 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 1447 'getelementptr' 'database_buff_5_addr_26' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1448 [1/1] (0.00ns)   --->   "%database_buff_0_addr_26 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 1448 'getelementptr' 'database_buff_0_addr_26' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1449 [2/2] (3.25ns)   --->   "%database_buff_0_load_25 = load i14 %database_buff_0_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1449 'load' 'database_buff_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1450 [2/2] (3.25ns)   --->   "%database_buff_2_load_25 = load i14 %database_buff_2_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1450 'load' 'database_buff_2_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1451 [2/2] (3.25ns)   --->   "%database_buff_3_load_25 = load i14 %database_buff_3_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1451 'load' 'database_buff_3_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1452 [2/2] (3.25ns)   --->   "%database_buff_5_load_25 = load i14 %database_buff_5_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1452 'load' 'database_buff_5_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1453 [1/2] (3.25ns)   --->   "%diag_array_1_2_load_3 = load i2 %diag_array_1_2_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1453 'load' 'diag_array_1_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1454 [1/2] (3.25ns)   --->   "%diag_array_2_2_load_3 = load i2 %diag_array_2_2_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1454 'load' 'diag_array_2_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1455 [2/2] (3.25ns)   --->   "%max_value_arr_1_load_3 = load i2 %max_value_arr_1_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1455 'load' 'max_value_arr_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1456 [1/2] (3.25ns)   --->   "%database_buff_1_load_26 = load i14 %database_buff_1_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1456 'load' 'database_buff_1_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1457 [1/2] (3.25ns)   --->   "%database_buff_2_load_26 = load i14 %database_buff_2_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1457 'load' 'database_buff_2_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1458 [1/2] (3.25ns)   --->   "%database_buff_3_load_26 = load i14 %database_buff_3_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1458 'load' 'database_buff_3_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1459 [1/2] (3.25ns)   --->   "%database_buff_4_load_26 = load i14 %database_buff_4_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1459 'load' 'database_buff_4_load_26' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1460 [1/2] (3.25ns)   --->   "%database_buff_5_load_26 = load i14 %database_buff_5_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1460 'load' 'database_buff_5_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1461 [1/2] (3.25ns)   --->   "%database_buff_6_load_26 = load i14 %database_buff_6_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1461 'load' 'database_buff_6_load_26' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1462 [1/2] (3.25ns)   --->   "%database_buff_7_load_26 = load i14 %database_buff_7_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1462 'load' 'database_buff_7_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1463 [1/2] (3.25ns)   --->   "%database_buff_0_load_26 = load i14 %database_buff_0_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1463 'load' 'database_buff_0_load_26' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_179)   --->   "%select_ln41_175 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_26, i8 %database_buff_7_load_26" [max_loop/lsal.cpp:41]   --->   Operation 1464 'select' 'select_ln41_175' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1465 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_176 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_26, i8 %database_buff_5_load_26" [max_loop/lsal.cpp:41]   --->   Operation 1465 'select' 'select_ln41_176' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_180)   --->   "%select_ln41_177 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_26, i8 %database_buff_3_load_26" [max_loop/lsal.cpp:41]   --->   Operation 1466 'select' 'select_ln41_177' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1467 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_178 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_26, i8 %database_buff_1_load_26" [max_loop/lsal.cpp:41]   --->   Operation 1467 'select' 'select_ln41_178' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1468 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_179 = select i1 %or_ln41, i8 %select_ln41_175, i8 %select_ln41_176" [max_loop/lsal.cpp:41]   --->   Operation 1468 'select' 'select_ln41_179' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1469 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_180 = select i1 %or_ln41_2, i8 %select_ln41_177, i8 %select_ln41_178" [max_loop/lsal.cpp:41]   --->   Operation 1469 'select' 'select_ln41_180' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1470 [1/2] (3.25ns)   --->   "%diag_array_1_3_load_3 = load i2 %diag_array_1_3_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1470 'load' 'diag_array_1_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1471 [1/2] (3.25ns)   --->   "%diag_array_2_3_load_3 = load i2 %diag_array_2_3_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1471 'load' 'diag_array_2_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1472 [1/2] (3.25ns)   --->   "%max_value_arr_2_load_3 = load i2 %max_value_arr_2_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1472 'load' 'max_value_arr_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1473 [1/1] (2.10ns)   --->   "%add_ln41_26 = add i17 %k, i17 27" [max_loop/lsal.cpp:41]   --->   Operation 1473 'add' 'add_ln41_26' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1474 [1/1] (0.00ns)   --->   "%lshr_ln41_26 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_26, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1474 'partselect' 'lshr_ln41_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln41_27 = zext i14 %lshr_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 1475 'zext' 'zext_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1476 [1/1] (0.00ns)   --->   "%database_buff_3_addr_28 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1476 'getelementptr' 'database_buff_3_addr_28' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1477 [1/1] (0.00ns)   --->   "%database_buff_5_addr_28 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1477 'getelementptr' 'database_buff_5_addr_28' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1478 [1/1] (0.00ns)   --->   "%database_buff_0_addr_28 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1478 'getelementptr' 'database_buff_0_addr_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1479 [1/1] (0.00ns)   --->   "%database_buff_2_addr_28 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1479 'getelementptr' 'database_buff_2_addr_28' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1480 [2/2] (3.25ns)   --->   "%database_buff_2_load_27 = load i14 %database_buff_2_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1480 'load' 'database_buff_2_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1481 [2/2] (3.25ns)   --->   "%database_buff_3_load_27 = load i14 %database_buff_3_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1481 'load' 'database_buff_3_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1482 [2/2] (3.25ns)   --->   "%database_buff_5_load_27 = load i14 %database_buff_5_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1482 'load' 'database_buff_5_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1483 [2/2] (3.25ns)   --->   "%database_buff_0_load_27 = load i14 %database_buff_0_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1483 'load' 'database_buff_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1484 [1/2] (3.25ns)   --->   "%diag_array_1_4_load_3 = load i2 %diag_array_1_4_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1484 'load' 'diag_array_1_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1485 [1/2] (3.25ns)   --->   "%diag_array_2_4_load_3 = load i2 %diag_array_2_4_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1485 'load' 'diag_array_2_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1486 [1/2] (3.25ns)   --->   "%max_value_arr_3_load_3 = load i2 %max_value_arr_3_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1486 'load' 'max_value_arr_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1487 [1/1] (2.10ns)   --->   "%add_ln41_27 = add i17 %k, i17 28" [max_loop/lsal.cpp:41]   --->   Operation 1487 'add' 'add_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1488 [1/1] (0.00ns)   --->   "%lshr_ln41_27 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_27, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1488 'partselect' 'lshr_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln41_28 = zext i14 %lshr_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1489 'zext' 'zext_ln41_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1490 [1/1] (0.00ns)   --->   "%database_buff_5_addr_29 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 1490 'getelementptr' 'database_buff_5_addr_29' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1491 [1/1] (0.00ns)   --->   "%database_buff_0_addr_29 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 1491 'getelementptr' 'database_buff_0_addr_29' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1492 [1/1] (0.00ns)   --->   "%database_buff_2_addr_29 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 1492 'getelementptr' 'database_buff_2_addr_29' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1493 [1/1] (0.00ns)   --->   "%database_buff_3_addr_29 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 1493 'getelementptr' 'database_buff_3_addr_29' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1494 [2/2] (3.25ns)   --->   "%database_buff_3_load_28 = load i14 %database_buff_3_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1494 'load' 'database_buff_3_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1495 [2/2] (3.25ns)   --->   "%database_buff_5_load_28 = load i14 %database_buff_5_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1495 'load' 'database_buff_5_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1496 [2/2] (3.25ns)   --->   "%database_buff_0_load_28 = load i14 %database_buff_0_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1496 'load' 'database_buff_0_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1497 [2/2] (3.25ns)   --->   "%database_buff_2_load_28 = load i14 %database_buff_2_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1497 'load' 'database_buff_2_load_28' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1498 [1/2] (3.25ns)   --->   "%diag_array_1_5_load_3 = load i2 %diag_array_1_5_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1498 'load' 'diag_array_1_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1499 [1/2] (3.25ns)   --->   "%diag_array_2_5_load_3 = load i2 %diag_array_2_5_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1499 'load' 'diag_array_2_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1500 [1/2] (3.25ns)   --->   "%max_value_arr_4_load_3 = load i2 %max_value_arr_4_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1500 'load' 'max_value_arr_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1501 [1/1] (2.10ns)   --->   "%add_ln41_28 = add i17 %k, i17 29" [max_loop/lsal.cpp:41]   --->   Operation 1501 'add' 'add_ln41_28' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1502 [1/1] (0.00ns)   --->   "%lshr_ln41_28 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_28, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1502 'partselect' 'lshr_ln41_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln41_29 = zext i14 %lshr_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 1503 'zext' 'zext_ln41_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 1504 [1/1] (0.00ns)   --->   "%database_buff_5_addr_30 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 1504 'getelementptr' 'database_buff_5_addr_30' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_23 : Operation 1505 [1/1] (0.00ns)   --->   "%database_buff_0_addr_30 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 1505 'getelementptr' 'database_buff_0_addr_30' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1506 [1/1] (0.00ns)   --->   "%database_buff_2_addr_30 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 1506 'getelementptr' 'database_buff_2_addr_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1507 [1/1] (0.00ns)   --->   "%database_buff_3_addr_30 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 1507 'getelementptr' 'database_buff_3_addr_30' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1508 [2/2] (3.25ns)   --->   "%database_buff_5_load_29 = load i14 %database_buff_5_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1508 'load' 'database_buff_5_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1509 [2/2] (3.25ns)   --->   "%database_buff_0_load_29 = load i14 %database_buff_0_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1509 'load' 'database_buff_0_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1510 [2/2] (3.25ns)   --->   "%database_buff_2_load_29 = load i14 %database_buff_2_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1510 'load' 'database_buff_2_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1511 [2/2] (3.25ns)   --->   "%database_buff_3_load_29 = load i14 %database_buff_3_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1511 'load' 'database_buff_3_load_29' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1512 [1/2] (3.25ns)   --->   "%diag_array_1_6_load_3 = load i2 %diag_array_1_6_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1512 'load' 'diag_array_1_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1513 [1/2] (3.25ns)   --->   "%max_value_arr_5_load_3 = load i2 %max_value_arr_5_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1513 'load' 'max_value_arr_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1514 [1/2] (3.25ns)   --->   "%database_buff_5_load_30 = load i14 %database_buff_5_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1514 'load' 'database_buff_5_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1515 [1/2] (3.25ns)   --->   "%database_buff_0_load_30 = load i14 %database_buff_0_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1515 'load' 'database_buff_0_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1516 [1/2] (3.25ns)   --->   "%database_buff_2_load_30 = load i14 %database_buff_2_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1516 'load' 'database_buff_2_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1517 [1/2] (3.25ns)   --->   "%database_buff_3_load_30 = load i14 %database_buff_3_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1517 'load' 'database_buff_3_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_207)   --->   "%select_ln41_203 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_30, i8 %database_buff_3_load_30" [max_loop/lsal.cpp:41]   --->   Operation 1518 'select' 'select_ln41_203' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1519 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_204 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_30, i8 %database_buff_1_load_30" [max_loop/lsal.cpp:41]   --->   Operation 1519 'select' 'select_ln41_204' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_208)   --->   "%select_ln41_205 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_30, i8 %database_buff_7_load_30" [max_loop/lsal.cpp:41]   --->   Operation 1520 'select' 'select_ln41_205' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1521 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_206 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_30, i8 %database_buff_5_load_30" [max_loop/lsal.cpp:41]   --->   Operation 1521 'select' 'select_ln41_206' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1522 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_207 = select i1 %or_ln41, i8 %select_ln41_203, i8 %select_ln41_204" [max_loop/lsal.cpp:41]   --->   Operation 1522 'select' 'select_ln41_207' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1523 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_208 = select i1 %or_ln41_2, i8 %select_ln41_205, i8 %select_ln41_206" [max_loop/lsal.cpp:41]   --->   Operation 1523 'select' 'select_ln41_208' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1524 [1/2] (3.25ns)   --->   "%diag_array_1_7_load_3 = load i2 %diag_array_1_7_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1524 'load' 'diag_array_1_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1525 [2/2] (3.25ns)   --->   "%max_value_arr_6_load_3 = load i2 %max_value_arr_6_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1525 'load' 'max_value_arr_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1526 [1/1] (0.00ns)   --->   "%database_buff_0_addr_32 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 1526 'getelementptr' 'database_buff_0_addr_32' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_23 : Operation 1527 [1/1] (0.00ns)   --->   "%database_buff_2_addr_32 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 1527 'getelementptr' 'database_buff_2_addr_32' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1528 [1/1] (0.00ns)   --->   "%database_buff_3_addr_32 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 1528 'getelementptr' 'database_buff_3_addr_32' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_23 : Operation 1529 [1/1] (0.00ns)   --->   "%database_buff_5_addr_32 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 1529 'getelementptr' 'database_buff_5_addr_32' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_23 : Operation 1530 [2/2] (3.25ns)   --->   "%database_buff_0_load_31 = load i14 %database_buff_0_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1530 'load' 'database_buff_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1531 [2/2] (3.25ns)   --->   "%database_buff_2_load_31 = load i14 %database_buff_2_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1531 'load' 'database_buff_2_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1532 [2/2] (3.25ns)   --->   "%database_buff_3_load_31 = load i14 %database_buff_3_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1532 'load' 'database_buff_3_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1533 [2/2] (3.25ns)   --->   "%database_buff_5_load_31 = load i14 %database_buff_5_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1533 'load' 'database_buff_5_load_31' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_23 : Operation 1534 [1/2] (3.25ns)   --->   "%diag_array_1_0_load_3 = load i3 %diag_array_1_0_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1534 'load' 'diag_array_1_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1535 [1/2] (3.25ns)   --->   "%diag_array_2_0_load_4 = load i3 %diag_array_2_0_addr_5" [max_loop/lsal.cpp:44]   --->   Operation 1535 'load' 'diag_array_2_0_load_4' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1536 [2/2] (3.25ns)   --->   "%max_value_arr_7_load_3 = load i2 %max_value_arr_7_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1536 'load' 'max_value_arr_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_23 : Operation 1537 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_1_load, i2 %diag_array_1_1_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1537 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1538 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_2_load, i2 %diag_array_1_2_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1538 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1539 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_3_load, i2 %diag_array_1_3_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1539 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1540 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_4_load, i2 %diag_array_1_4_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1540 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1541 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_5_load, i2 %diag_array_1_5_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1541 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1542 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_6_load, i2 %diag_array_1_6_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1542 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1543 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_7_load, i2 %diag_array_1_7_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1543 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1544 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_0_load_1, i3 %diag_array_1_0_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1544 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1545 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_1_load_1, i2 %diag_array_1_1_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1545 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1546 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_2_load_1, i2 %diag_array_1_2_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1546 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1547 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_3_load_1, i2 %diag_array_1_3_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1547 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1548 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_4_load_1, i2 %diag_array_1_4_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1548 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1549 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_5_load_1, i2 %diag_array_1_5_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1549 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1550 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_6_load_1, i2 %diag_array_1_6_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1550 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1551 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_7_load_1, i2 %diag_array_1_7_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1551 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_23 : Operation 1552 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_0_load_2, i3 %diag_array_1_0_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1552 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 24 <SV = 13> <Delay = 7.03>
ST_24 : Operation 1553 [2/2] (3.25ns)   --->   "%diag_array_2_0_load = load i3 %diag_array_2_0_addr" [max_loop/lsal.cpp:42]   --->   Operation 1553 'load' 'diag_array_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1554 [2/2] (3.25ns)   --->   "%max_value_arr_0_load = load i2 %max_value_arr_0_addr" [max_loop/lsal.cpp:71]   --->   Operation 1554 'load' 'max_value_arr_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_24 : Operation 1555 [1/1] (0.00ns)   --->   "%database_buff_1_addr_2 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 1555 'getelementptr' 'database_buff_1_addr_2' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_24 : Operation 1556 [1/1] (0.00ns)   --->   "%database_buff_4_addr_2 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 1556 'getelementptr' 'database_buff_4_addr_2' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_24 : Operation 1557 [1/1] (0.00ns)   --->   "%database_buff_6_addr_2 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 1557 'getelementptr' 'database_buff_6_addr_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_24 : Operation 1558 [1/1] (0.00ns)   --->   "%database_buff_7_addr_2 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 1558 'getelementptr' 'database_buff_7_addr_2' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_24 : Operation 1559 [2/2] (3.25ns)   --->   "%database_buff_1_load_1 = load i14 %database_buff_1_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1559 'load' 'database_buff_1_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1560 [2/2] (3.25ns)   --->   "%database_buff_4_load_1 = load i14 %database_buff_4_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1560 'load' 'database_buff_4_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1561 [2/2] (3.25ns)   --->   "%database_buff_6_load_1 = load i14 %database_buff_6_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1561 'load' 'database_buff_6_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1562 [2/2] (3.25ns)   --->   "%database_buff_7_load_1 = load i14 %database_buff_7_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1562 'load' 'database_buff_7_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1563 [1/1] (0.00ns)   --->   "%database_buff_4_addr_3 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1563 'getelementptr' 'database_buff_4_addr_3' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_24 : Operation 1564 [1/1] (0.00ns)   --->   "%database_buff_6_addr_3 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1564 'getelementptr' 'database_buff_6_addr_3' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_24 : Operation 1565 [1/1] (0.00ns)   --->   "%database_buff_7_addr_3 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1565 'getelementptr' 'database_buff_7_addr_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_24 : Operation 1566 [1/1] (0.00ns)   --->   "%database_buff_1_addr_3 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1566 'getelementptr' 'database_buff_1_addr_3' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_24 : Operation 1567 [2/2] (3.25ns)   --->   "%database_buff_1_load_2 = load i14 %database_buff_1_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1567 'load' 'database_buff_1_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1568 [1/2] (3.25ns)   --->   "%database_buff_2_load_2 = load i14 %database_buff_2_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1568 'load' 'database_buff_2_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1569 [1/2] (3.25ns)   --->   "%database_buff_3_load_2 = load i14 %database_buff_3_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1569 'load' 'database_buff_3_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1570 [2/2] (3.25ns)   --->   "%database_buff_4_load_2 = load i14 %database_buff_4_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1570 'load' 'database_buff_4_load_2' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1571 [1/2] (3.25ns)   --->   "%database_buff_5_load_2 = load i14 %database_buff_5_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1571 'load' 'database_buff_5_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1572 [2/2] (3.25ns)   --->   "%database_buff_6_load_2 = load i14 %database_buff_6_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1572 'load' 'database_buff_6_load_2' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1573 [2/2] (3.25ns)   --->   "%database_buff_7_load_2 = load i14 %database_buff_7_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1573 'load' 'database_buff_7_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1574 [1/2] (3.25ns)   --->   "%database_buff_0_load_2 = load i14 %database_buff_0_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1574 'load' 'database_buff_0_load_2' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1575 [1/2] (3.25ns)   --->   "%database_buff_0_load_9 = load i14 %database_buff_0_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1575 'load' 'database_buff_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1576 [1/2] (3.25ns)   --->   "%database_buff_2_load_9 = load i14 %database_buff_2_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1576 'load' 'database_buff_2_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1577 [1/2] (3.25ns)   --->   "%database_buff_3_load_9 = load i14 %database_buff_3_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1577 'load' 'database_buff_3_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1578 [1/2] (3.25ns)   --->   "%database_buff_5_load_9 = load i14 %database_buff_5_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1578 'load' 'database_buff_5_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1579 [1/2] (3.25ns)   --->   "%database_buff_2_load_10 = load i14 %database_buff_2_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1579 'load' 'database_buff_2_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1580 [1/2] (3.25ns)   --->   "%database_buff_3_load_10 = load i14 %database_buff_3_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1580 'load' 'database_buff_3_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1581 [1/2] (3.25ns)   --->   "%database_buff_5_load_10 = load i14 %database_buff_5_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1581 'load' 'database_buff_5_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1582 [1/2] (3.25ns)   --->   "%database_buff_0_load_10 = load i14 %database_buff_0_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1582 'load' 'database_buff_0_load_10' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1583 [1/2] (3.25ns)   --->   "%database_buff_5_load_14 = load i14 %database_buff_5_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1583 'load' 'database_buff_5_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1584 [1/2] (3.25ns)   --->   "%database_buff_0_load_14 = load i14 %database_buff_0_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1584 'load' 'database_buff_0_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1585 [1/2] (3.25ns)   --->   "%database_buff_2_load_14 = load i14 %database_buff_2_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1585 'load' 'database_buff_2_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1586 [1/2] (3.25ns)   --->   "%database_buff_3_load_14 = load i14 %database_buff_3_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1586 'load' 'database_buff_3_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1587 [1/2] (3.25ns)   --->   "%database_buff_1_load_17 = load i14 %database_buff_1_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1587 'load' 'database_buff_1_load_17' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1588 [1/2] (3.25ns)   --->   "%database_buff_4_load_17 = load i14 %database_buff_4_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1588 'load' 'database_buff_4_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1589 [1/2] (3.25ns)   --->   "%database_buff_6_load_17 = load i14 %database_buff_6_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1589 'load' 'database_buff_6_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1590 [1/2] (3.25ns)   --->   "%database_buff_7_load_17 = load i14 %database_buff_7_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1590 'load' 'database_buff_7_load_17' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_116)   --->   "%select_ln41_112 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_17, i8 %database_buff_6_load_17" [max_loop/lsal.cpp:41]   --->   Operation 1591 'select' 'select_ln41_112' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1592 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_113 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_17, i8 %database_buff_4_load_17" [max_loop/lsal.cpp:41]   --->   Operation 1592 'select' 'select_ln41_113' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_117)   --->   "%select_ln41_114 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_17, i8 %database_buff_2_load_17" [max_loop/lsal.cpp:41]   --->   Operation 1593 'select' 'select_ln41_114' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1594 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_115 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_17, i8 %database_buff_0_load_17" [max_loop/lsal.cpp:41]   --->   Operation 1594 'select' 'select_ln41_115' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1595 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_116 = select i1 %or_ln41, i8 %select_ln41_112, i8 %select_ln41_113" [max_loop/lsal.cpp:41]   --->   Operation 1595 'select' 'select_ln41_116' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1596 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_117 = select i1 %or_ln41_2, i8 %select_ln41_114, i8 %select_ln41_115" [max_loop/lsal.cpp:41]   --->   Operation 1596 'select' 'select_ln41_117' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1597 [1/2] (3.25ns)   --->   "%database_buff_1_load_18 = load i14 %database_buff_1_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1597 'load' 'database_buff_1_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1598 [1/2] (3.25ns)   --->   "%database_buff_4_load_18 = load i14 %database_buff_4_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1598 'load' 'database_buff_4_load_18' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1599 [1/2] (3.25ns)   --->   "%database_buff_6_load_18 = load i14 %database_buff_6_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1599 'load' 'database_buff_6_load_18' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1600 [1/2] (3.25ns)   --->   "%database_buff_7_load_18 = load i14 %database_buff_7_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1600 'load' 'database_buff_7_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_123)   --->   "%select_ln41_119 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_18, i8 %database_buff_7_load_18" [max_loop/lsal.cpp:41]   --->   Operation 1601 'select' 'select_ln41_119' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1602 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_120 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_18, i8 %database_buff_5_load_18" [max_loop/lsal.cpp:41]   --->   Operation 1602 'select' 'select_ln41_120' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_124)   --->   "%select_ln41_121 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_18, i8 %database_buff_3_load_18" [max_loop/lsal.cpp:41]   --->   Operation 1603 'select' 'select_ln41_121' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1604 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_122 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_18, i8 %database_buff_1_load_18" [max_loop/lsal.cpp:41]   --->   Operation 1604 'select' 'select_ln41_122' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1605 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_123 = select i1 %or_ln41, i8 %select_ln41_119, i8 %select_ln41_120" [max_loop/lsal.cpp:41]   --->   Operation 1605 'select' 'select_ln41_123' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1606 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_124 = select i1 %or_ln41_2, i8 %select_ln41_121, i8 %select_ln41_122" [max_loop/lsal.cpp:41]   --->   Operation 1606 'select' 'select_ln41_124' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1607 [1/2] (3.25ns)   --->   "%database_buff_2_load_19 = load i14 %database_buff_2_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1607 'load' 'database_buff_2_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1608 [1/2] (3.25ns)   --->   "%database_buff_3_load_19 = load i14 %database_buff_3_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1608 'load' 'database_buff_3_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1609 [1/2] (3.25ns)   --->   "%database_buff_5_load_19 = load i14 %database_buff_5_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1609 'load' 'database_buff_5_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1610 [1/2] (3.25ns)   --->   "%database_buff_0_load_19 = load i14 %database_buff_0_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1610 'load' 'database_buff_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_130)   --->   "%select_ln41_126 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_19, i8 %database_buff_0_load_19" [max_loop/lsal.cpp:41]   --->   Operation 1611 'select' 'select_ln41_126' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_131)   --->   "%select_ln41_128 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_19, i8 %database_buff_4_load_19" [max_loop/lsal.cpp:41]   --->   Operation 1612 'select' 'select_ln41_128' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1613 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_129 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_19, i8 %database_buff_2_load_19" [max_loop/lsal.cpp:41]   --->   Operation 1613 'select' 'select_ln41_129' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1614 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_130 = select i1 %or_ln41, i8 %select_ln41_126, i8 %select_ln41_127" [max_loop/lsal.cpp:41]   --->   Operation 1614 'select' 'select_ln41_130' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1615 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_131 = select i1 %or_ln41_2, i8 %select_ln41_128, i8 %select_ln41_129" [max_loop/lsal.cpp:41]   --->   Operation 1615 'select' 'select_ln41_131' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1616 [1/2] (3.25ns)   --->   "%diag_array_2_4_load_2 = load i2 %diag_array_2_4_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1616 'load' 'diag_array_2_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1617 [1/2] (3.25ns)   --->   "%database_buff_3_load_20 = load i14 %database_buff_3_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1617 'load' 'database_buff_3_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1618 [1/2] (3.25ns)   --->   "%database_buff_5_load_20 = load i14 %database_buff_5_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1618 'load' 'database_buff_5_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1619 [1/2] (3.25ns)   --->   "%database_buff_0_load_20 = load i14 %database_buff_0_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1619 'load' 'database_buff_0_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1620 [1/2] (3.25ns)   --->   "%database_buff_2_load_20 = load i14 %database_buff_2_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1620 'load' 'database_buff_2_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1621 [2/2] (3.25ns)   --->   "%diag_array_2_5_load_2 = load i2 %diag_array_2_5_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1621 'load' 'diag_array_2_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1622 [1/2] (3.25ns)   --->   "%max_value_arr_4_load_2 = load i2 %max_value_arr_4_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1622 'load' 'max_value_arr_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_24 : Operation 1623 [1/2] (3.25ns)   --->   "%database_buff_5_load_21 = load i14 %database_buff_5_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1623 'load' 'database_buff_5_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1624 [1/2] (3.25ns)   --->   "%database_buff_0_load_21 = load i14 %database_buff_0_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1624 'load' 'database_buff_0_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1625 [1/2] (3.25ns)   --->   "%database_buff_2_load_21 = load i14 %database_buff_2_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1625 'load' 'database_buff_2_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1626 [1/2] (3.25ns)   --->   "%database_buff_3_load_21 = load i14 %database_buff_3_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1626 'load' 'database_buff_3_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1627 [1/2] (3.25ns)   --->   "%diag_array_2_6_load_2 = load i2 %diag_array_2_6_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1627 'load' 'diag_array_2_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1628 [2/2] (3.25ns)   --->   "%max_value_arr_5_load_2 = load i2 %max_value_arr_5_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1628 'load' 'max_value_arr_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_24 : Operation 1629 [1/2] (3.25ns)   --->   "%database_buff_5_load_22 = load i14 %database_buff_5_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1629 'load' 'database_buff_5_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1630 [1/2] (3.25ns)   --->   "%database_buff_0_load_22 = load i14 %database_buff_0_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1630 'load' 'database_buff_0_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1631 [1/2] (3.25ns)   --->   "%database_buff_2_load_22 = load i14 %database_buff_2_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1631 'load' 'database_buff_2_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1632 [1/2] (3.25ns)   --->   "%database_buff_3_load_22 = load i14 %database_buff_3_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1632 'load' 'database_buff_3_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1633 [1/2] (3.25ns)   --->   "%diag_array_2_7_load_2 = load i2 %diag_array_2_7_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1633 'load' 'diag_array_2_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1634 [1/2] (3.25ns)   --->   "%database_buff_0_load_23 = load i14 %database_buff_0_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1634 'load' 'database_buff_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1635 [1/2] (3.25ns)   --->   "%database_buff_2_load_23 = load i14 %database_buff_2_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1635 'load' 'database_buff_2_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1636 [1/2] (3.25ns)   --->   "%database_buff_3_load_23 = load i14 %database_buff_3_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1636 'load' 'database_buff_3_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1637 [1/2] (3.25ns)   --->   "%database_buff_5_load_23 = load i14 %database_buff_5_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1637 'load' 'database_buff_5_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1638 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_155 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_23, i8 %database_buff_2_load_23" [max_loop/lsal.cpp:41]   --->   Operation 1638 'select' 'select_ln41_155' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1639 [1/2] (3.25ns)   --->   "%database_buff_0_load_24 = load i14 %database_buff_0_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1639 'load' 'database_buff_0_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1640 [1/2] (3.25ns)   --->   "%database_buff_2_load_24 = load i14 %database_buff_2_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1640 'load' 'database_buff_2_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1641 [1/2] (3.25ns)   --->   "%database_buff_3_load_24 = load i14 %database_buff_3_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1641 'load' 'database_buff_3_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1642 [1/2] (3.25ns)   --->   "%database_buff_5_load_24 = load i14 %database_buff_5_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1642 'load' 'database_buff_5_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1643 [1/2] (3.25ns)   --->   "%diag_array_2_1_load_3 = load i2 %diag_array_2_1_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1643 'load' 'diag_array_2_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1644 [1/2] (3.25ns)   --->   "%database_buff_0_load_25 = load i14 %database_buff_0_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1644 'load' 'database_buff_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1645 [1/2] (3.25ns)   --->   "%database_buff_2_load_25 = load i14 %database_buff_2_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1645 'load' 'database_buff_2_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1646 [1/2] (3.25ns)   --->   "%database_buff_3_load_25 = load i14 %database_buff_3_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1646 'load' 'database_buff_3_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1647 [1/2] (3.25ns)   --->   "%database_buff_5_load_25 = load i14 %database_buff_5_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1647 'load' 'database_buff_5_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln44_25 = sext i16 %diag_array_2_2_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1648 'sext' 'sext_ln44_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1649 [1/1] (2.07ns)   --->   "%west_57 = add i17 %sext_ln44_25, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1649 'add' 'west_57' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1650 [1/2] (3.25ns)   --->   "%max_value_arr_1_load_3 = load i2 %max_value_arr_1_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1650 'load' 'max_value_arr_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_24 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_26)   --->   "%select_ln41_181 = select i1 %or_ln41_3, i8 %select_ln41_179, i8 %select_ln41_180" [max_loop/lsal.cpp:41]   --->   Operation 1651 'select' 'select_ln41_181' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1652 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_26 = icmp_eq  i8 %querry_buff_5_load_3, i8 %select_ln41_181" [max_loop/lsal.cpp:41]   --->   Operation 1652 'icmp' 'icmp_ln41_26' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node northwest_26)   --->   "%select_ln43_26 = select i1 %icmp_ln41_26, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1653 'select' 'select_ln43_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node northwest_26)   --->   "%sext_ln43_26 = sext i16 %diag_array_1_3_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1654 'sext' 'sext_ln43_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1655 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_26 = add i17 %select_ln43_26, i17 %sext_ln43_26" [max_loop/lsal.cpp:43]   --->   Operation 1655 'add' 'northwest_26' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln44_26 = sext i16 %diag_array_2_3_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1656 'sext' 'sext_ln44_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1657 [1/1] (2.07ns)   --->   "%west_58 = add i17 %sext_ln44_26, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1657 'add' 'west_58' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1658 [1/1] (2.43ns)   --->   "%icmp_ln49_52 = icmp_slt  i17 %northwest_26, i17 %west_57" [max_loop/lsal.cpp:49]   --->   Operation 1658 'icmp' 'icmp_ln49_52' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1659 [1/1] (2.43ns)   --->   "%icmp_ln49_53 = icmp_slt  i17 %west_57, i17 %west_58" [max_loop/lsal.cpp:49]   --->   Operation 1659 'icmp' 'icmp_ln49_53' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1660 [1/1] (0.97ns)   --->   "%and_ln49_26 = and i1 %icmp_ln49_52, i1 %icmp_ln49_53" [max_loop/lsal.cpp:49]   --->   Operation 1660 'and' 'and_ln49_26' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1661 [1/1] (2.43ns)   --->   "%icmp_ln55_26 = icmp_slt  i17 %northwest_26, i17 %west_58" [max_loop/lsal.cpp:55]   --->   Operation 1661 'icmp' 'icmp_ln55_26' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1662 [1/2] (3.25ns)   --->   "%database_buff_2_load_27 = load i14 %database_buff_2_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1662 'load' 'database_buff_2_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1663 [1/2] (3.25ns)   --->   "%database_buff_3_load_27 = load i14 %database_buff_3_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1663 'load' 'database_buff_3_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1664 [1/2] (3.25ns)   --->   "%database_buff_5_load_27 = load i14 %database_buff_5_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1664 'load' 'database_buff_5_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1665 [1/2] (3.25ns)   --->   "%database_buff_0_load_27 = load i14 %database_buff_0_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1665 'load' 'database_buff_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1666 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_185 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_27, i8 %database_buff_2_load_27" [max_loop/lsal.cpp:41]   --->   Operation 1666 'select' 'select_ln41_185' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1667 [1/2] (3.25ns)   --->   "%database_buff_3_load_28 = load i14 %database_buff_3_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1667 'load' 'database_buff_3_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1668 [1/2] (3.25ns)   --->   "%database_buff_5_load_28 = load i14 %database_buff_5_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1668 'load' 'database_buff_5_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1669 [1/2] (3.25ns)   --->   "%database_buff_0_load_28 = load i14 %database_buff_0_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1669 'load' 'database_buff_0_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1670 [1/2] (3.25ns)   --->   "%database_buff_2_load_28 = load i14 %database_buff_2_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1670 'load' 'database_buff_2_load_28' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1671 [1/2] (3.25ns)   --->   "%database_buff_5_load_29 = load i14 %database_buff_5_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1671 'load' 'database_buff_5_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_37 & !icmp_ln41_35 & !icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1672 [1/2] (3.25ns)   --->   "%database_buff_0_load_29 = load i14 %database_buff_0_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1672 'load' 'database_buff_0_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1673 [1/2] (3.25ns)   --->   "%database_buff_2_load_29 = load i14 %database_buff_2_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1673 'load' 'database_buff_2_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1674 [1/2] (3.25ns)   --->   "%database_buff_3_load_29 = load i14 %database_buff_3_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1674 'load' 'database_buff_3_load_29' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln44_29 = sext i16 %diag_array_2_6_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1675 'sext' 'sext_ln44_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1676 [1/1] (2.07ns)   --->   "%west_61 = add i17 %sext_ln44_29, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1676 'add' 'west_61' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_30)   --->   "%select_ln41_209 = select i1 %or_ln41_3, i8 %select_ln41_207, i8 %select_ln41_208" [max_loop/lsal.cpp:41]   --->   Operation 1677 'select' 'select_ln41_209' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1678 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_30 = icmp_eq  i8 %querry_buff_1_load_3, i8 %select_ln41_209" [max_loop/lsal.cpp:41]   --->   Operation 1678 'icmp' 'icmp_ln41_30' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node northwest_30)   --->   "%select_ln43_30 = select i1 %icmp_ln41_30, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1679 'select' 'select_ln43_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node northwest_30)   --->   "%sext_ln43_30 = sext i16 %diag_array_1_7_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1680 'sext' 'sext_ln43_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1681 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_30 = add i17 %select_ln43_30, i17 %sext_ln43_30" [max_loop/lsal.cpp:43]   --->   Operation 1681 'add' 'northwest_30' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln44_30 = sext i16 %diag_array_2_7_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1682 'sext' 'sext_ln44_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 1683 [1/1] (2.07ns)   --->   "%west_62 = add i17 %sext_ln44_30, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1683 'add' 'west_62' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1684 [1/1] (2.43ns)   --->   "%icmp_ln49_60 = icmp_slt  i17 %northwest_30, i17 %west_61" [max_loop/lsal.cpp:49]   --->   Operation 1684 'icmp' 'icmp_ln49_60' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1685 [1/1] (2.43ns)   --->   "%icmp_ln49_61 = icmp_slt  i17 %west_61, i17 %west_62" [max_loop/lsal.cpp:49]   --->   Operation 1685 'icmp' 'icmp_ln49_61' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1686 [1/1] (0.97ns)   --->   "%and_ln49_30 = and i1 %icmp_ln49_60, i1 %icmp_ln49_61" [max_loop/lsal.cpp:49]   --->   Operation 1686 'and' 'and_ln49_30' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1687 [1/1] (2.43ns)   --->   "%icmp_ln55_30 = icmp_slt  i17 %northwest_30, i17 %west_62" [max_loop/lsal.cpp:55]   --->   Operation 1687 'icmp' 'icmp_ln55_30' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1688 [1/2] (3.25ns)   --->   "%max_value_arr_6_load_3 = load i2 %max_value_arr_6_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1688 'load' 'max_value_arr_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_24 : Operation 1689 [1/2] (3.25ns)   --->   "%database_buff_0_load_31 = load i14 %database_buff_0_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1689 'load' 'database_buff_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35 & icmp_ln41_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1690 [1/2] (3.25ns)   --->   "%database_buff_2_load_31 = load i14 %database_buff_2_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1690 'load' 'database_buff_2_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1691 [1/2] (3.25ns)   --->   "%database_buff_3_load_31 = load i14 %database_buff_3_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1691 'load' 'database_buff_3_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1692 [1/2] (3.25ns)   --->   "%database_buff_5_load_31 = load i14 %database_buff_5_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1692 'load' 'database_buff_5_load_31' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_214)   --->   "%select_ln41_210 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_31, i8 %database_buff_4_load_31" [max_loop/lsal.cpp:41]   --->   Operation 1693 'select' 'select_ln41_210' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1694 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_211 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_31, i8 %database_buff_2_load_31" [max_loop/lsal.cpp:41]   --->   Operation 1694 'select' 'select_ln41_211' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_215)   --->   "%select_ln41_212 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_31, i8 %database_buff_0_load_31" [max_loop/lsal.cpp:41]   --->   Operation 1695 'select' 'select_ln41_212' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1696 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_214 = select i1 %or_ln41, i8 %select_ln41_210, i8 %select_ln41_211" [max_loop/lsal.cpp:41]   --->   Operation 1696 'select' 'select_ln41_214' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1697 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_215 = select i1 %or_ln41_2, i8 %select_ln41_212, i8 %select_ln41_213" [max_loop/lsal.cpp:41]   --->   Operation 1697 'select' 'select_ln41_215' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1698 [1/2] (3.25ns)   --->   "%max_value_arr_7_load_3 = load i2 %max_value_arr_7_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1698 'load' 'max_value_arr_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_24 : Operation 1699 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_1_load_2, i2 %diag_array_1_1_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1699 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1700 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_2_load_2, i2 %diag_array_1_2_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1700 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1701 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_3_load_2, i2 %diag_array_1_3_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1701 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1702 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_4_load_2, i2 %diag_array_1_4_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1702 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1703 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_6_load_2, i2 %diag_array_1_6_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1703 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1704 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_7_load_2, i2 %diag_array_1_7_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1704 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1705 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_0_load_3, i3 %diag_array_1_0_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1705 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1706 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_1_load_3, i2 %diag_array_1_1_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1706 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1707 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_2_load_3, i2 %diag_array_1_2_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1707 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1708 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_3_load_3, i2 %diag_array_1_3_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1708 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1709 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_4_load_3, i2 %diag_array_1_4_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1709 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1710 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_5_load_3, i2 %diag_array_1_5_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1710 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_24 : Operation 1711 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_0_load_4, i3 %diag_array_1_0_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1711 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 25 <SV = 14> <Delay = 7.24>
ST_25 : Operation 1712 [1/2] (3.25ns)   --->   "%diag_array_2_0_load = load i3 %diag_array_2_0_addr" [max_loop/lsal.cpp:42]   --->   Operation 1712 'load' 'diag_array_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_25 : Operation 1713 [1/2] (3.25ns)   --->   "%max_value_arr_0_load = load i2 %max_value_arr_0_addr" [max_loop/lsal.cpp:71]   --->   Operation 1713 'load' 'max_value_arr_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_25 : Operation 1714 [1/2] (3.25ns)   --->   "%database_buff_1_load_1 = load i14 %database_buff_1_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1714 'load' 'database_buff_1_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1715 [1/2] (3.25ns)   --->   "%database_buff_4_load_1 = load i14 %database_buff_4_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1715 'load' 'database_buff_4_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1716 [1/2] (3.25ns)   --->   "%database_buff_6_load_1 = load i14 %database_buff_6_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1716 'load' 'database_buff_6_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1717 [1/2] (3.25ns)   --->   "%database_buff_7_load_1 = load i14 %database_buff_7_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1717 'load' 'database_buff_7_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_4)   --->   "%select_ln41 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_1, i8 %database_buff_6_load_1" [max_loop/lsal.cpp:41]   --->   Operation 1718 'select' 'select_ln41' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1719 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_1 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_1, i8 %database_buff_4_load_1" [max_loop/lsal.cpp:41]   --->   Operation 1719 'select' 'select_ln41_1' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_5)   --->   "%select_ln41_2 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_1, i8 %database_buff_2_load_1" [max_loop/lsal.cpp:41]   --->   Operation 1720 'select' 'select_ln41_2' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1721 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_3 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_1, i8 %database_buff_0_load_1" [max_loop/lsal.cpp:41]   --->   Operation 1721 'select' 'select_ln41_3' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1722 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_4 = select i1 %or_ln41, i8 %select_ln41, i8 %select_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 1722 'select' 'select_ln41_4' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1723 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_5 = select i1 %or_ln41_2, i8 %select_ln41_2, i8 %select_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 1723 'select' 'select_ln41_5' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1724 [1/2] (3.25ns)   --->   "%database_buff_1_load_2 = load i14 %database_buff_1_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1724 'load' 'database_buff_1_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1725 [1/2] (3.25ns)   --->   "%database_buff_4_load_2 = load i14 %database_buff_4_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1725 'load' 'database_buff_4_load_2' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1726 [1/2] (3.25ns)   --->   "%database_buff_6_load_2 = load i14 %database_buff_6_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1726 'load' 'database_buff_6_load_2' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1727 [1/2] (3.25ns)   --->   "%database_buff_7_load_2 = load i14 %database_buff_7_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1727 'load' 'database_buff_7_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_11)   --->   "%select_ln41_7 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_2, i8 %database_buff_7_load_2" [max_loop/lsal.cpp:41]   --->   Operation 1728 'select' 'select_ln41_7' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1729 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_8 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_2, i8 %database_buff_5_load_2" [max_loop/lsal.cpp:41]   --->   Operation 1729 'select' 'select_ln41_8' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_12)   --->   "%select_ln41_9 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_2, i8 %database_buff_3_load_2" [max_loop/lsal.cpp:41]   --->   Operation 1730 'select' 'select_ln41_9' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1731 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_10 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_2, i8 %database_buff_1_load_2" [max_loop/lsal.cpp:41]   --->   Operation 1731 'select' 'select_ln41_10' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1732 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_11 = select i1 %or_ln41, i8 %select_ln41_7, i8 %select_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 1732 'select' 'select_ln41_11' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1733 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_12 = select i1 %or_ln41_2, i8 %select_ln41_9, i8 %select_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 1733 'select' 'select_ln41_12' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1734 [1/1] (0.00ns)   --->   "%database_buff_4_addr_4 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 1734 'getelementptr' 'database_buff_4_addr_4' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_25 : Operation 1735 [1/1] (0.00ns)   --->   "%database_buff_6_addr_4 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 1735 'getelementptr' 'database_buff_6_addr_4' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_25 : Operation 1736 [1/1] (0.00ns)   --->   "%database_buff_7_addr_4 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 1736 'getelementptr' 'database_buff_7_addr_4' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_25 : Operation 1737 [1/1] (0.00ns)   --->   "%database_buff_1_addr_4 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 1737 'getelementptr' 'database_buff_1_addr_4' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_25 : Operation 1738 [2/2] (3.25ns)   --->   "%database_buff_4_load_3 = load i14 %database_buff_4_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1738 'load' 'database_buff_4_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1739 [2/2] (3.25ns)   --->   "%database_buff_6_load_3 = load i14 %database_buff_6_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1739 'load' 'database_buff_6_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1740 [2/2] (3.25ns)   --->   "%database_buff_7_load_3 = load i14 %database_buff_7_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1740 'load' 'database_buff_7_load_3' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1741 [2/2] (3.25ns)   --->   "%database_buff_1_load_3 = load i14 %database_buff_1_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1741 'load' 'database_buff_1_load_3' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1742 [1/1] (0.00ns)   --->   "%database_buff_4_addr_5 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 1742 'getelementptr' 'database_buff_4_addr_5' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_25 : Operation 1743 [1/1] (0.00ns)   --->   "%database_buff_6_addr_5 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 1743 'getelementptr' 'database_buff_6_addr_5' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_25 : Operation 1744 [1/1] (0.00ns)   --->   "%database_buff_7_addr_5 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 1744 'getelementptr' 'database_buff_7_addr_5' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_25 : Operation 1745 [1/1] (0.00ns)   --->   "%database_buff_1_addr_5 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 1745 'getelementptr' 'database_buff_1_addr_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_25 : Operation 1746 [2/2] (3.25ns)   --->   "%database_buff_4_load_4 = load i14 %database_buff_4_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1746 'load' 'database_buff_4_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1747 [2/2] (3.25ns)   --->   "%database_buff_6_load_4 = load i14 %database_buff_6_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1747 'load' 'database_buff_6_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1748 [2/2] (3.25ns)   --->   "%database_buff_7_load_4 = load i14 %database_buff_7_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1748 'load' 'database_buff_7_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1749 [2/2] (3.25ns)   --->   "%database_buff_1_load_4 = load i14 %database_buff_1_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1749 'load' 'database_buff_1_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_25 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln44_16 = sext i16 %diag_array_2_1_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1750 'sext' 'sext_ln44_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1751 [1/1] (2.07ns)   --->   "%west_48 = add i17 %sext_ln44_16, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1751 'add' 'west_48' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_17)   --->   "%select_ln41_118 = select i1 %or_ln41_3, i8 %select_ln41_116, i8 %select_ln41_117" [max_loop/lsal.cpp:41]   --->   Operation 1752 'select' 'select_ln41_118' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1753 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_17 = icmp_eq  i8 %querry_buff_6_load_2, i8 %select_ln41_118" [max_loop/lsal.cpp:41]   --->   Operation 1753 'icmp' 'icmp_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node northwest_17)   --->   "%select_ln43_17 = select i1 %icmp_ln41_17, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1754 'select' 'select_ln43_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node northwest_17)   --->   "%sext_ln43_17 = sext i16 %diag_array_1_2_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1755 'sext' 'sext_ln43_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1756 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_17 = add i17 %select_ln43_17, i17 %sext_ln43_17" [max_loop/lsal.cpp:43]   --->   Operation 1756 'add' 'northwest_17' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln44_17 = sext i16 %diag_array_2_2_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1757 'sext' 'sext_ln44_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1758 [1/1] (2.07ns)   --->   "%west_49 = add i17 %sext_ln44_17, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1758 'add' 'west_49' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1759 [1/1] (2.43ns)   --->   "%icmp_ln49_34 = icmp_slt  i17 %northwest_17, i17 %west_48" [max_loop/lsal.cpp:49]   --->   Operation 1759 'icmp' 'icmp_ln49_34' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1760 [1/1] (2.43ns)   --->   "%icmp_ln49_35 = icmp_slt  i17 %west_48, i17 %west_49" [max_loop/lsal.cpp:49]   --->   Operation 1760 'icmp' 'icmp_ln49_35' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1761 [1/1] (0.97ns)   --->   "%and_ln49_17 = and i1 %icmp_ln49_34, i1 %icmp_ln49_35" [max_loop/lsal.cpp:49]   --->   Operation 1761 'and' 'and_ln49_17' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1762 [1/1] (2.43ns)   --->   "%icmp_ln55_17 = icmp_slt  i17 %northwest_17, i17 %west_49" [max_loop/lsal.cpp:55]   --->   Operation 1762 'icmp' 'icmp_ln55_17' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_18)   --->   "%select_ln41_125 = select i1 %or_ln41_3, i8 %select_ln41_123, i8 %select_ln41_124" [max_loop/lsal.cpp:41]   --->   Operation 1763 'select' 'select_ln41_125' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1764 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_18 = icmp_eq  i8 %querry_buff_5_load_2, i8 %select_ln41_125" [max_loop/lsal.cpp:41]   --->   Operation 1764 'icmp' 'icmp_ln41_18' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node northwest_18)   --->   "%select_ln43_18 = select i1 %icmp_ln41_18, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1765 'select' 'select_ln43_18' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node northwest_18)   --->   "%sext_ln43_18 = sext i16 %diag_array_1_3_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1766 'sext' 'sext_ln43_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1767 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_18 = add i17 %select_ln43_18, i17 %sext_ln43_18" [max_loop/lsal.cpp:43]   --->   Operation 1767 'add' 'northwest_18' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln44_18 = sext i16 %diag_array_2_3_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1768 'sext' 'sext_ln44_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1769 [1/1] (2.07ns)   --->   "%west_50 = add i17 %sext_ln44_18, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1769 'add' 'west_50' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1770 [1/1] (2.43ns)   --->   "%icmp_ln49_36 = icmp_slt  i17 %northwest_18, i17 %west_49" [max_loop/lsal.cpp:49]   --->   Operation 1770 'icmp' 'icmp_ln49_36' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1771 [1/1] (2.43ns)   --->   "%icmp_ln49_37 = icmp_slt  i17 %west_49, i17 %west_50" [max_loop/lsal.cpp:49]   --->   Operation 1771 'icmp' 'icmp_ln49_37' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1772 [1/1] (0.97ns)   --->   "%and_ln49_18 = and i1 %icmp_ln49_36, i1 %icmp_ln49_37" [max_loop/lsal.cpp:49]   --->   Operation 1772 'and' 'and_ln49_18' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1773 [1/1] (2.43ns)   --->   "%icmp_ln55_18 = icmp_slt  i17 %northwest_18, i17 %west_50" [max_loop/lsal.cpp:55]   --->   Operation 1773 'icmp' 'icmp_ln55_18' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_19)   --->   "%select_ln41_132 = select i1 %or_ln41_3, i8 %select_ln41_130, i8 %select_ln41_131" [max_loop/lsal.cpp:41]   --->   Operation 1774 'select' 'select_ln41_132' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1775 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_19 = icmp_eq  i8 %querry_buff_4_load_2, i8 %select_ln41_132" [max_loop/lsal.cpp:41]   --->   Operation 1775 'icmp' 'icmp_ln41_19' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node northwest_19)   --->   "%select_ln43_19 = select i1 %icmp_ln41_19, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1776 'select' 'select_ln43_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node northwest_19)   --->   "%sext_ln43_19 = sext i16 %diag_array_1_4_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1777 'sext' 'sext_ln43_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1778 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_19 = add i17 %select_ln43_19, i17 %sext_ln43_19" [max_loop/lsal.cpp:43]   --->   Operation 1778 'add' 'northwest_19' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln44_19 = sext i16 %diag_array_2_4_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1779 'sext' 'sext_ln44_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1780 [1/1] (2.07ns)   --->   "%west_51 = add i17 %sext_ln44_19, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1780 'add' 'west_51' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1781 [1/1] (2.43ns)   --->   "%icmp_ln49_38 = icmp_slt  i17 %northwest_19, i17 %west_50" [max_loop/lsal.cpp:49]   --->   Operation 1781 'icmp' 'icmp_ln49_38' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1782 [1/1] (2.43ns)   --->   "%icmp_ln49_39 = icmp_slt  i17 %west_50, i17 %west_51" [max_loop/lsal.cpp:49]   --->   Operation 1782 'icmp' 'icmp_ln49_39' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1783 [1/1] (0.97ns)   --->   "%and_ln49_19 = and i1 %icmp_ln49_38, i1 %icmp_ln49_39" [max_loop/lsal.cpp:49]   --->   Operation 1783 'and' 'and_ln49_19' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1784 [1/1] (2.43ns)   --->   "%icmp_ln55_19 = icmp_slt  i17 %northwest_19, i17 %west_51" [max_loop/lsal.cpp:55]   --->   Operation 1784 'icmp' 'icmp_ln55_19' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1785 [1/2] (3.25ns)   --->   "%diag_array_2_5_load_2 = load i2 %diag_array_2_5_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1785 'load' 'diag_array_2_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_25 : Operation 1786 [1/2] (3.25ns)   --->   "%max_value_arr_5_load_2 = load i2 %max_value_arr_5_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1786 'load' 'max_value_arr_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_25 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node max_value_80)   --->   "%select_ln49_52 = select i1 %and_ln49_26, i17 %west_58, i17 %west_57" [max_loop/lsal.cpp:49]   --->   Operation 1787 'select' 'select_ln49_52' <Predicate = (!icmp_ln37 & icmp_ln49_52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node direction_53)   --->   "%select_ln49_53 = select i1 %and_ln49_26, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1788 'select' 'select_ln49_53' <Predicate = (!icmp_ln37 & icmp_ln49_52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1789 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_79 = select i1 %icmp_ln55_26, i17 %west_58, i17 %northwest_26" [max_loop/lsal.cpp:58]   --->   Operation 1789 'select' 'max_value_79' <Predicate = (!icmp_ln37 & !icmp_ln49_52)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node direction_53)   --->   "%direction_52 = select i1 %icmp_ln55_26, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1790 'select' 'direction_52' <Predicate = (!icmp_ln37 & !icmp_ln49_52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1791 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_80 = select i1 %icmp_ln49_52, i17 %select_ln49_52, i17 %max_value_79" [max_loop/lsal.cpp:49]   --->   Operation 1791 'select' 'max_value_80' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1792 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_53 = select i1 %icmp_ln49_52, i2 %select_ln49_53, i2 %direction_52" [max_loop/lsal.cpp:49]   --->   Operation 1792 'select' 'direction_53' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1793 [1/1] (2.43ns)   --->   "%icmp_ln63_26 = icmp_sgt  i17 %max_value_80, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1793 'icmp' 'icmp_ln63_26' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1794 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_26, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1794 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1795 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_2_addr_3" [max_loop/lsal.cpp:67]   --->   Operation 1795 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_26)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_25 : Operation 1796 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1796 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_26)> <Delay = 1.58>
ST_25 : Operation 1797 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_53, i2 %direction_buff_2_addr_3" [max_loop/lsal.cpp:64]   --->   Operation 1797 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_26)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_25 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln65_26 = trunc i17 %max_value_80" [max_loop/lsal.cpp:65]   --->   Operation 1798 'trunc' 'trunc_ln65_26' <Predicate = (!icmp_ln37 & icmp_ln63_26)> <Delay = 0.00>
ST_25 : Operation 1799 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1799 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_26)> <Delay = 1.58>
ST_25 : Operation 1800 [1/1] (0.00ns)   --->   "%diag_array_3_load_26 = phi i16 0, void, i16 %trunc_ln65_26, void" [max_loop/lsal.cpp:65]   --->   Operation 1800 'phi' 'diag_array_3_load_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1801 [1/1] (2.43ns)   --->   "%icmp_ln71_26 = icmp_sgt  i17 %max_value_80, i17 %max_value_arr_2_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1801 'icmp' 'icmp_ln71_26' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1802 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_26, void %._crit_edge83_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1802 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1803 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_80, i2 %max_value_arr_2_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 1803 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_26)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_25 : Operation 1804 [1/1] (0.00ns)   --->   "%shl_ln73_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_25, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1804 'bitconcatenate' 'shl_ln73_25' <Predicate = (!icmp_ln37 & icmp_ln71_26)> <Delay = 0.00>
ST_25 : Operation 1805 [1/1] (0.00ns)   --->   "%or_ln73_26 = or i22 %shl_ln73_25, i22 5" [max_loop/lsal.cpp:73]   --->   Operation 1805 'or' 'or_ln73_26' <Predicate = (!icmp_ln37 & icmp_ln71_26)> <Delay = 0.00>
ST_25 : Operation 1806 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_26, i2 %max_index_arr_2_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 1806 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_26)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_25 : Operation 1807 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge83_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1807 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_26)> <Delay = 0.00>
ST_25 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node max_value_92)   --->   "%select_ln49_60 = select i1 %and_ln49_30, i17 %west_62, i17 %west_61" [max_loop/lsal.cpp:49]   --->   Operation 1808 'select' 'select_ln49_60' <Predicate = (!icmp_ln37 & icmp_ln49_60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node direction_61)   --->   "%select_ln49_61 = select i1 %and_ln49_30, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1809 'select' 'select_ln49_61' <Predicate = (!icmp_ln37 & icmp_ln49_60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1810 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_91 = select i1 %icmp_ln55_30, i17 %west_62, i17 %northwest_30" [max_loop/lsal.cpp:58]   --->   Operation 1810 'select' 'max_value_91' <Predicate = (!icmp_ln37 & !icmp_ln49_60)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node direction_61)   --->   "%direction_60 = select i1 %icmp_ln55_30, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1811 'select' 'direction_60' <Predicate = (!icmp_ln37 & !icmp_ln49_60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1812 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_92 = select i1 %icmp_ln49_60, i17 %select_ln49_60, i17 %max_value_91" [max_loop/lsal.cpp:49]   --->   Operation 1812 'select' 'max_value_92' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1813 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_61 = select i1 %icmp_ln49_60, i2 %select_ln49_61, i2 %direction_60" [max_loop/lsal.cpp:49]   --->   Operation 1813 'select' 'direction_61' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1814 [1/1] (2.43ns)   --->   "%icmp_ln63_30 = icmp_sgt  i17 %max_value_92, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1814 'icmp' 'icmp_ln63_30' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1815 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_30, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1815 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1816 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_6_addr_3" [max_loop/lsal.cpp:67]   --->   Operation 1816 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_25 : Operation 1817 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1817 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_30)> <Delay = 1.58>
ST_25 : Operation 1818 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_61, i2 %direction_buff_6_addr_3" [max_loop/lsal.cpp:64]   --->   Operation 1818 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_25 : Operation 1819 [1/1] (0.00ns)   --->   "%trunc_ln65_30 = trunc i17 %max_value_92" [max_loop/lsal.cpp:65]   --->   Operation 1819 'trunc' 'trunc_ln65_30' <Predicate = (!icmp_ln37 & icmp_ln63_30)> <Delay = 0.00>
ST_25 : Operation 1820 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1820 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_30)> <Delay = 1.58>
ST_25 : Operation 1821 [1/1] (0.00ns)   --->   "%diag_array_3_load_30 = phi i16 0, void, i16 %trunc_ln65_30, void" [max_loop/lsal.cpp:65]   --->   Operation 1821 'phi' 'diag_array_3_load_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1822 [1/1] (2.43ns)   --->   "%icmp_ln71_30 = icmp_sgt  i17 %max_value_92, i17 %max_value_arr_6_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1822 'icmp' 'icmp_ln71_30' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1823 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_30, void %._crit_edge91_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1823 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1824 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_92, i2 %max_value_arr_6_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 1824 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_25 : Operation 1825 [1/1] (0.00ns)   --->   "%shl_ln73_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_29, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1825 'bitconcatenate' 'shl_ln73_29' <Predicate = (!icmp_ln37 & icmp_ln71_30)> <Delay = 0.00>
ST_25 : Operation 1826 [1/1] (0.00ns)   --->   "%or_ln73_30 = or i22 %shl_ln73_29, i22 1" [max_loop/lsal.cpp:73]   --->   Operation 1826 'or' 'or_ln73_30' <Predicate = (!icmp_ln37 & icmp_ln71_30)> <Delay = 0.00>
ST_25 : Operation 1827 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_30, i2 %max_index_arr_6_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 1827 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_25 : Operation 1828 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge91_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1828 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_30)> <Delay = 0.00>
ST_25 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_31)   --->   "%select_ln41_216 = select i1 %or_ln41_3, i8 %select_ln41_214, i8 %select_ln41_215" [max_loop/lsal.cpp:41]   --->   Operation 1829 'select' 'select_ln41_216' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1830 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_31 = icmp_eq  i8 %querry_buff_0_load_3, i8 %select_ln41_216" [max_loop/lsal.cpp:41]   --->   Operation 1830 'icmp' 'icmp_ln41_31' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node northwest_31)   --->   "%select_ln43_31 = select i1 %icmp_ln41_31, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1831 'select' 'select_ln43_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node northwest_31)   --->   "%sext_ln43_31 = sext i16 %diag_array_1_0_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1832 'sext' 'sext_ln43_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1833 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_31 = add i17 %select_ln43_31, i17 %sext_ln43_31" [max_loop/lsal.cpp:43]   --->   Operation 1833 'add' 'northwest_31' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln44_31 = sext i16 %diag_array_2_0_load_4" [max_loop/lsal.cpp:44]   --->   Operation 1834 'sext' 'sext_ln44_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 1835 [1/1] (2.07ns)   --->   "%west = add i17 %sext_ln44_31, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1835 'add' 'west' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1836 [1/1] (2.43ns)   --->   "%icmp_ln49_62 = icmp_slt  i17 %northwest_31, i17 %west_62" [max_loop/lsal.cpp:49]   --->   Operation 1836 'icmp' 'icmp_ln49_62' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1837 [1/1] (2.43ns)   --->   "%icmp_ln49_63 = icmp_slt  i17 %west_62, i17 %west" [max_loop/lsal.cpp:49]   --->   Operation 1837 'icmp' 'icmp_ln49_63' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1838 [1/1] (0.97ns)   --->   "%and_ln49_31 = and i1 %icmp_ln49_62, i1 %icmp_ln49_63" [max_loop/lsal.cpp:49]   --->   Operation 1838 'and' 'and_ln49_31' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1839 [1/1] (2.43ns)   --->   "%icmp_ln55_31 = icmp_slt  i17 %northwest_31, i17 %west" [max_loop/lsal.cpp:55]   --->   Operation 1839 'icmp' 'icmp_ln55_31' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1840 [1/1] (3.25ns)   --->   "%store_ln42 = store i16 %diag_array_2_0_load, i3 %diag_array_1_0_addr_5" [max_loop/lsal.cpp:42]   --->   Operation 1840 'store' 'store_ln42' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_25 : Operation 1841 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_5_load_2, i2 %diag_array_1_5_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1841 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_25 : Operation 1842 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_26, i2 %diag_array_2_2_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 1842 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_25 : Operation 1843 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_30, i2 %diag_array_2_6_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 1843 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 26 <SV = 15> <Delay = 7.24>
ST_26 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i16 %diag_array_2_1_load" [max_loop/lsal.cpp:44]   --->   Operation 1844 'sext' 'sext_ln44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1845 [1/1] (2.07ns)   --->   "%west_32 = add i17 %sext_ln44, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1845 'add' 'west_32' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_1)   --->   "%select_ln41_6 = select i1 %or_ln41_3, i8 %select_ln41_4, i8 %select_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 1846 'select' 'select_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1847 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_1 = icmp_eq  i8 %querry_buff_6_load, i8 %select_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 1847 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node northwest_1)   --->   "%select_ln43_1 = select i1 %icmp_ln41_1, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1848 'select' 'select_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node northwest_1)   --->   "%sext_ln43_1 = sext i16 %diag_array_1_2_load" [max_loop/lsal.cpp:43]   --->   Operation 1849 'sext' 'sext_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1850 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_1 = add i17 %select_ln43_1, i17 %sext_ln43_1" [max_loop/lsal.cpp:43]   --->   Operation 1850 'add' 'northwest_1' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i16 %diag_array_2_2_load" [max_loop/lsal.cpp:44]   --->   Operation 1851 'sext' 'sext_ln44_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1852 [1/1] (2.07ns)   --->   "%west_33 = add i17 %sext_ln44_1, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1852 'add' 'west_33' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1853 [1/1] (2.43ns)   --->   "%icmp_ln49_2 = icmp_slt  i17 %northwest_1, i17 %west_32" [max_loop/lsal.cpp:49]   --->   Operation 1853 'icmp' 'icmp_ln49_2' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1854 [1/1] (2.43ns)   --->   "%icmp_ln49_3 = icmp_slt  i17 %west_32, i17 %west_33" [max_loop/lsal.cpp:49]   --->   Operation 1854 'icmp' 'icmp_ln49_3' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1855 [1/1] (0.97ns)   --->   "%and_ln49_1 = and i1 %icmp_ln49_2, i1 %icmp_ln49_3" [max_loop/lsal.cpp:49]   --->   Operation 1855 'and' 'and_ln49_1' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1856 [1/1] (2.43ns)   --->   "%icmp_ln55_1 = icmp_slt  i17 %northwest_1, i17 %west_33" [max_loop/lsal.cpp:55]   --->   Operation 1856 'icmp' 'icmp_ln55_1' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_2)   --->   "%select_ln41_13 = select i1 %or_ln41_3, i8 %select_ln41_11, i8 %select_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 1857 'select' 'select_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1858 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_2 = icmp_eq  i8 %querry_buff_5_load, i8 %select_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 1858 'icmp' 'icmp_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node northwest_2)   --->   "%select_ln43_2 = select i1 %icmp_ln41_2, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1859 'select' 'select_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node northwest_2)   --->   "%sext_ln43_2 = sext i16 %diag_array_1_3_load" [max_loop/lsal.cpp:43]   --->   Operation 1860 'sext' 'sext_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1861 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_2 = add i17 %select_ln43_2, i17 %sext_ln43_2" [max_loop/lsal.cpp:43]   --->   Operation 1861 'add' 'northwest_2' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln44_2 = sext i16 %diag_array_2_3_load" [max_loop/lsal.cpp:44]   --->   Operation 1862 'sext' 'sext_ln44_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1863 [1/1] (2.07ns)   --->   "%west_34 = add i17 %sext_ln44_2, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1863 'add' 'west_34' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1864 [1/1] (2.43ns)   --->   "%icmp_ln49_4 = icmp_slt  i17 %northwest_2, i17 %west_33" [max_loop/lsal.cpp:49]   --->   Operation 1864 'icmp' 'icmp_ln49_4' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1865 [1/1] (2.43ns)   --->   "%icmp_ln49_5 = icmp_slt  i17 %west_33, i17 %west_34" [max_loop/lsal.cpp:49]   --->   Operation 1865 'icmp' 'icmp_ln49_5' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1866 [1/1] (0.97ns)   --->   "%and_ln49_2 = and i1 %icmp_ln49_4, i1 %icmp_ln49_5" [max_loop/lsal.cpp:49]   --->   Operation 1866 'and' 'and_ln49_2' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1867 [1/1] (2.43ns)   --->   "%icmp_ln55_2 = icmp_slt  i17 %northwest_2, i17 %west_34" [max_loop/lsal.cpp:55]   --->   Operation 1867 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1868 [1/2] (3.25ns)   --->   "%database_buff_4_load_3 = load i14 %database_buff_4_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1868 'load' 'database_buff_4_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1869 [1/2] (3.25ns)   --->   "%database_buff_6_load_3 = load i14 %database_buff_6_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1869 'load' 'database_buff_6_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1870 [1/2] (3.25ns)   --->   "%database_buff_7_load_3 = load i14 %database_buff_7_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1870 'load' 'database_buff_7_load_3' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1871 [1/2] (3.25ns)   --->   "%database_buff_1_load_3 = load i14 %database_buff_1_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1871 'load' 'database_buff_1_load_3' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_18)   --->   "%select_ln41_14 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_3, i8 %database_buff_0_load_3" [max_loop/lsal.cpp:41]   --->   Operation 1872 'select' 'select_ln41_14' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1873 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_15 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_3, i8 %database_buff_6_load_3" [max_loop/lsal.cpp:41]   --->   Operation 1873 'select' 'select_ln41_15' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_19)   --->   "%select_ln41_16 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_3, i8 %database_buff_4_load_3" [max_loop/lsal.cpp:41]   --->   Operation 1874 'select' 'select_ln41_16' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1875 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_18 = select i1 %or_ln41, i8 %select_ln41_14, i8 %select_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1875 'select' 'select_ln41_18' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1876 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_19 = select i1 %or_ln41_2, i8 %select_ln41_16, i8 %select_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1876 'select' 'select_ln41_19' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1877 [1/2] (3.25ns)   --->   "%database_buff_4_load_4 = load i14 %database_buff_4_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1877 'load' 'database_buff_4_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1878 [1/2] (3.25ns)   --->   "%database_buff_6_load_4 = load i14 %database_buff_6_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1878 'load' 'database_buff_6_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1879 [1/2] (3.25ns)   --->   "%database_buff_7_load_4 = load i14 %database_buff_7_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1879 'load' 'database_buff_7_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1880 [1/2] (3.25ns)   --->   "%database_buff_1_load_4 = load i14 %database_buff_1_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1880 'load' 'database_buff_1_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_25)   --->   "%select_ln41_21 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_4, i8 %database_buff_1_load_4" [max_loop/lsal.cpp:41]   --->   Operation 1881 'select' 'select_ln41_21' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1882 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_22 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_4, i8 %database_buff_7_load_4" [max_loop/lsal.cpp:41]   --->   Operation 1882 'select' 'select_ln41_22' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_26)   --->   "%select_ln41_23 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_4, i8 %database_buff_5_load_4" [max_loop/lsal.cpp:41]   --->   Operation 1883 'select' 'select_ln41_23' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1884 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_24 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_4, i8 %database_buff_3_load_4" [max_loop/lsal.cpp:41]   --->   Operation 1884 'select' 'select_ln41_24' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1885 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_25 = select i1 %or_ln41, i8 %select_ln41_21, i8 %select_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1885 'select' 'select_ln41_25' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1886 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_26 = select i1 %or_ln41_2, i8 %select_ln41_23, i8 %select_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 1886 'select' 'select_ln41_26' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1887 [1/1] (0.00ns)   --->   "%database_buff_6_addr_6 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 1887 'getelementptr' 'database_buff_6_addr_6' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_26 : Operation 1888 [1/1] (0.00ns)   --->   "%database_buff_7_addr_6 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 1888 'getelementptr' 'database_buff_7_addr_6' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_26 : Operation 1889 [1/1] (0.00ns)   --->   "%database_buff_1_addr_6 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 1889 'getelementptr' 'database_buff_1_addr_6' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_26 : Operation 1890 [1/1] (0.00ns)   --->   "%database_buff_4_addr_6 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 1890 'getelementptr' 'database_buff_4_addr_6' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_26 : Operation 1891 [2/2] (3.25ns)   --->   "%database_buff_4_load_5 = load i14 %database_buff_4_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1891 'load' 'database_buff_4_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1892 [2/2] (3.25ns)   --->   "%database_buff_6_load_5 = load i14 %database_buff_6_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1892 'load' 'database_buff_6_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1893 [2/2] (3.25ns)   --->   "%database_buff_7_load_5 = load i14 %database_buff_7_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1893 'load' 'database_buff_7_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1894 [2/2] (3.25ns)   --->   "%database_buff_1_load_5 = load i14 %database_buff_1_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1894 'load' 'database_buff_1_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1895 [1/1] (0.00ns)   --->   "%database_buff_6_addr_7 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 1895 'getelementptr' 'database_buff_6_addr_7' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_26 : Operation 1896 [1/1] (0.00ns)   --->   "%database_buff_7_addr_7 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 1896 'getelementptr' 'database_buff_7_addr_7' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_26 : Operation 1897 [1/1] (0.00ns)   --->   "%database_buff_1_addr_7 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 1897 'getelementptr' 'database_buff_1_addr_7' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_26 : Operation 1898 [1/1] (0.00ns)   --->   "%database_buff_4_addr_7 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 1898 'getelementptr' 'database_buff_4_addr_7' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_26 : Operation 1899 [2/2] (3.25ns)   --->   "%database_buff_6_load_6 = load i14 %database_buff_6_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1899 'load' 'database_buff_6_load_6' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1900 [2/2] (3.25ns)   --->   "%database_buff_7_load_6 = load i14 %database_buff_7_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1900 'load' 'database_buff_7_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1901 [2/2] (3.25ns)   --->   "%database_buff_1_load_6 = load i14 %database_buff_1_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1901 'load' 'database_buff_1_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1902 [2/2] (3.25ns)   --->   "%database_buff_4_load_6 = load i14 %database_buff_4_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1902 'load' 'database_buff_4_load_6' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_26 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node max_value_53)   --->   "%select_ln49_34 = select i1 %and_ln49_17, i17 %west_49, i17 %west_48" [max_loop/lsal.cpp:49]   --->   Operation 1903 'select' 'select_ln49_34' <Predicate = (!icmp_ln37 & icmp_ln49_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node direction_35)   --->   "%select_ln49_35 = select i1 %and_ln49_17, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1904 'select' 'select_ln49_35' <Predicate = (!icmp_ln37 & icmp_ln49_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1905 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_52 = select i1 %icmp_ln55_17, i17 %west_49, i17 %northwest_17" [max_loop/lsal.cpp:58]   --->   Operation 1905 'select' 'max_value_52' <Predicate = (!icmp_ln37 & !icmp_ln49_34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node direction_35)   --->   "%direction_34 = select i1 %icmp_ln55_17, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1906 'select' 'direction_34' <Predicate = (!icmp_ln37 & !icmp_ln49_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1907 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_53 = select i1 %icmp_ln49_34, i17 %select_ln49_34, i17 %max_value_52" [max_loop/lsal.cpp:49]   --->   Operation 1907 'select' 'max_value_53' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1908 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_35 = select i1 %icmp_ln49_34, i2 %select_ln49_35, i2 %direction_34" [max_loop/lsal.cpp:49]   --->   Operation 1908 'select' 'direction_35' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1909 [1/1] (2.43ns)   --->   "%icmp_ln63_17 = icmp_sgt  i17 %max_value_53, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1909 'icmp' 'icmp_ln63_17' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1910 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_17, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1910 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1911 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_1_addr_2" [max_loop/lsal.cpp:67]   --->   Operation 1911 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1912 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1912 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_17)> <Delay = 1.58>
ST_26 : Operation 1913 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_35, i2 %direction_buff_1_addr_2" [max_loop/lsal.cpp:64]   --->   Operation 1913 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1914 [1/1] (0.00ns)   --->   "%trunc_ln65_17 = trunc i17 %max_value_53" [max_loop/lsal.cpp:65]   --->   Operation 1914 'trunc' 'trunc_ln65_17' <Predicate = (!icmp_ln37 & icmp_ln63_17)> <Delay = 0.00>
ST_26 : Operation 1915 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1915 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_17)> <Delay = 1.58>
ST_26 : Operation 1916 [1/1] (0.00ns)   --->   "%diag_array_3_load_17 = phi i16 0, void, i16 %trunc_ln65_17, void" [max_loop/lsal.cpp:65]   --->   Operation 1916 'phi' 'diag_array_3_load_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1917 [1/1] (2.43ns)   --->   "%icmp_ln71_17 = icmp_sgt  i17 %max_value_53, i17 %max_value_arr_1_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1917 'icmp' 'icmp_ln71_17' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1918 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_17, void %._crit_edge65_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1918 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1919 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_53, i2 %max_value_arr_1_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1919 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 1920 [1/1] (0.00ns)   --->   "%shl_ln73_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_16, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1920 'bitconcatenate' 'shl_ln73_16' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 0.00>
ST_26 : Operation 1921 [1/1] (0.00ns)   --->   "%or_ln73_17 = or i22 %shl_ln73_16, i22 14" [max_loop/lsal.cpp:73]   --->   Operation 1921 'or' 'or_ln73_17' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 0.00>
ST_26 : Operation 1922 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_17, i2 %max_index_arr_1_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1922 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_26 : Operation 1923 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge65_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1923 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 0.00>
ST_26 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node max_value_56)   --->   "%select_ln49_36 = select i1 %and_ln49_18, i17 %west_50, i17 %west_49" [max_loop/lsal.cpp:49]   --->   Operation 1924 'select' 'select_ln49_36' <Predicate = (!icmp_ln37 & icmp_ln49_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node direction_37)   --->   "%select_ln49_37 = select i1 %and_ln49_18, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1925 'select' 'select_ln49_37' <Predicate = (!icmp_ln37 & icmp_ln49_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1926 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_55 = select i1 %icmp_ln55_18, i17 %west_50, i17 %northwest_18" [max_loop/lsal.cpp:58]   --->   Operation 1926 'select' 'max_value_55' <Predicate = (!icmp_ln37 & !icmp_ln49_36)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node direction_37)   --->   "%direction_36 = select i1 %icmp_ln55_18, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1927 'select' 'direction_36' <Predicate = (!icmp_ln37 & !icmp_ln49_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1928 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_56 = select i1 %icmp_ln49_36, i17 %select_ln49_36, i17 %max_value_55" [max_loop/lsal.cpp:49]   --->   Operation 1928 'select' 'max_value_56' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1929 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_37 = select i1 %icmp_ln49_36, i2 %select_ln49_37, i2 %direction_36" [max_loop/lsal.cpp:49]   --->   Operation 1929 'select' 'direction_37' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1930 [1/1] (2.43ns)   --->   "%icmp_ln63_18 = icmp_sgt  i17 %max_value_56, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1930 'icmp' 'icmp_ln63_18' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1931 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_18, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1931 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1932 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_2_addr_2" [max_loop/lsal.cpp:67]   --->   Operation 1932 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1933 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1933 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_18)> <Delay = 1.58>
ST_26 : Operation 1934 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_37, i2 %direction_buff_2_addr_2" [max_loop/lsal.cpp:64]   --->   Operation 1934 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln65_18 = trunc i17 %max_value_56" [max_loop/lsal.cpp:65]   --->   Operation 1935 'trunc' 'trunc_ln65_18' <Predicate = (!icmp_ln37 & icmp_ln63_18)> <Delay = 0.00>
ST_26 : Operation 1936 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1936 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_18)> <Delay = 1.58>
ST_26 : Operation 1937 [1/1] (0.00ns)   --->   "%diag_array_3_load_18 = phi i16 0, void, i16 %trunc_ln65_18, void" [max_loop/lsal.cpp:65]   --->   Operation 1937 'phi' 'diag_array_3_load_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1938 [1/1] (2.43ns)   --->   "%icmp_ln71_18 = icmp_sgt  i17 %max_value_56, i17 %max_value_arr_2_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1938 'icmp' 'icmp_ln71_18' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1939 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_18, void %._crit_edge67_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1939 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1940 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_56, i2 %max_value_arr_2_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1940 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 1941 [1/1] (0.00ns)   --->   "%shl_ln73_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_17, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1941 'bitconcatenate' 'shl_ln73_17' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 0.00>
ST_26 : Operation 1942 [1/1] (0.00ns)   --->   "%or_ln73_18 = or i22 %shl_ln73_17, i22 13" [max_loop/lsal.cpp:73]   --->   Operation 1942 'or' 'or_ln73_18' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 0.00>
ST_26 : Operation 1943 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_18, i2 %max_index_arr_2_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1943 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_26 : Operation 1944 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge67_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1944 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 0.00>
ST_26 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node max_value_59)   --->   "%select_ln49_38 = select i1 %and_ln49_19, i17 %west_51, i17 %west_50" [max_loop/lsal.cpp:49]   --->   Operation 1945 'select' 'select_ln49_38' <Predicate = (!icmp_ln37 & icmp_ln49_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node direction_39)   --->   "%select_ln49_39 = select i1 %and_ln49_19, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1946 'select' 'select_ln49_39' <Predicate = (!icmp_ln37 & icmp_ln49_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1947 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_58 = select i1 %icmp_ln55_19, i17 %west_51, i17 %northwest_19" [max_loop/lsal.cpp:58]   --->   Operation 1947 'select' 'max_value_58' <Predicate = (!icmp_ln37 & !icmp_ln49_38)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node direction_39)   --->   "%direction_38 = select i1 %icmp_ln55_19, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1948 'select' 'direction_38' <Predicate = (!icmp_ln37 & !icmp_ln49_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1949 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_59 = select i1 %icmp_ln49_38, i17 %select_ln49_38, i17 %max_value_58" [max_loop/lsal.cpp:49]   --->   Operation 1949 'select' 'max_value_59' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1950 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_39 = select i1 %icmp_ln49_38, i2 %select_ln49_39, i2 %direction_38" [max_loop/lsal.cpp:49]   --->   Operation 1950 'select' 'direction_39' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1951 [1/1] (2.43ns)   --->   "%icmp_ln63_19 = icmp_sgt  i17 %max_value_59, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1951 'icmp' 'icmp_ln63_19' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1952 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_19, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1952 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1953 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_3_addr_2" [max_loop/lsal.cpp:67]   --->   Operation 1953 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_19)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1954 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1954 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_19)> <Delay = 1.58>
ST_26 : Operation 1955 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_39, i2 %direction_buff_3_addr_2" [max_loop/lsal.cpp:64]   --->   Operation 1955 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_19)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln65_19 = trunc i17 %max_value_59" [max_loop/lsal.cpp:65]   --->   Operation 1956 'trunc' 'trunc_ln65_19' <Predicate = (!icmp_ln37 & icmp_ln63_19)> <Delay = 0.00>
ST_26 : Operation 1957 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1957 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_19)> <Delay = 1.58>
ST_26 : Operation 1958 [1/1] (0.00ns)   --->   "%diag_array_3_load_19 = phi i16 0, void, i16 %trunc_ln65_19, void" [max_loop/lsal.cpp:65]   --->   Operation 1958 'phi' 'diag_array_3_load_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1959 [1/1] (2.43ns)   --->   "%icmp_ln71_19 = icmp_sgt  i17 %max_value_59, i17 %max_value_arr_3_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1959 'icmp' 'icmp_ln71_19' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1960 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_19, void %._crit_edge69_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1960 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1961 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_59, i2 %max_value_arr_3_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1961 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 1962 [1/1] (0.00ns)   --->   "%shl_ln73_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_18, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1962 'bitconcatenate' 'shl_ln73_18' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 0.00>
ST_26 : Operation 1963 [1/1] (0.00ns)   --->   "%or_ln73_19 = or i22 %shl_ln73_18, i22 12" [max_loop/lsal.cpp:73]   --->   Operation 1963 'or' 'or_ln73_19' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 0.00>
ST_26 : Operation 1964 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_19, i2 %max_index_arr_3_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1964 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_26 : Operation 1965 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge69_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1965 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 0.00>
ST_26 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node max_value_95)   --->   "%select_ln49_62 = select i1 %and_ln49_31, i17 %west, i17 %west_62" [max_loop/lsal.cpp:49]   --->   Operation 1966 'select' 'select_ln49_62' <Predicate = (!icmp_ln37 & icmp_ln49_62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node direction_63)   --->   "%select_ln49_63 = select i1 %and_ln49_31, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1967 'select' 'select_ln49_63' <Predicate = (!icmp_ln37 & icmp_ln49_62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1968 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_94 = select i1 %icmp_ln55_31, i17 %west, i17 %northwest_31" [max_loop/lsal.cpp:58]   --->   Operation 1968 'select' 'max_value_94' <Predicate = (!icmp_ln37 & !icmp_ln49_62)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node direction_63)   --->   "%direction_62 = select i1 %icmp_ln55_31, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1969 'select' 'direction_62' <Predicate = (!icmp_ln37 & !icmp_ln49_62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1970 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_95 = select i1 %icmp_ln49_62, i17 %select_ln49_62, i17 %max_value_94" [max_loop/lsal.cpp:49]   --->   Operation 1970 'select' 'max_value_95' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1971 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_63 = select i1 %icmp_ln49_62, i2 %select_ln49_63, i2 %direction_62" [max_loop/lsal.cpp:49]   --->   Operation 1971 'select' 'direction_63' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1972 [1/1] (2.43ns)   --->   "%icmp_ln63_31 = icmp_sgt  i17 %max_value_95, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1972 'icmp' 'icmp_ln63_31' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1973 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_31, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1973 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1974 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_7_addr_3" [max_loop/lsal.cpp:67]   --->   Operation 1974 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1975 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1975 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_31)> <Delay = 1.58>
ST_26 : Operation 1976 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_63, i2 %direction_buff_7_addr_3" [max_loop/lsal.cpp:64]   --->   Operation 1976 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1977 [1/1] (0.00ns)   --->   "%trunc_ln65_31 = trunc i17 %max_value_95" [max_loop/lsal.cpp:65]   --->   Operation 1977 'trunc' 'trunc_ln65_31' <Predicate = (!icmp_ln37 & icmp_ln63_31)> <Delay = 0.00>
ST_26 : Operation 1978 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 1978 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_31)> <Delay = 1.58>
ST_26 : Operation 1979 [1/1] (0.00ns)   --->   "%diag_array_3_load_31 = phi i16 0, void, i16 %trunc_ln65_31, void" [max_loop/lsal.cpp:65]   --->   Operation 1979 'phi' 'diag_array_3_load_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1980 [1/1] (2.43ns)   --->   "%icmp_ln71_31 = icmp_sgt  i17 %max_value_95, i17 %max_value_arr_7_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1980 'icmp' 'icmp_ln71_31' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1981 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_31, void %._crit_edge93, void" [max_loop/lsal.cpp:71]   --->   Operation 1981 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 1982 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_95, i2 %max_value_arr_7_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 1982 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 1983 [1/1] (0.00ns)   --->   "%shl_ln73_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_30, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1983 'bitconcatenate' 'shl_ln73_30' <Predicate = (!icmp_ln37 & icmp_ln71_31)> <Delay = 0.00>
ST_26 : Operation 1984 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %shl_ln73_30, i2 %max_index_arr_7_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 1984 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_26 : Operation 1985 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge93" [max_loop/lsal.cpp:74]   --->   Operation 1985 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_31)> <Delay = 0.00>
ST_26 : Operation 1986 [2/2] (3.25ns)   --->   "%direction_buff_2_load_3 = load i2 %direction_buff_2_addr_3"   --->   Operation 1986 'load' 'direction_buff_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1987 [2/2] (3.25ns)   --->   "%direction_buff_6_load_3 = load i2 %direction_buff_6_addr_3"   --->   Operation 1987 'load' 'direction_buff_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_26 : Operation 1988 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_17, i2 %diag_array_2_1_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 1988 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_26 : Operation 1989 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_18, i2 %diag_array_2_2_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 1989 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_26 : Operation 1990 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_19, i2 %diag_array_2_3_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 1990 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_26 : Operation 1991 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_31, i2 %diag_array_2_7_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 1991 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 27 <SV = 16> <Delay = 7.24>
ST_27 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node max_value_5)   --->   "%select_ln49_2 = select i1 %and_ln49_1, i17 %west_33, i17 %west_32" [max_loop/lsal.cpp:49]   --->   Operation 1992 'select' 'select_ln49_2' <Predicate = (!icmp_ln37 & icmp_ln49_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node direction_3)   --->   "%select_ln49_3 = select i1 %and_ln49_1, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1993 'select' 'select_ln49_3' <Predicate = (!icmp_ln37 & icmp_ln49_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1994 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_4 = select i1 %icmp_ln55_1, i17 %west_33, i17 %northwest_1" [max_loop/lsal.cpp:58]   --->   Operation 1994 'select' 'max_value_4' <Predicate = (!icmp_ln37 & !icmp_ln49_2)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node direction_3)   --->   "%direction_2 = select i1 %icmp_ln55_1, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1995 'select' 'direction_2' <Predicate = (!icmp_ln37 & !icmp_ln49_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1996 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_5 = select i1 %icmp_ln49_2, i17 %select_ln49_2, i17 %max_value_4" [max_loop/lsal.cpp:49]   --->   Operation 1996 'select' 'max_value_5' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1997 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_3 = select i1 %icmp_ln49_2, i2 %select_ln49_3, i2 %direction_2" [max_loop/lsal.cpp:49]   --->   Operation 1997 'select' 'direction_3' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1998 [1/1] (2.43ns)   --->   "%icmp_ln63_1 = icmp_sgt  i17 %max_value_5, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1998 'icmp' 'icmp_ln63_1' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1999 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_1, void, void" [max_loop/lsal.cpp:63]   --->   Operation 1999 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2000 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_1_addr" [max_loop/lsal.cpp:67]   --->   Operation 2000 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2001 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2001 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_1)> <Delay = 1.58>
ST_27 : Operation 2002 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_3, i2 %direction_buff_1_addr" [max_loop/lsal.cpp:64]   --->   Operation 2002 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2003 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i17 %max_value_5" [max_loop/lsal.cpp:65]   --->   Operation 2003 'trunc' 'trunc_ln65_1' <Predicate = (!icmp_ln37 & icmp_ln63_1)> <Delay = 0.00>
ST_27 : Operation 2004 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2004 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_1)> <Delay = 1.58>
ST_27 : Operation 2005 [1/1] (0.00ns)   --->   "%diag_array_3_load_1 = phi i16 0, void, i16 %trunc_ln65_1, void" [max_loop/lsal.cpp:65]   --->   Operation 2005 'phi' 'diag_array_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2006 [1/1] (2.43ns)   --->   "%icmp_ln71_1 = icmp_sgt  i17 %max_value_5, i17 %max_value_arr_1_load" [max_loop/lsal.cpp:71]   --->   Operation 2006 'icmp' 'icmp_ln71_1' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2007 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %._crit_edge33_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2007 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2008 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_5, i2 %max_value_arr_1_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2008 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_27 : Operation 2009 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2009 'bitconcatenate' 'shl_ln73_1' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 0.00>
ST_27 : Operation 2010 [1/1] (0.00ns)   --->   "%or_ln73_1 = or i22 %shl_ln73_1, i22 30" [max_loop/lsal.cpp:73]   --->   Operation 2010 'or' 'or_ln73_1' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 0.00>
ST_27 : Operation 2011 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_1, i2 %max_index_arr_1_addr" [max_loop/lsal.cpp:73]   --->   Operation 2011 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_27 : Operation 2012 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge33_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2012 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 0.00>
ST_27 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node max_value_8)   --->   "%select_ln49_4 = select i1 %and_ln49_2, i17 %west_34, i17 %west_33" [max_loop/lsal.cpp:49]   --->   Operation 2013 'select' 'select_ln49_4' <Predicate = (!icmp_ln37 & icmp_ln49_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node direction_5)   --->   "%select_ln49_5 = select i1 %and_ln49_2, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2014 'select' 'select_ln49_5' <Predicate = (!icmp_ln37 & icmp_ln49_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2015 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_7 = select i1 %icmp_ln55_2, i17 %west_34, i17 %northwest_2" [max_loop/lsal.cpp:58]   --->   Operation 2015 'select' 'max_value_7' <Predicate = (!icmp_ln37 & !icmp_ln49_4)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node direction_5)   --->   "%direction_4 = select i1 %icmp_ln55_2, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2016 'select' 'direction_4' <Predicate = (!icmp_ln37 & !icmp_ln49_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2017 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_8 = select i1 %icmp_ln49_4, i17 %select_ln49_4, i17 %max_value_7" [max_loop/lsal.cpp:49]   --->   Operation 2017 'select' 'max_value_8' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2018 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_5 = select i1 %icmp_ln49_4, i2 %select_ln49_5, i2 %direction_4" [max_loop/lsal.cpp:49]   --->   Operation 2018 'select' 'direction_5' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2019 [1/1] (2.43ns)   --->   "%icmp_ln63_2 = icmp_sgt  i17 %max_value_8, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2019 'icmp' 'icmp_ln63_2' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2020 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_2, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2020 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2021 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_2_addr" [max_loop/lsal.cpp:67]   --->   Operation 2021 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2022 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2022 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_2)> <Delay = 1.58>
ST_27 : Operation 2023 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_5, i2 %direction_buff_2_addr" [max_loop/lsal.cpp:64]   --->   Operation 2023 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i17 %max_value_8" [max_loop/lsal.cpp:65]   --->   Operation 2024 'trunc' 'trunc_ln65_2' <Predicate = (!icmp_ln37 & icmp_ln63_2)> <Delay = 0.00>
ST_27 : Operation 2025 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2025 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_2)> <Delay = 1.58>
ST_27 : Operation 2026 [1/1] (0.00ns)   --->   "%diag_array_3_load_2 = phi i16 0, void, i16 %trunc_ln65_2, void" [max_loop/lsal.cpp:65]   --->   Operation 2026 'phi' 'diag_array_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2027 [1/1] (2.43ns)   --->   "%icmp_ln71_2 = icmp_sgt  i17 %max_value_8, i17 %max_value_arr_2_load" [max_loop/lsal.cpp:71]   --->   Operation 2027 'icmp' 'icmp_ln71_2' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2028 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_2, void %._crit_edge35_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2028 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2029 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_8, i2 %max_value_arr_2_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2029 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_27 : Operation 2030 [1/1] (0.00ns)   --->   "%shl_ln73_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_1, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2030 'bitconcatenate' 'shl_ln73_2' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 0.00>
ST_27 : Operation 2031 [1/1] (0.00ns)   --->   "%or_ln73_2 = or i22 %shl_ln73_2, i22 29" [max_loop/lsal.cpp:73]   --->   Operation 2031 'or' 'or_ln73_2' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 0.00>
ST_27 : Operation 2032 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_2, i2 %max_index_arr_2_addr" [max_loop/lsal.cpp:73]   --->   Operation 2032 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_27 : Operation 2033 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge35_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2033 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 0.00>
ST_27 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_3)   --->   "%select_ln41_20 = select i1 %or_ln41_3, i8 %select_ln41_18, i8 %select_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 2034 'select' 'select_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2035 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_3 = icmp_eq  i8 %querry_buff_4_load, i8 %select_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 2035 'icmp' 'icmp_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node northwest_3)   --->   "%select_ln43_3 = select i1 %icmp_ln41_3, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2036 'select' 'select_ln43_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node northwest_3)   --->   "%sext_ln43_3 = sext i16 %diag_array_1_4_load" [max_loop/lsal.cpp:43]   --->   Operation 2037 'sext' 'sext_ln43_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2038 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_3 = add i17 %select_ln43_3, i17 %sext_ln43_3" [max_loop/lsal.cpp:43]   --->   Operation 2038 'add' 'northwest_3' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2039 [1/1] (0.00ns)   --->   "%sext_ln44_3 = sext i16 %diag_array_2_4_load" [max_loop/lsal.cpp:44]   --->   Operation 2039 'sext' 'sext_ln44_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2040 [1/1] (2.07ns)   --->   "%west_35 = add i17 %sext_ln44_3, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2040 'add' 'west_35' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2041 [1/1] (2.43ns)   --->   "%icmp_ln49_6 = icmp_slt  i17 %northwest_3, i17 %west_34" [max_loop/lsal.cpp:49]   --->   Operation 2041 'icmp' 'icmp_ln49_6' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2042 [1/1] (2.43ns)   --->   "%icmp_ln49_7 = icmp_slt  i17 %west_34, i17 %west_35" [max_loop/lsal.cpp:49]   --->   Operation 2042 'icmp' 'icmp_ln49_7' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2043 [1/1] (0.97ns)   --->   "%and_ln49_3 = and i1 %icmp_ln49_6, i1 %icmp_ln49_7" [max_loop/lsal.cpp:49]   --->   Operation 2043 'and' 'and_ln49_3' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2044 [1/1] (2.43ns)   --->   "%icmp_ln55_3 = icmp_slt  i17 %northwest_3, i17 %west_35" [max_loop/lsal.cpp:55]   --->   Operation 2044 'icmp' 'icmp_ln55_3' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_4)   --->   "%select_ln41_27 = select i1 %or_ln41_3, i8 %select_ln41_25, i8 %select_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 2045 'select' 'select_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2046 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_4 = icmp_eq  i8 %querry_buff_3_load, i8 %select_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 2046 'icmp' 'icmp_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node northwest_4)   --->   "%select_ln43_4 = select i1 %icmp_ln41_4, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2047 'select' 'select_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node northwest_4)   --->   "%sext_ln43_4 = sext i16 %diag_array_1_5_load" [max_loop/lsal.cpp:43]   --->   Operation 2048 'sext' 'sext_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2049 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_4 = add i17 %select_ln43_4, i17 %sext_ln43_4" [max_loop/lsal.cpp:43]   --->   Operation 2049 'add' 'northwest_4' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln44_4 = sext i16 %diag_array_2_5_load" [max_loop/lsal.cpp:44]   --->   Operation 2050 'sext' 'sext_ln44_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2051 [1/1] (2.07ns)   --->   "%west_36 = add i17 %sext_ln44_4, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2051 'add' 'west_36' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2052 [1/1] (2.43ns)   --->   "%icmp_ln49_8 = icmp_slt  i17 %northwest_4, i17 %west_35" [max_loop/lsal.cpp:49]   --->   Operation 2052 'icmp' 'icmp_ln49_8' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2053 [1/1] (2.43ns)   --->   "%icmp_ln49_9 = icmp_slt  i17 %west_35, i17 %west_36" [max_loop/lsal.cpp:49]   --->   Operation 2053 'icmp' 'icmp_ln49_9' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2054 [1/1] (0.97ns)   --->   "%and_ln49_4 = and i1 %icmp_ln49_8, i1 %icmp_ln49_9" [max_loop/lsal.cpp:49]   --->   Operation 2054 'and' 'and_ln49_4' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2055 [1/1] (2.43ns)   --->   "%icmp_ln55_4 = icmp_slt  i17 %northwest_4, i17 %west_36" [max_loop/lsal.cpp:55]   --->   Operation 2055 'icmp' 'icmp_ln55_4' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2056 [1/2] (3.25ns)   --->   "%database_buff_4_load_5 = load i14 %database_buff_4_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2056 'load' 'database_buff_4_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2057 [1/2] (3.25ns)   --->   "%database_buff_6_load_5 = load i14 %database_buff_6_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2057 'load' 'database_buff_6_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2058 [1/2] (3.25ns)   --->   "%database_buff_7_load_5 = load i14 %database_buff_7_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2058 'load' 'database_buff_7_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2059 [1/2] (3.25ns)   --->   "%database_buff_1_load_5 = load i14 %database_buff_1_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2059 'load' 'database_buff_1_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_32)   --->   "%select_ln41_28 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_5, i8 %database_buff_2_load_5" [max_loop/lsal.cpp:41]   --->   Operation 2060 'select' 'select_ln41_28' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2061 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_29 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_5, i8 %database_buff_0_load_5" [max_loop/lsal.cpp:41]   --->   Operation 2061 'select' 'select_ln41_29' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_33)   --->   "%select_ln41_30 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_5, i8 %database_buff_6_load_5" [max_loop/lsal.cpp:41]   --->   Operation 2062 'select' 'select_ln41_30' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2063 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_31 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_5, i8 %database_buff_4_load_5" [max_loop/lsal.cpp:41]   --->   Operation 2063 'select' 'select_ln41_31' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2064 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_32 = select i1 %or_ln41, i8 %select_ln41_28, i8 %select_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 2064 'select' 'select_ln41_32' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2065 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_33 = select i1 %or_ln41_2, i8 %select_ln41_30, i8 %select_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 2065 'select' 'select_ln41_33' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2066 [1/2] (3.25ns)   --->   "%database_buff_6_load_6 = load i14 %database_buff_6_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2066 'load' 'database_buff_6_load_6' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2067 [1/2] (3.25ns)   --->   "%database_buff_7_load_6 = load i14 %database_buff_7_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2067 'load' 'database_buff_7_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2068 [1/2] (3.25ns)   --->   "%database_buff_1_load_6 = load i14 %database_buff_1_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2068 'load' 'database_buff_1_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2069 [1/2] (3.25ns)   --->   "%database_buff_4_load_6 = load i14 %database_buff_4_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2069 'load' 'database_buff_4_load_6' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_39)   --->   "%select_ln41_35 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_6, i8 %database_buff_3_load_6" [max_loop/lsal.cpp:41]   --->   Operation 2070 'select' 'select_ln41_35' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2071 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_36 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_6, i8 %database_buff_1_load_6" [max_loop/lsal.cpp:41]   --->   Operation 2071 'select' 'select_ln41_36' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_40)   --->   "%select_ln41_37 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_6, i8 %database_buff_7_load_6" [max_loop/lsal.cpp:41]   --->   Operation 2072 'select' 'select_ln41_37' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2073 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_38 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_6, i8 %database_buff_5_load_6" [max_loop/lsal.cpp:41]   --->   Operation 2073 'select' 'select_ln41_38' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2074 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_39 = select i1 %or_ln41, i8 %select_ln41_35, i8 %select_ln41_36" [max_loop/lsal.cpp:41]   --->   Operation 2074 'select' 'select_ln41_39' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2075 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_40 = select i1 %or_ln41_2, i8 %select_ln41_37, i8 %select_ln41_38" [max_loop/lsal.cpp:41]   --->   Operation 2075 'select' 'select_ln41_40' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2076 [1/1] (0.00ns)   --->   "%database_buff_7_addr_8 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 2076 'getelementptr' 'database_buff_7_addr_8' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_27 : Operation 2077 [1/1] (0.00ns)   --->   "%database_buff_1_addr_8 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 2077 'getelementptr' 'database_buff_1_addr_8' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_27 : Operation 2078 [1/1] (0.00ns)   --->   "%database_buff_4_addr_8 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 2078 'getelementptr' 'database_buff_4_addr_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_27 : Operation 2079 [1/1] (0.00ns)   --->   "%database_buff_6_addr_8 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 2079 'getelementptr' 'database_buff_6_addr_8' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_27 : Operation 2080 [2/2] (3.25ns)   --->   "%database_buff_6_load_7 = load i14 %database_buff_6_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 2080 'load' 'database_buff_6_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2081 [2/2] (3.25ns)   --->   "%database_buff_7_load_7 = load i14 %database_buff_7_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 2081 'load' 'database_buff_7_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2082 [2/2] (3.25ns)   --->   "%database_buff_1_load_7 = load i14 %database_buff_1_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 2082 'load' 'database_buff_1_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2083 [2/2] (3.25ns)   --->   "%database_buff_4_load_7 = load i14 %database_buff_4_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 2083 'load' 'database_buff_4_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2084 [1/1] (0.00ns)   --->   "%database_buff_1_addr_9 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 2084 'getelementptr' 'database_buff_1_addr_9' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_27 : Operation 2085 [1/1] (0.00ns)   --->   "%database_buff_4_addr_9 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 2085 'getelementptr' 'database_buff_4_addr_9' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_27 : Operation 2086 [1/1] (0.00ns)   --->   "%database_buff_6_addr_9 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 2086 'getelementptr' 'database_buff_6_addr_9' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_27 : Operation 2087 [1/1] (0.00ns)   --->   "%database_buff_7_addr_9 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 2087 'getelementptr' 'database_buff_7_addr_9' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_27 : Operation 2088 [2/2] (3.25ns)   --->   "%database_buff_7_load_8 = load i14 %database_buff_7_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 2088 'load' 'database_buff_7_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2089 [2/2] (3.25ns)   --->   "%database_buff_1_load_8 = load i14 %database_buff_1_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 2089 'load' 'database_buff_1_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2090 [2/2] (3.25ns)   --->   "%database_buff_4_load_8 = load i14 %database_buff_4_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 2090 'load' 'database_buff_4_load_8' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2091 [2/2] (3.25ns)   --->   "%database_buff_6_load_8 = load i14 %database_buff_6_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 2091 'load' 'database_buff_6_load_8' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_27 : Operation 2092 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %k, i5 0" [max_loop/lsal.cpp:76]   --->   Operation 2092 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2093 [2/2] (3.25ns)   --->   "%direction_buff_1_load_2 = load i2 %direction_buff_1_addr_2"   --->   Operation 2093 'load' 'direction_buff_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2094 [2/2] (3.25ns)   --->   "%direction_buff_2_load_2 = load i2 %direction_buff_2_addr_2"   --->   Operation 2094 'load' 'direction_buff_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2095 [2/2] (3.25ns)   --->   "%direction_buff_3_load_2 = load i2 %direction_buff_3_addr_2"   --->   Operation 2095 'load' 'direction_buff_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2096 [1/2] (3.25ns)   --->   "%direction_buff_2_load_3 = load i2 %direction_buff_2_addr_3"   --->   Operation 2096 'load' 'direction_buff_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2097 [1/1] (0.00ns)   --->   "%direction_buff_2_load_3_cast = zext i2 %direction_buff_2_load_3"   --->   Operation 2097 'zext' 'direction_buff_2_load_3_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2098 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2697 = or i22 %shl_ln1, i22 26" [max_loop/lsal.cpp:76]   --->   Operation 2098 'or' 'arrayidx54_sum_2697' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2099 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2697_cast = zext i22 %arrayidx54_sum_2697" [max_loop/lsal.cpp:76]   --->   Operation 2099 'zext' 'arrayidx54_sum_2697_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2100 [1/1] (0.00ns)   --->   "%direction_matrix_addr_26 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2697_cast" [max_loop/lsal.cpp:76]   --->   Operation 2100 'getelementptr' 'direction_matrix_addr_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2101 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_2_load_3_cast, i22 %direction_matrix_addr_26" [max_loop/lsal.cpp:76]   --->   Operation 2101 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_27 : Operation 2102 [1/2] (3.25ns)   --->   "%direction_buff_6_load_3 = load i2 %direction_buff_6_addr_3"   --->   Operation 2102 'load' 'direction_buff_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2103 [1/1] (0.00ns)   --->   "%direction_buff_6_load_3_cast = zext i2 %direction_buff_6_load_3"   --->   Operation 2103 'zext' 'direction_buff_6_load_3_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2104 [1/1] (0.00ns)   --->   "%arrayidx54_sum_30101 = or i22 %shl_ln1, i22 30" [max_loop/lsal.cpp:76]   --->   Operation 2104 'or' 'arrayidx54_sum_30101' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2105 [1/1] (0.00ns)   --->   "%arrayidx54_sum_30101_cast = zext i22 %arrayidx54_sum_30101" [max_loop/lsal.cpp:76]   --->   Operation 2105 'zext' 'arrayidx54_sum_30101_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2106 [1/1] (0.00ns)   --->   "%direction_matrix_addr_30 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_30101_cast" [max_loop/lsal.cpp:76]   --->   Operation 2106 'getelementptr' 'direction_matrix_addr_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 2107 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_6_load_3_cast, i22 %direction_matrix_addr_30" [max_loop/lsal.cpp:76]   --->   Operation 2107 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_27 : Operation 2108 [2/2] (3.25ns)   --->   "%direction_buff_7_load_3 = load i2 %direction_buff_7_addr_3"   --->   Operation 2108 'load' 'direction_buff_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_27 : Operation 2109 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_1, i2 %diag_array_2_1_addr_1" [max_loop/lsal.cpp:65]   --->   Operation 2109 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_27 : Operation 2110 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_2, i2 %diag_array_2_2_addr_1" [max_loop/lsal.cpp:65]   --->   Operation 2110 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 28 <SV = 17> <Delay = 7.24>
ST_28 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node max_value_11)   --->   "%select_ln49_6 = select i1 %and_ln49_3, i17 %west_35, i17 %west_34" [max_loop/lsal.cpp:49]   --->   Operation 2111 'select' 'select_ln49_6' <Predicate = (!icmp_ln37 & icmp_ln49_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node direction_7)   --->   "%select_ln49_7 = select i1 %and_ln49_3, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2112 'select' 'select_ln49_7' <Predicate = (!icmp_ln37 & icmp_ln49_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2113 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_10 = select i1 %icmp_ln55_3, i17 %west_35, i17 %northwest_3" [max_loop/lsal.cpp:58]   --->   Operation 2113 'select' 'max_value_10' <Predicate = (!icmp_ln37 & !icmp_ln49_6)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node direction_7)   --->   "%direction_6 = select i1 %icmp_ln55_3, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2114 'select' 'direction_6' <Predicate = (!icmp_ln37 & !icmp_ln49_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2115 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_11 = select i1 %icmp_ln49_6, i17 %select_ln49_6, i17 %max_value_10" [max_loop/lsal.cpp:49]   --->   Operation 2115 'select' 'max_value_11' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2116 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_7 = select i1 %icmp_ln49_6, i2 %select_ln49_7, i2 %direction_6" [max_loop/lsal.cpp:49]   --->   Operation 2116 'select' 'direction_7' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2117 [1/1] (2.43ns)   --->   "%icmp_ln63_3 = icmp_sgt  i17 %max_value_11, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2117 'icmp' 'icmp_ln63_3' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2118 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_3, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2118 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2119 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_3_addr" [max_loop/lsal.cpp:67]   --->   Operation 2119 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2120 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2120 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_3)> <Delay = 1.58>
ST_28 : Operation 2121 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_7, i2 %direction_buff_3_addr" [max_loop/lsal.cpp:64]   --->   Operation 2121 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2122 [1/1] (0.00ns)   --->   "%trunc_ln65_3 = trunc i17 %max_value_11" [max_loop/lsal.cpp:65]   --->   Operation 2122 'trunc' 'trunc_ln65_3' <Predicate = (!icmp_ln37 & icmp_ln63_3)> <Delay = 0.00>
ST_28 : Operation 2123 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2123 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_3)> <Delay = 1.58>
ST_28 : Operation 2124 [1/1] (0.00ns)   --->   "%diag_array_3_load_3 = phi i16 0, void, i16 %trunc_ln65_3, void" [max_loop/lsal.cpp:65]   --->   Operation 2124 'phi' 'diag_array_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2125 [1/1] (2.43ns)   --->   "%icmp_ln71_3 = icmp_sgt  i17 %max_value_11, i17 %max_value_arr_3_load" [max_loop/lsal.cpp:71]   --->   Operation 2125 'icmp' 'icmp_ln71_3' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2126 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_3, void %._crit_edge37_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2126 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2127 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_11, i2 %max_value_arr_3_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2127 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_28 : Operation 2128 [1/1] (0.00ns)   --->   "%shl_ln73_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_2, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2128 'bitconcatenate' 'shl_ln73_3' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 0.00>
ST_28 : Operation 2129 [1/1] (0.00ns)   --->   "%or_ln73_3 = or i22 %shl_ln73_3, i22 28" [max_loop/lsal.cpp:73]   --->   Operation 2129 'or' 'or_ln73_3' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 0.00>
ST_28 : Operation 2130 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_3, i2 %max_index_arr_3_addr" [max_loop/lsal.cpp:73]   --->   Operation 2130 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 2131 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge37_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2131 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 0.00>
ST_28 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node max_value_14)   --->   "%select_ln49_8 = select i1 %and_ln49_4, i17 %west_36, i17 %west_35" [max_loop/lsal.cpp:49]   --->   Operation 2132 'select' 'select_ln49_8' <Predicate = (!icmp_ln37 & icmp_ln49_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node direction_9)   --->   "%select_ln49_9 = select i1 %and_ln49_4, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2133 'select' 'select_ln49_9' <Predicate = (!icmp_ln37 & icmp_ln49_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2134 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_13 = select i1 %icmp_ln55_4, i17 %west_36, i17 %northwest_4" [max_loop/lsal.cpp:58]   --->   Operation 2134 'select' 'max_value_13' <Predicate = (!icmp_ln37 & !icmp_ln49_8)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node direction_9)   --->   "%direction_8 = select i1 %icmp_ln55_4, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2135 'select' 'direction_8' <Predicate = (!icmp_ln37 & !icmp_ln49_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2136 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_14 = select i1 %icmp_ln49_8, i17 %select_ln49_8, i17 %max_value_13" [max_loop/lsal.cpp:49]   --->   Operation 2136 'select' 'max_value_14' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2137 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_9 = select i1 %icmp_ln49_8, i2 %select_ln49_9, i2 %direction_8" [max_loop/lsal.cpp:49]   --->   Operation 2137 'select' 'direction_9' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2138 [1/1] (2.43ns)   --->   "%icmp_ln63_4 = icmp_sgt  i17 %max_value_14, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2138 'icmp' 'icmp_ln63_4' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2139 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_4, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2139 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2140 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_4_addr" [max_loop/lsal.cpp:67]   --->   Operation 2140 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2141 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2141 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_4)> <Delay = 1.58>
ST_28 : Operation 2142 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_9, i2 %direction_buff_4_addr" [max_loop/lsal.cpp:64]   --->   Operation 2142 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2143 [1/1] (0.00ns)   --->   "%trunc_ln65_4 = trunc i17 %max_value_14" [max_loop/lsal.cpp:65]   --->   Operation 2143 'trunc' 'trunc_ln65_4' <Predicate = (!icmp_ln37 & icmp_ln63_4)> <Delay = 0.00>
ST_28 : Operation 2144 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2144 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_4)> <Delay = 1.58>
ST_28 : Operation 2145 [1/1] (0.00ns)   --->   "%diag_array_3_load_4 = phi i16 0, void, i16 %trunc_ln65_4, void" [max_loop/lsal.cpp:65]   --->   Operation 2145 'phi' 'diag_array_3_load_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2146 [1/1] (2.43ns)   --->   "%icmp_ln71_4 = icmp_sgt  i17 %max_value_14, i17 %max_value_arr_4_load" [max_loop/lsal.cpp:71]   --->   Operation 2146 'icmp' 'icmp_ln71_4' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2147 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_4, void %._crit_edge39_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2147 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2148 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_14, i2 %max_value_arr_4_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2148 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_28 : Operation 2149 [1/1] (0.00ns)   --->   "%shl_ln73_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_3, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2149 'bitconcatenate' 'shl_ln73_4' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 0.00>
ST_28 : Operation 2150 [1/1] (0.00ns)   --->   "%or_ln73_4 = or i22 %shl_ln73_4, i22 27" [max_loop/lsal.cpp:73]   --->   Operation 2150 'or' 'or_ln73_4' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 0.00>
ST_28 : Operation 2151 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_4, i2 %max_index_arr_4_addr" [max_loop/lsal.cpp:73]   --->   Operation 2151 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 2152 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge39_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2152 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 0.00>
ST_28 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_5)   --->   "%select_ln41_34 = select i1 %or_ln41_3, i8 %select_ln41_32, i8 %select_ln41_33" [max_loop/lsal.cpp:41]   --->   Operation 2153 'select' 'select_ln41_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2154 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_5 = icmp_eq  i8 %querry_buff_2_load, i8 %select_ln41_34" [max_loop/lsal.cpp:41]   --->   Operation 2154 'icmp' 'icmp_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node northwest_5)   --->   "%select_ln43_5 = select i1 %icmp_ln41_5, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2155 'select' 'select_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node northwest_5)   --->   "%sext_ln43_5 = sext i16 %diag_array_1_6_load" [max_loop/lsal.cpp:43]   --->   Operation 2156 'sext' 'sext_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2157 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_5 = add i17 %select_ln43_5, i17 %sext_ln43_5" [max_loop/lsal.cpp:43]   --->   Operation 2157 'add' 'northwest_5' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln44_5 = sext i16 %diag_array_2_6_load" [max_loop/lsal.cpp:44]   --->   Operation 2158 'sext' 'sext_ln44_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2159 [1/1] (2.07ns)   --->   "%west_37 = add i17 %sext_ln44_5, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2159 'add' 'west_37' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2160 [1/1] (2.43ns)   --->   "%icmp_ln49_10 = icmp_slt  i17 %northwest_5, i17 %west_36" [max_loop/lsal.cpp:49]   --->   Operation 2160 'icmp' 'icmp_ln49_10' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2161 [1/1] (2.43ns)   --->   "%icmp_ln49_11 = icmp_slt  i17 %west_36, i17 %west_37" [max_loop/lsal.cpp:49]   --->   Operation 2161 'icmp' 'icmp_ln49_11' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2162 [1/1] (0.97ns)   --->   "%and_ln49_5 = and i1 %icmp_ln49_10, i1 %icmp_ln49_11" [max_loop/lsal.cpp:49]   --->   Operation 2162 'and' 'and_ln49_5' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2163 [1/1] (2.43ns)   --->   "%icmp_ln55_5 = icmp_slt  i17 %northwest_5, i17 %west_37" [max_loop/lsal.cpp:55]   --->   Operation 2163 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_6)   --->   "%select_ln41_41 = select i1 %or_ln41_3, i8 %select_ln41_39, i8 %select_ln41_40" [max_loop/lsal.cpp:41]   --->   Operation 2164 'select' 'select_ln41_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2165 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_6 = icmp_eq  i8 %querry_buff_1_load, i8 %select_ln41_41" [max_loop/lsal.cpp:41]   --->   Operation 2165 'icmp' 'icmp_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node northwest_6)   --->   "%select_ln43_6 = select i1 %icmp_ln41_6, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2166 'select' 'select_ln43_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node northwest_6)   --->   "%sext_ln43_6 = sext i16 %diag_array_1_7_load" [max_loop/lsal.cpp:43]   --->   Operation 2167 'sext' 'sext_ln43_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2168 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_6 = add i17 %select_ln43_6, i17 %sext_ln43_6" [max_loop/lsal.cpp:43]   --->   Operation 2168 'add' 'northwest_6' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln44_6 = sext i16 %diag_array_2_7_load" [max_loop/lsal.cpp:44]   --->   Operation 2169 'sext' 'sext_ln44_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2170 [1/1] (2.07ns)   --->   "%west_38 = add i17 %sext_ln44_6, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2170 'add' 'west_38' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2171 [1/1] (2.43ns)   --->   "%icmp_ln49_12 = icmp_slt  i17 %northwest_6, i17 %west_37" [max_loop/lsal.cpp:49]   --->   Operation 2171 'icmp' 'icmp_ln49_12' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2172 [1/1] (2.43ns)   --->   "%icmp_ln49_13 = icmp_slt  i17 %west_37, i17 %west_38" [max_loop/lsal.cpp:49]   --->   Operation 2172 'icmp' 'icmp_ln49_13' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2173 [1/1] (0.97ns)   --->   "%and_ln49_6 = and i1 %icmp_ln49_12, i1 %icmp_ln49_13" [max_loop/lsal.cpp:49]   --->   Operation 2173 'and' 'and_ln49_6' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2174 [1/1] (2.43ns)   --->   "%icmp_ln55_6 = icmp_slt  i17 %northwest_6, i17 %west_38" [max_loop/lsal.cpp:55]   --->   Operation 2174 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2175 [1/2] (3.25ns)   --->   "%database_buff_6_load_7 = load i14 %database_buff_6_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 2175 'load' 'database_buff_6_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2176 [1/2] (3.25ns)   --->   "%database_buff_7_load_7 = load i14 %database_buff_7_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 2176 'load' 'database_buff_7_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2177 [1/2] (3.25ns)   --->   "%database_buff_1_load_7 = load i14 %database_buff_1_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 2177 'load' 'database_buff_1_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2178 [1/2] (3.25ns)   --->   "%database_buff_4_load_7 = load i14 %database_buff_4_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 2178 'load' 'database_buff_4_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_46)   --->   "%select_ln41_42 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_7, i8 %database_buff_4_load_7" [max_loop/lsal.cpp:41]   --->   Operation 2179 'select' 'select_ln41_42' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_47)   --->   "%select_ln41_44 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_7, i8 %database_buff_0_load_7" [max_loop/lsal.cpp:41]   --->   Operation 2180 'select' 'select_ln41_44' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2181 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_45 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_7, i8 %database_buff_6_load_7" [max_loop/lsal.cpp:41]   --->   Operation 2181 'select' 'select_ln41_45' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2182 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_46 = select i1 %or_ln41, i8 %select_ln41_42, i8 %select_ln41_43" [max_loop/lsal.cpp:41]   --->   Operation 2182 'select' 'select_ln41_46' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2183 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_47 = select i1 %or_ln41_2, i8 %select_ln41_44, i8 %select_ln41_45" [max_loop/lsal.cpp:41]   --->   Operation 2183 'select' 'select_ln41_47' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2184 [1/2] (3.25ns)   --->   "%database_buff_7_load_8 = load i14 %database_buff_7_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 2184 'load' 'database_buff_7_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2185 [1/2] (3.25ns)   --->   "%database_buff_1_load_8 = load i14 %database_buff_1_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 2185 'load' 'database_buff_1_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2186 [1/2] (3.25ns)   --->   "%database_buff_4_load_8 = load i14 %database_buff_4_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 2186 'load' 'database_buff_4_load_8' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2187 [1/2] (3.25ns)   --->   "%database_buff_6_load_8 = load i14 %database_buff_6_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 2187 'load' 'database_buff_6_load_8' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_53)   --->   "%select_ln41_49 = select i1 %icmp_ln41_38, i8 %database_buff_6_load_8, i8 %database_buff_5_load_8" [max_loop/lsal.cpp:41]   --->   Operation 2188 'select' 'select_ln41_49' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2189 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_50 = select i1 %icmp_ln41_36, i8 %database_buff_4_load_8, i8 %database_buff_3_load_8" [max_loop/lsal.cpp:41]   --->   Operation 2189 'select' 'select_ln41_50' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_54)   --->   "%select_ln41_51 = select i1 %icmp_ln41_34, i8 %database_buff_2_load_8, i8 %database_buff_1_load_8" [max_loop/lsal.cpp:41]   --->   Operation 2190 'select' 'select_ln41_51' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2191 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_52 = select i1 %icmp_ln41_32, i8 %database_buff_0_load_8, i8 %database_buff_7_load_8" [max_loop/lsal.cpp:41]   --->   Operation 2191 'select' 'select_ln41_52' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2192 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_53 = select i1 %or_ln41, i8 %select_ln41_49, i8 %select_ln41_50" [max_loop/lsal.cpp:41]   --->   Operation 2192 'select' 'select_ln41_53' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2193 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_54 = select i1 %or_ln41_2, i8 %select_ln41_51, i8 %select_ln41_52" [max_loop/lsal.cpp:41]   --->   Operation 2193 'select' 'select_ln41_54' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2194 [1/1] (0.00ns)   --->   "%database_buff_1_addr_10 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 2194 'getelementptr' 'database_buff_1_addr_10' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_28 : Operation 2195 [1/1] (0.00ns)   --->   "%database_buff_4_addr_10 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 2195 'getelementptr' 'database_buff_4_addr_10' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_28 : Operation 2196 [1/1] (0.00ns)   --->   "%database_buff_6_addr_10 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 2196 'getelementptr' 'database_buff_6_addr_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_28 : Operation 2197 [1/1] (0.00ns)   --->   "%database_buff_7_addr_10 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 2197 'getelementptr' 'database_buff_7_addr_10' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_28 : Operation 2198 [2/2] (3.25ns)   --->   "%database_buff_1_load_9 = load i14 %database_buff_1_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2198 'load' 'database_buff_1_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2199 [2/2] (3.25ns)   --->   "%database_buff_4_load_9 = load i14 %database_buff_4_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2199 'load' 'database_buff_4_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2200 [2/2] (3.25ns)   --->   "%database_buff_6_load_9 = load i14 %database_buff_6_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2200 'load' 'database_buff_6_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2201 [2/2] (3.25ns)   --->   "%database_buff_7_load_9 = load i14 %database_buff_7_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2201 'load' 'database_buff_7_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2202 [1/1] (0.00ns)   --->   "%database_buff_4_addr_11 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 2202 'getelementptr' 'database_buff_4_addr_11' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_28 : Operation 2203 [1/1] (0.00ns)   --->   "%database_buff_6_addr_11 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 2203 'getelementptr' 'database_buff_6_addr_11' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_28 : Operation 2204 [1/1] (0.00ns)   --->   "%database_buff_7_addr_11 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 2204 'getelementptr' 'database_buff_7_addr_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_28 : Operation 2205 [1/1] (0.00ns)   --->   "%database_buff_1_addr_11 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 2205 'getelementptr' 'database_buff_1_addr_11' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_28 : Operation 2206 [2/2] (3.25ns)   --->   "%database_buff_1_load_10 = load i14 %database_buff_1_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2206 'load' 'database_buff_1_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2207 [2/2] (3.25ns)   --->   "%database_buff_4_load_10 = load i14 %database_buff_4_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2207 'load' 'database_buff_4_load_10' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2208 [2/2] (3.25ns)   --->   "%database_buff_6_load_10 = load i14 %database_buff_6_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2208 'load' 'database_buff_6_load_10' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2209 [2/2] (3.25ns)   --->   "%database_buff_7_load_10 = load i14 %database_buff_7_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2209 'load' 'database_buff_7_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_28 : Operation 2210 [2/2] (3.25ns)   --->   "%direction_buff_1_load = load i2 %direction_buff_1_addr"   --->   Operation 2210 'load' 'direction_buff_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2211 [2/2] (3.25ns)   --->   "%direction_buff_2_load = load i2 %direction_buff_2_addr"   --->   Operation 2211 'load' 'direction_buff_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2212 [1/2] (3.25ns)   --->   "%direction_buff_1_load_2 = load i2 %direction_buff_1_addr_2"   --->   Operation 2212 'load' 'direction_buff_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2213 [1/1] (0.00ns)   --->   "%direction_buff_1_load_2_cast = zext i2 %direction_buff_1_load_2"   --->   Operation 2213 'zext' 'direction_buff_1_load_2_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2214 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1788 = or i22 %shl_ln1, i22 17" [max_loop/lsal.cpp:76]   --->   Operation 2214 'or' 'arrayidx54_sum_1788' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2215 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1788_cast = zext i22 %arrayidx54_sum_1788" [max_loop/lsal.cpp:76]   --->   Operation 2215 'zext' 'arrayidx54_sum_1788_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2216 [1/1] (0.00ns)   --->   "%direction_matrix_addr_17 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1788_cast" [max_loop/lsal.cpp:76]   --->   Operation 2216 'getelementptr' 'direction_matrix_addr_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2217 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_1_load_2_cast, i22 %direction_matrix_addr_17" [max_loop/lsal.cpp:76]   --->   Operation 2217 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_28 : Operation 2218 [1/2] (3.25ns)   --->   "%direction_buff_2_load_2 = load i2 %direction_buff_2_addr_2"   --->   Operation 2218 'load' 'direction_buff_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2219 [1/1] (0.00ns)   --->   "%direction_buff_2_load_2_cast = zext i2 %direction_buff_2_load_2"   --->   Operation 2219 'zext' 'direction_buff_2_load_2_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2220 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1889 = or i22 %shl_ln1, i22 18" [max_loop/lsal.cpp:76]   --->   Operation 2220 'or' 'arrayidx54_sum_1889' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2221 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1889_cast = zext i22 %arrayidx54_sum_1889" [max_loop/lsal.cpp:76]   --->   Operation 2221 'zext' 'arrayidx54_sum_1889_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2222 [1/1] (0.00ns)   --->   "%direction_matrix_addr_18 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1889_cast" [max_loop/lsal.cpp:76]   --->   Operation 2222 'getelementptr' 'direction_matrix_addr_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 2223 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_2_load_2_cast, i22 %direction_matrix_addr_18" [max_loop/lsal.cpp:76]   --->   Operation 2223 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_28 : Operation 2224 [1/2] (3.25ns)   --->   "%direction_buff_3_load_2 = load i2 %direction_buff_3_addr_2"   --->   Operation 2224 'load' 'direction_buff_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2225 [1/2] (3.25ns)   --->   "%direction_buff_7_load_3 = load i2 %direction_buff_7_addr_3"   --->   Operation 2225 'load' 'direction_buff_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_28 : Operation 2226 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_3, i2 %diag_array_2_3_addr_1" [max_loop/lsal.cpp:65]   --->   Operation 2226 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_28 : Operation 2227 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_4, i2 %diag_array_2_4_addr_1" [max_loop/lsal.cpp:65]   --->   Operation 2227 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 29 <SV = 18> <Delay = 7.24>
ST_29 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node max_value_17)   --->   "%select_ln49_10 = select i1 %and_ln49_5, i17 %west_37, i17 %west_36" [max_loop/lsal.cpp:49]   --->   Operation 2228 'select' 'select_ln49_10' <Predicate = (!icmp_ln37 & icmp_ln49_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node direction_11)   --->   "%select_ln49_11 = select i1 %and_ln49_5, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2229 'select' 'select_ln49_11' <Predicate = (!icmp_ln37 & icmp_ln49_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2230 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_16 = select i1 %icmp_ln55_5, i17 %west_37, i17 %northwest_5" [max_loop/lsal.cpp:58]   --->   Operation 2230 'select' 'max_value_16' <Predicate = (!icmp_ln37 & !icmp_ln49_10)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node direction_11)   --->   "%direction_10 = select i1 %icmp_ln55_5, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2231 'select' 'direction_10' <Predicate = (!icmp_ln37 & !icmp_ln49_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2232 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_17 = select i1 %icmp_ln49_10, i17 %select_ln49_10, i17 %max_value_16" [max_loop/lsal.cpp:49]   --->   Operation 2232 'select' 'max_value_17' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2233 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_11 = select i1 %icmp_ln49_10, i2 %select_ln49_11, i2 %direction_10" [max_loop/lsal.cpp:49]   --->   Operation 2233 'select' 'direction_11' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2234 [1/1] (2.43ns)   --->   "%icmp_ln63_5 = icmp_sgt  i17 %max_value_17, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2234 'icmp' 'icmp_ln63_5' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2235 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_5, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2235 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2236 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_5_addr" [max_loop/lsal.cpp:67]   --->   Operation 2236 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_29 : Operation 2237 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2237 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_5)> <Delay = 1.58>
ST_29 : Operation 2238 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_11, i2 %direction_buff_5_addr" [max_loop/lsal.cpp:64]   --->   Operation 2238 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_29 : Operation 2239 [1/1] (0.00ns)   --->   "%trunc_ln65_5 = trunc i17 %max_value_17" [max_loop/lsal.cpp:65]   --->   Operation 2239 'trunc' 'trunc_ln65_5' <Predicate = (!icmp_ln37 & icmp_ln63_5)> <Delay = 0.00>
ST_29 : Operation 2240 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2240 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_5)> <Delay = 1.58>
ST_29 : Operation 2241 [1/1] (0.00ns)   --->   "%diag_array_3_load_5 = phi i16 0, void, i16 %trunc_ln65_5, void" [max_loop/lsal.cpp:65]   --->   Operation 2241 'phi' 'diag_array_3_load_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2242 [1/1] (2.43ns)   --->   "%icmp_ln71_5 = icmp_sgt  i17 %max_value_17, i17 %max_value_arr_5_load" [max_loop/lsal.cpp:71]   --->   Operation 2242 'icmp' 'icmp_ln71_5' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2243 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_5, void %._crit_edge41_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2243 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2244 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_17, i2 %max_value_arr_5_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2244 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_29 : Operation 2245 [1/1] (0.00ns)   --->   "%shl_ln73_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_4, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2245 'bitconcatenate' 'shl_ln73_5' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 0.00>
ST_29 : Operation 2246 [1/1] (0.00ns)   --->   "%or_ln73_5 = or i22 %shl_ln73_5, i22 26" [max_loop/lsal.cpp:73]   --->   Operation 2246 'or' 'or_ln73_5' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 0.00>
ST_29 : Operation 2247 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_5, i2 %max_index_arr_5_addr" [max_loop/lsal.cpp:73]   --->   Operation 2247 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_29 : Operation 2248 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge41_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2248 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 0.00>
ST_29 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node max_value_20)   --->   "%select_ln49_12 = select i1 %and_ln49_6, i17 %west_38, i17 %west_37" [max_loop/lsal.cpp:49]   --->   Operation 2249 'select' 'select_ln49_12' <Predicate = (!icmp_ln37 & icmp_ln49_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node direction_13)   --->   "%select_ln49_13 = select i1 %and_ln49_6, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2250 'select' 'select_ln49_13' <Predicate = (!icmp_ln37 & icmp_ln49_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2251 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_19 = select i1 %icmp_ln55_6, i17 %west_38, i17 %northwest_6" [max_loop/lsal.cpp:58]   --->   Operation 2251 'select' 'max_value_19' <Predicate = (!icmp_ln37 & !icmp_ln49_12)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node direction_13)   --->   "%direction_12 = select i1 %icmp_ln55_6, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2252 'select' 'direction_12' <Predicate = (!icmp_ln37 & !icmp_ln49_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2253 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_20 = select i1 %icmp_ln49_12, i17 %select_ln49_12, i17 %max_value_19" [max_loop/lsal.cpp:49]   --->   Operation 2253 'select' 'max_value_20' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2254 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_13 = select i1 %icmp_ln49_12, i2 %select_ln49_13, i2 %direction_12" [max_loop/lsal.cpp:49]   --->   Operation 2254 'select' 'direction_13' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2255 [1/1] (2.43ns)   --->   "%icmp_ln63_6 = icmp_sgt  i17 %max_value_20, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2255 'icmp' 'icmp_ln63_6' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2256 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_6, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2256 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2257 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_6_addr" [max_loop/lsal.cpp:67]   --->   Operation 2257 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_29 : Operation 2258 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2258 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_6)> <Delay = 1.58>
ST_29 : Operation 2259 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_13, i2 %direction_buff_6_addr" [max_loop/lsal.cpp:64]   --->   Operation 2259 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_29 : Operation 2260 [1/1] (0.00ns)   --->   "%trunc_ln65_6 = trunc i17 %max_value_20" [max_loop/lsal.cpp:65]   --->   Operation 2260 'trunc' 'trunc_ln65_6' <Predicate = (!icmp_ln37 & icmp_ln63_6)> <Delay = 0.00>
ST_29 : Operation 2261 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2261 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_6)> <Delay = 1.58>
ST_29 : Operation 2262 [1/1] (0.00ns)   --->   "%diag_array_3_load_6 = phi i16 0, void, i16 %trunc_ln65_6, void" [max_loop/lsal.cpp:65]   --->   Operation 2262 'phi' 'diag_array_3_load_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2263 [1/1] (2.43ns)   --->   "%icmp_ln71_6 = icmp_sgt  i17 %max_value_20, i17 %max_value_arr_6_load" [max_loop/lsal.cpp:71]   --->   Operation 2263 'icmp' 'icmp_ln71_6' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2264 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_6, void %._crit_edge43_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2264 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2265 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_20, i2 %max_value_arr_6_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2265 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_29 : Operation 2266 [1/1] (0.00ns)   --->   "%shl_ln73_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_5, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2266 'bitconcatenate' 'shl_ln73_6' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 0.00>
ST_29 : Operation 2267 [1/1] (0.00ns)   --->   "%or_ln73_6 = or i22 %shl_ln73_6, i22 25" [max_loop/lsal.cpp:73]   --->   Operation 2267 'or' 'or_ln73_6' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 0.00>
ST_29 : Operation 2268 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_6, i2 %max_index_arr_6_addr" [max_loop/lsal.cpp:73]   --->   Operation 2268 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_29 : Operation 2269 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge43_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2269 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 0.00>
ST_29 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_7)   --->   "%select_ln41_48 = select i1 %or_ln41_3, i8 %select_ln41_46, i8 %select_ln41_47" [max_loop/lsal.cpp:41]   --->   Operation 2270 'select' 'select_ln41_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2271 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_7 = icmp_eq  i8 %querry_buff_0_load, i8 %select_ln41_48" [max_loop/lsal.cpp:41]   --->   Operation 2271 'icmp' 'icmp_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node northwest_7)   --->   "%select_ln43_7 = select i1 %icmp_ln41_7, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2272 'select' 'select_ln43_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node northwest_7)   --->   "%sext_ln43_7 = sext i16 %diag_array_1_0_load" [max_loop/lsal.cpp:43]   --->   Operation 2273 'sext' 'sext_ln43_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2274 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_7 = add i17 %select_ln43_7, i17 %sext_ln43_7" [max_loop/lsal.cpp:43]   --->   Operation 2274 'add' 'northwest_7' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln44_7 = sext i16 %diag_array_2_0_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2275 'sext' 'sext_ln44_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2276 [1/1] (2.07ns)   --->   "%west_39 = add i17 %sext_ln44_7, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2276 'add' 'west_39' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2277 [1/1] (2.43ns)   --->   "%icmp_ln49_14 = icmp_slt  i17 %northwest_7, i17 %west_38" [max_loop/lsal.cpp:49]   --->   Operation 2277 'icmp' 'icmp_ln49_14' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2278 [1/1] (2.43ns)   --->   "%icmp_ln49_15 = icmp_slt  i17 %west_38, i17 %west_39" [max_loop/lsal.cpp:49]   --->   Operation 2278 'icmp' 'icmp_ln49_15' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2279 [1/1] (0.97ns)   --->   "%and_ln49_7 = and i1 %icmp_ln49_14, i1 %icmp_ln49_15" [max_loop/lsal.cpp:49]   --->   Operation 2279 'and' 'and_ln49_7' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2280 [1/1] (2.43ns)   --->   "%icmp_ln55_7 = icmp_slt  i17 %northwest_7, i17 %west_39" [max_loop/lsal.cpp:55]   --->   Operation 2280 'icmp' 'icmp_ln55_7' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_8)   --->   "%select_ln41_55 = select i1 %or_ln41_3, i8 %select_ln41_53, i8 %select_ln41_54" [max_loop/lsal.cpp:41]   --->   Operation 2281 'select' 'select_ln41_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2282 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_8 = icmp_eq  i8 %querry_buff_7_load_1, i8 %select_ln41_55" [max_loop/lsal.cpp:41]   --->   Operation 2282 'icmp' 'icmp_ln41_8' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node northwest_8)   --->   "%select_ln43_8 = select i1 %icmp_ln41_8, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2283 'select' 'select_ln43_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node northwest_8)   --->   "%sext_ln43_8 = sext i16 %diag_array_1_1_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2284 'sext' 'sext_ln43_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2285 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_8 = add i17 %select_ln43_8, i17 %sext_ln43_8" [max_loop/lsal.cpp:43]   --->   Operation 2285 'add' 'northwest_8' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln44_8 = sext i16 %diag_array_2_1_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2286 'sext' 'sext_ln44_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2287 [1/1] (2.07ns)   --->   "%west_40 = add i17 %sext_ln44_8, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2287 'add' 'west_40' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2288 [1/1] (2.43ns)   --->   "%icmp_ln49_16 = icmp_slt  i17 %northwest_8, i17 %west_39" [max_loop/lsal.cpp:49]   --->   Operation 2288 'icmp' 'icmp_ln49_16' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2289 [1/1] (2.43ns)   --->   "%icmp_ln49_17 = icmp_slt  i17 %west_39, i17 %west_40" [max_loop/lsal.cpp:49]   --->   Operation 2289 'icmp' 'icmp_ln49_17' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2290 [1/1] (0.97ns)   --->   "%and_ln49_8 = and i1 %icmp_ln49_16, i1 %icmp_ln49_17" [max_loop/lsal.cpp:49]   --->   Operation 2290 'and' 'and_ln49_8' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2291 [1/1] (2.43ns)   --->   "%icmp_ln55_8 = icmp_slt  i17 %northwest_8, i17 %west_40" [max_loop/lsal.cpp:55]   --->   Operation 2291 'icmp' 'icmp_ln55_8' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2292 [1/2] (3.25ns)   --->   "%database_buff_1_load_9 = load i14 %database_buff_1_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2292 'load' 'database_buff_1_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2293 [1/2] (3.25ns)   --->   "%database_buff_4_load_9 = load i14 %database_buff_4_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2293 'load' 'database_buff_4_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2294 [1/2] (3.25ns)   --->   "%database_buff_6_load_9 = load i14 %database_buff_6_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2294 'load' 'database_buff_6_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2295 [1/2] (3.25ns)   --->   "%database_buff_7_load_9 = load i14 %database_buff_7_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2295 'load' 'database_buff_7_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_60)   --->   "%select_ln41_56 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_9, i8 %database_buff_6_load_9" [max_loop/lsal.cpp:41]   --->   Operation 2296 'select' 'select_ln41_56' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2297 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_57 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_9, i8 %database_buff_4_load_9" [max_loop/lsal.cpp:41]   --->   Operation 2297 'select' 'select_ln41_57' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_61)   --->   "%select_ln41_58 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_9, i8 %database_buff_2_load_9" [max_loop/lsal.cpp:41]   --->   Operation 2298 'select' 'select_ln41_58' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2299 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_59 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_9, i8 %database_buff_0_load_9" [max_loop/lsal.cpp:41]   --->   Operation 2299 'select' 'select_ln41_59' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2300 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_60 = select i1 %or_ln41, i8 %select_ln41_56, i8 %select_ln41_57" [max_loop/lsal.cpp:41]   --->   Operation 2300 'select' 'select_ln41_60' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2301 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_61 = select i1 %or_ln41_2, i8 %select_ln41_58, i8 %select_ln41_59" [max_loop/lsal.cpp:41]   --->   Operation 2301 'select' 'select_ln41_61' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2302 [1/2] (3.25ns)   --->   "%database_buff_1_load_10 = load i14 %database_buff_1_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2302 'load' 'database_buff_1_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2303 [1/2] (3.25ns)   --->   "%database_buff_4_load_10 = load i14 %database_buff_4_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2303 'load' 'database_buff_4_load_10' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2304 [1/2] (3.25ns)   --->   "%database_buff_6_load_10 = load i14 %database_buff_6_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2304 'load' 'database_buff_6_load_10' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2305 [1/2] (3.25ns)   --->   "%database_buff_7_load_10 = load i14 %database_buff_7_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2305 'load' 'database_buff_7_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_67)   --->   "%select_ln41_63 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_10, i8 %database_buff_7_load_10" [max_loop/lsal.cpp:41]   --->   Operation 2306 'select' 'select_ln41_63' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2307 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_64 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_10, i8 %database_buff_5_load_10" [max_loop/lsal.cpp:41]   --->   Operation 2307 'select' 'select_ln41_64' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_68)   --->   "%select_ln41_65 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_10, i8 %database_buff_3_load_10" [max_loop/lsal.cpp:41]   --->   Operation 2308 'select' 'select_ln41_65' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2309 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_66 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_10, i8 %database_buff_1_load_10" [max_loop/lsal.cpp:41]   --->   Operation 2309 'select' 'select_ln41_66' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2310 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_67 = select i1 %or_ln41, i8 %select_ln41_63, i8 %select_ln41_64" [max_loop/lsal.cpp:41]   --->   Operation 2310 'select' 'select_ln41_67' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2311 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_68 = select i1 %or_ln41_2, i8 %select_ln41_65, i8 %select_ln41_66" [max_loop/lsal.cpp:41]   --->   Operation 2311 'select' 'select_ln41_68' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2312 [1/1] (0.00ns)   --->   "%database_buff_4_addr_12 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 2312 'getelementptr' 'database_buff_4_addr_12' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_29 : Operation 2313 [1/1] (0.00ns)   --->   "%database_buff_6_addr_12 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 2313 'getelementptr' 'database_buff_6_addr_12' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_29 : Operation 2314 [1/1] (0.00ns)   --->   "%database_buff_7_addr_12 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 2314 'getelementptr' 'database_buff_7_addr_12' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_29 : Operation 2315 [1/1] (0.00ns)   --->   "%database_buff_1_addr_12 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 2315 'getelementptr' 'database_buff_1_addr_12' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_29 : Operation 2316 [2/2] (3.25ns)   --->   "%database_buff_4_load_11 = load i14 %database_buff_4_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 2316 'load' 'database_buff_4_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2317 [2/2] (3.25ns)   --->   "%database_buff_6_load_11 = load i14 %database_buff_6_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 2317 'load' 'database_buff_6_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2318 [2/2] (3.25ns)   --->   "%database_buff_7_load_11 = load i14 %database_buff_7_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 2318 'load' 'database_buff_7_load_11' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2319 [2/2] (3.25ns)   --->   "%database_buff_1_load_11 = load i14 %database_buff_1_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 2319 'load' 'database_buff_1_load_11' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2320 [1/1] (0.00ns)   --->   "%database_buff_1_addr_17 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 2320 'getelementptr' 'database_buff_1_addr_17' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_29 : Operation 2321 [1/1] (0.00ns)   --->   "%database_buff_4_addr_17 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 2321 'getelementptr' 'database_buff_4_addr_17' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_29 : Operation 2322 [1/1] (0.00ns)   --->   "%database_buff_6_addr_17 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 2322 'getelementptr' 'database_buff_6_addr_17' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_29 : Operation 2323 [1/1] (0.00ns)   --->   "%database_buff_7_addr_17 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 2323 'getelementptr' 'database_buff_7_addr_17' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_29 : Operation 2324 [2/2] (3.25ns)   --->   "%database_buff_7_load_16 = load i14 %database_buff_7_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 2324 'load' 'database_buff_7_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2325 [2/2] (3.25ns)   --->   "%database_buff_1_load_16 = load i14 %database_buff_1_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 2325 'load' 'database_buff_1_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2326 [2/2] (3.25ns)   --->   "%database_buff_4_load_16 = load i14 %database_buff_4_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 2326 'load' 'database_buff_4_load_16' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2327 [2/2] (3.25ns)   --->   "%database_buff_6_load_16 = load i14 %database_buff_6_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 2327 'load' 'database_buff_6_load_16' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_29 : Operation 2328 [1/2] (3.25ns)   --->   "%direction_buff_1_load = load i2 %direction_buff_1_addr"   --->   Operation 2328 'load' 'direction_buff_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_29 : Operation 2329 [1/1] (0.00ns)   --->   "%direction_buff_1_load_cast = zext i2 %direction_buff_1_load"   --->   Operation 2329 'zext' 'direction_buff_1_load_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2330 [1/1] (0.00ns)   --->   "%arrayidx54_sum_172 = or i22 %shl_ln1, i22 1" [max_loop/lsal.cpp:76]   --->   Operation 2330 'or' 'arrayidx54_sum_172' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2331 [1/1] (0.00ns)   --->   "%arrayidx54_sum_172_cast = zext i22 %arrayidx54_sum_172" [max_loop/lsal.cpp:76]   --->   Operation 2331 'zext' 'arrayidx54_sum_172_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2332 [1/1] (0.00ns)   --->   "%direction_matrix_addr_1 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_172_cast" [max_loop/lsal.cpp:76]   --->   Operation 2332 'getelementptr' 'direction_matrix_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2333 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_1_load_cast, i22 %direction_matrix_addr_1" [max_loop/lsal.cpp:76]   --->   Operation 2333 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_29 : Operation 2334 [1/2] (3.25ns)   --->   "%direction_buff_2_load = load i2 %direction_buff_2_addr"   --->   Operation 2334 'load' 'direction_buff_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_29 : Operation 2335 [1/1] (0.00ns)   --->   "%direction_buff_2_load_cast = zext i2 %direction_buff_2_load"   --->   Operation 2335 'zext' 'direction_buff_2_load_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2336 [1/1] (0.00ns)   --->   "%arrayidx54_sum_273 = or i22 %shl_ln1, i22 2" [max_loop/lsal.cpp:76]   --->   Operation 2336 'or' 'arrayidx54_sum_273' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2337 [1/1] (0.00ns)   --->   "%arrayidx54_sum_273_cast = zext i22 %arrayidx54_sum_273" [max_loop/lsal.cpp:76]   --->   Operation 2337 'zext' 'arrayidx54_sum_273_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2338 [1/1] (0.00ns)   --->   "%direction_matrix_addr_2 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_273_cast" [max_loop/lsal.cpp:76]   --->   Operation 2338 'getelementptr' 'direction_matrix_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 2339 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_2_load_cast, i22 %direction_matrix_addr_2" [max_loop/lsal.cpp:76]   --->   Operation 2339 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_29 : Operation 2340 [2/2] (3.25ns)   --->   "%direction_buff_3_load = load i2 %direction_buff_3_addr"   --->   Operation 2340 'load' 'direction_buff_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_29 : Operation 2341 [2/2] (3.25ns)   --->   "%direction_buff_4_load = load i2 %direction_buff_4_addr"   --->   Operation 2341 'load' 'direction_buff_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_29 : Operation 2342 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_5, i2 %diag_array_2_5_addr_1" [max_loop/lsal.cpp:65]   --->   Operation 2342 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_29 : Operation 2343 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_6, i2 %diag_array_2_6_addr_1" [max_loop/lsal.cpp:65]   --->   Operation 2343 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 30 <SV = 19> <Delay = 7.24>
ST_30 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node max_value_23)   --->   "%select_ln49_14 = select i1 %and_ln49_7, i17 %west_39, i17 %west_38" [max_loop/lsal.cpp:49]   --->   Operation 2344 'select' 'select_ln49_14' <Predicate = (!icmp_ln37 & icmp_ln49_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node direction_15)   --->   "%select_ln49_15 = select i1 %and_ln49_7, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2345 'select' 'select_ln49_15' <Predicate = (!icmp_ln37 & icmp_ln49_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2346 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_22 = select i1 %icmp_ln55_7, i17 %west_39, i17 %northwest_7" [max_loop/lsal.cpp:58]   --->   Operation 2346 'select' 'max_value_22' <Predicate = (!icmp_ln37 & !icmp_ln49_14)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node direction_15)   --->   "%direction_14 = select i1 %icmp_ln55_7, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2347 'select' 'direction_14' <Predicate = (!icmp_ln37 & !icmp_ln49_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2348 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_23 = select i1 %icmp_ln49_14, i17 %select_ln49_14, i17 %max_value_22" [max_loop/lsal.cpp:49]   --->   Operation 2348 'select' 'max_value_23' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2349 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_15 = select i1 %icmp_ln49_14, i2 %select_ln49_15, i2 %direction_14" [max_loop/lsal.cpp:49]   --->   Operation 2349 'select' 'direction_15' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2350 [1/1] (2.43ns)   --->   "%icmp_ln63_7 = icmp_sgt  i17 %max_value_23, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2350 'icmp' 'icmp_ln63_7' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2351 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_7, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2351 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2352 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_7_addr" [max_loop/lsal.cpp:67]   --->   Operation 2352 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_30 : Operation 2353 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2353 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_7)> <Delay = 1.58>
ST_30 : Operation 2354 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_15, i2 %direction_buff_7_addr" [max_loop/lsal.cpp:64]   --->   Operation 2354 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_30 : Operation 2355 [1/1] (0.00ns)   --->   "%trunc_ln65_7 = trunc i17 %max_value_23" [max_loop/lsal.cpp:65]   --->   Operation 2355 'trunc' 'trunc_ln65_7' <Predicate = (!icmp_ln37 & icmp_ln63_7)> <Delay = 0.00>
ST_30 : Operation 2356 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2356 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_7)> <Delay = 1.58>
ST_30 : Operation 2357 [1/1] (0.00ns)   --->   "%diag_array_3_load_7 = phi i16 0, void, i16 %trunc_ln65_7, void" [max_loop/lsal.cpp:65]   --->   Operation 2357 'phi' 'diag_array_3_load_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2358 [1/1] (2.43ns)   --->   "%icmp_ln71_7 = icmp_sgt  i17 %max_value_23, i17 %max_value_arr_7_load" [max_loop/lsal.cpp:71]   --->   Operation 2358 'icmp' 'icmp_ln71_7' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2359 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_7, void %._crit_edge45_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2359 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2360 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_23, i2 %max_value_arr_7_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2360 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_30 : Operation 2361 [1/1] (0.00ns)   --->   "%shl_ln73_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_6, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2361 'bitconcatenate' 'shl_ln73_7' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 0.00>
ST_30 : Operation 2362 [1/1] (0.00ns)   --->   "%or_ln73_7 = or i22 %shl_ln73_7, i22 24" [max_loop/lsal.cpp:73]   --->   Operation 2362 'or' 'or_ln73_7' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 0.00>
ST_30 : Operation 2363 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_7, i2 %max_index_arr_7_addr" [max_loop/lsal.cpp:73]   --->   Operation 2363 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_30 : Operation 2364 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge45_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2364 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 0.00>
ST_30 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node max_value_26)   --->   "%select_ln49_16 = select i1 %and_ln49_8, i17 %west_40, i17 %west_39" [max_loop/lsal.cpp:49]   --->   Operation 2365 'select' 'select_ln49_16' <Predicate = (!icmp_ln37 & icmp_ln49_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node direction_17)   --->   "%select_ln49_17 = select i1 %and_ln49_8, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2366 'select' 'select_ln49_17' <Predicate = (!icmp_ln37 & icmp_ln49_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2367 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_25 = select i1 %icmp_ln55_8, i17 %west_40, i17 %northwest_8" [max_loop/lsal.cpp:58]   --->   Operation 2367 'select' 'max_value_25' <Predicate = (!icmp_ln37 & !icmp_ln49_16)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node direction_17)   --->   "%direction_16 = select i1 %icmp_ln55_8, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2368 'select' 'direction_16' <Predicate = (!icmp_ln37 & !icmp_ln49_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2369 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_26 = select i1 %icmp_ln49_16, i17 %select_ln49_16, i17 %max_value_25" [max_loop/lsal.cpp:49]   --->   Operation 2369 'select' 'max_value_26' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2370 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_17 = select i1 %icmp_ln49_16, i2 %select_ln49_17, i2 %direction_16" [max_loop/lsal.cpp:49]   --->   Operation 2370 'select' 'direction_17' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2371 [1/1] (2.43ns)   --->   "%icmp_ln63_8 = icmp_sgt  i17 %max_value_26, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2371 'icmp' 'icmp_ln63_8' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2372 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_8, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2372 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2373 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_0_addr_1" [max_loop/lsal.cpp:67]   --->   Operation 2373 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_8)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_30 : Operation 2374 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2374 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_8)> <Delay = 1.58>
ST_30 : Operation 2375 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_17, i2 %direction_buff_0_addr_1" [max_loop/lsal.cpp:64]   --->   Operation 2375 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_8)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_30 : Operation 2376 [1/1] (0.00ns)   --->   "%trunc_ln65_8 = trunc i17 %max_value_26" [max_loop/lsal.cpp:65]   --->   Operation 2376 'trunc' 'trunc_ln65_8' <Predicate = (!icmp_ln37 & icmp_ln63_8)> <Delay = 0.00>
ST_30 : Operation 2377 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2377 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_8)> <Delay = 1.58>
ST_30 : Operation 2378 [1/1] (0.00ns)   --->   "%diag_array_3_load_8 = phi i16 0, void, i16 %trunc_ln65_8, void" [max_loop/lsal.cpp:65]   --->   Operation 2378 'phi' 'diag_array_3_load_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2379 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_8, i3 %diag_array_3_0_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 2379 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_30 : Operation 2380 [1/1] (2.43ns)   --->   "%icmp_ln71_8 = icmp_sgt  i17 %max_value_26, i17 %max_value_arr_0_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2380 'icmp' 'icmp_ln71_8' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2381 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_8, void %._crit_edge47_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2381 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2382 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_26, i2 %max_value_arr_0_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2382 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_30 : Operation 2383 [1/1] (0.00ns)   --->   "%shl_ln73_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_7, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2383 'bitconcatenate' 'shl_ln73_8' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 0.00>
ST_30 : Operation 2384 [1/1] (0.00ns)   --->   "%or_ln73_8 = or i22 %shl_ln73_8, i22 23" [max_loop/lsal.cpp:73]   --->   Operation 2384 'or' 'or_ln73_8' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 0.00>
ST_30 : Operation 2385 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_8, i2 %max_index_arr_0_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2385 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_30 : Operation 2386 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge47_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2386 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 0.00>
ST_30 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_9)   --->   "%select_ln41_62 = select i1 %or_ln41_3, i8 %select_ln41_60, i8 %select_ln41_61" [max_loop/lsal.cpp:41]   --->   Operation 2387 'select' 'select_ln41_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2388 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_9 = icmp_eq  i8 %querry_buff_6_load_1, i8 %select_ln41_62" [max_loop/lsal.cpp:41]   --->   Operation 2388 'icmp' 'icmp_ln41_9' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node northwest_9)   --->   "%select_ln43_9 = select i1 %icmp_ln41_9, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2389 'select' 'select_ln43_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node northwest_9)   --->   "%sext_ln43_9 = sext i16 %diag_array_1_2_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2390 'sext' 'sext_ln43_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2391 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_9 = add i17 %select_ln43_9, i17 %sext_ln43_9" [max_loop/lsal.cpp:43]   --->   Operation 2391 'add' 'northwest_9' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln44_9 = sext i16 %diag_array_2_2_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2392 'sext' 'sext_ln44_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2393 [1/1] (2.07ns)   --->   "%west_41 = add i17 %sext_ln44_9, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2393 'add' 'west_41' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2394 [1/1] (2.43ns)   --->   "%icmp_ln49_18 = icmp_slt  i17 %northwest_9, i17 %west_40" [max_loop/lsal.cpp:49]   --->   Operation 2394 'icmp' 'icmp_ln49_18' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2395 [1/1] (2.43ns)   --->   "%icmp_ln49_19 = icmp_slt  i17 %west_40, i17 %west_41" [max_loop/lsal.cpp:49]   --->   Operation 2395 'icmp' 'icmp_ln49_19' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2396 [1/1] (0.97ns)   --->   "%and_ln49_9 = and i1 %icmp_ln49_18, i1 %icmp_ln49_19" [max_loop/lsal.cpp:49]   --->   Operation 2396 'and' 'and_ln49_9' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2397 [1/1] (2.43ns)   --->   "%icmp_ln55_9 = icmp_slt  i17 %northwest_9, i17 %west_41" [max_loop/lsal.cpp:55]   --->   Operation 2397 'icmp' 'icmp_ln55_9' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_10)   --->   "%select_ln41_69 = select i1 %or_ln41_3, i8 %select_ln41_67, i8 %select_ln41_68" [max_loop/lsal.cpp:41]   --->   Operation 2398 'select' 'select_ln41_69' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2399 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_10 = icmp_eq  i8 %querry_buff_5_load_1, i8 %select_ln41_69" [max_loop/lsal.cpp:41]   --->   Operation 2399 'icmp' 'icmp_ln41_10' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node northwest_10)   --->   "%select_ln43_10 = select i1 %icmp_ln41_10, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2400 'select' 'select_ln43_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node northwest_10)   --->   "%sext_ln43_10 = sext i16 %diag_array_1_3_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2401 'sext' 'sext_ln43_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2402 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_10 = add i17 %select_ln43_10, i17 %sext_ln43_10" [max_loop/lsal.cpp:43]   --->   Operation 2402 'add' 'northwest_10' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln44_10 = sext i16 %diag_array_2_3_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2403 'sext' 'sext_ln44_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2404 [1/1] (2.07ns)   --->   "%west_42 = add i17 %sext_ln44_10, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2404 'add' 'west_42' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2405 [1/1] (2.43ns)   --->   "%icmp_ln49_20 = icmp_slt  i17 %northwest_10, i17 %west_41" [max_loop/lsal.cpp:49]   --->   Operation 2405 'icmp' 'icmp_ln49_20' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2406 [1/1] (2.43ns)   --->   "%icmp_ln49_21 = icmp_slt  i17 %west_41, i17 %west_42" [max_loop/lsal.cpp:49]   --->   Operation 2406 'icmp' 'icmp_ln49_21' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2407 [1/1] (0.97ns)   --->   "%and_ln49_10 = and i1 %icmp_ln49_20, i1 %icmp_ln49_21" [max_loop/lsal.cpp:49]   --->   Operation 2407 'and' 'and_ln49_10' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2408 [1/1] (2.43ns)   --->   "%icmp_ln55_10 = icmp_slt  i17 %northwest_10, i17 %west_42" [max_loop/lsal.cpp:55]   --->   Operation 2408 'icmp' 'icmp_ln55_10' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2409 [1/2] (3.25ns)   --->   "%database_buff_4_load_11 = load i14 %database_buff_4_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 2409 'load' 'database_buff_4_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2410 [1/2] (3.25ns)   --->   "%database_buff_6_load_11 = load i14 %database_buff_6_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 2410 'load' 'database_buff_6_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2411 [1/2] (3.25ns)   --->   "%database_buff_7_load_11 = load i14 %database_buff_7_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 2411 'load' 'database_buff_7_load_11' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2412 [1/2] (3.25ns)   --->   "%database_buff_1_load_11 = load i14 %database_buff_1_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 2412 'load' 'database_buff_1_load_11' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_74)   --->   "%select_ln41_70 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_11, i8 %database_buff_0_load_11" [max_loop/lsal.cpp:41]   --->   Operation 2413 'select' 'select_ln41_70' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2414 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_71 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_11, i8 %database_buff_6_load_11" [max_loop/lsal.cpp:41]   --->   Operation 2414 'select' 'select_ln41_71' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_75)   --->   "%select_ln41_72 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_11, i8 %database_buff_4_load_11" [max_loop/lsal.cpp:41]   --->   Operation 2415 'select' 'select_ln41_72' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2416 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_74 = select i1 %or_ln41, i8 %select_ln41_70, i8 %select_ln41_71" [max_loop/lsal.cpp:41]   --->   Operation 2416 'select' 'select_ln41_74' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2417 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_75 = select i1 %or_ln41_2, i8 %select_ln41_72, i8 %select_ln41_73" [max_loop/lsal.cpp:41]   --->   Operation 2417 'select' 'select_ln41_75' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2418 [1/1] (0.00ns)   --->   "%database_buff_4_addr_13 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 2418 'getelementptr' 'database_buff_4_addr_13' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_30 : Operation 2419 [1/1] (0.00ns)   --->   "%database_buff_6_addr_13 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 2419 'getelementptr' 'database_buff_6_addr_13' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_30 : Operation 2420 [1/1] (0.00ns)   --->   "%database_buff_7_addr_13 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 2420 'getelementptr' 'database_buff_7_addr_13' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_30 : Operation 2421 [1/1] (0.00ns)   --->   "%database_buff_1_addr_13 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 2421 'getelementptr' 'database_buff_1_addr_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_30 : Operation 2422 [2/2] (3.25ns)   --->   "%database_buff_4_load_12 = load i14 %database_buff_4_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2422 'load' 'database_buff_4_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2423 [2/2] (3.25ns)   --->   "%database_buff_6_load_12 = load i14 %database_buff_6_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2423 'load' 'database_buff_6_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2424 [2/2] (3.25ns)   --->   "%database_buff_7_load_12 = load i14 %database_buff_7_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2424 'load' 'database_buff_7_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2425 [2/2] (3.25ns)   --->   "%database_buff_1_load_12 = load i14 %database_buff_1_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2425 'load' 'database_buff_1_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2426 [1/1] (0.00ns)   --->   "%database_buff_6_addr_14 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 2426 'getelementptr' 'database_buff_6_addr_14' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_30 : Operation 2427 [1/1] (0.00ns)   --->   "%database_buff_7_addr_14 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 2427 'getelementptr' 'database_buff_7_addr_14' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_30 : Operation 2428 [1/1] (0.00ns)   --->   "%database_buff_1_addr_14 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 2428 'getelementptr' 'database_buff_1_addr_14' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_30 : Operation 2429 [1/1] (0.00ns)   --->   "%database_buff_4_addr_14 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 2429 'getelementptr' 'database_buff_4_addr_14' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_30 : Operation 2430 [2/2] (3.25ns)   --->   "%database_buff_4_load_13 = load i14 %database_buff_4_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2430 'load' 'database_buff_4_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2431 [2/2] (3.25ns)   --->   "%database_buff_6_load_13 = load i14 %database_buff_6_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2431 'load' 'database_buff_6_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2432 [2/2] (3.25ns)   --->   "%database_buff_7_load_13 = load i14 %database_buff_7_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2432 'load' 'database_buff_7_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2433 [2/2] (3.25ns)   --->   "%database_buff_1_load_13 = load i14 %database_buff_1_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2433 'load' 'database_buff_1_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2434 [1/2] (3.25ns)   --->   "%database_buff_7_load_16 = load i14 %database_buff_7_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 2434 'load' 'database_buff_7_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2435 [1/2] (3.25ns)   --->   "%database_buff_1_load_16 = load i14 %database_buff_1_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 2435 'load' 'database_buff_1_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2436 [1/2] (3.25ns)   --->   "%database_buff_4_load_16 = load i14 %database_buff_4_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 2436 'load' 'database_buff_4_load_16' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2437 [1/2] (3.25ns)   --->   "%database_buff_6_load_16 = load i14 %database_buff_6_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 2437 'load' 'database_buff_6_load_16' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_30 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_109)   --->   "%select_ln41_105 = select i1 %icmp_ln41_38, i8 %database_buff_6_load_16, i8 %database_buff_5_load_16" [max_loop/lsal.cpp:41]   --->   Operation 2438 'select' 'select_ln41_105' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2439 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_106 = select i1 %icmp_ln41_36, i8 %database_buff_4_load_16, i8 %database_buff_3_load_16" [max_loop/lsal.cpp:41]   --->   Operation 2439 'select' 'select_ln41_106' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_110)   --->   "%select_ln41_107 = select i1 %icmp_ln41_34, i8 %database_buff_2_load_16, i8 %database_buff_1_load_16" [max_loop/lsal.cpp:41]   --->   Operation 2440 'select' 'select_ln41_107' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2441 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_108 = select i1 %icmp_ln41_32, i8 %database_buff_0_load_16, i8 %database_buff_7_load_16" [max_loop/lsal.cpp:41]   --->   Operation 2441 'select' 'select_ln41_108' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2442 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_109 = select i1 %or_ln41, i8 %select_ln41_105, i8 %select_ln41_106" [max_loop/lsal.cpp:41]   --->   Operation 2442 'select' 'select_ln41_109' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2443 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_110 = select i1 %or_ln41_2, i8 %select_ln41_107, i8 %select_ln41_108" [max_loop/lsal.cpp:41]   --->   Operation 2443 'select' 'select_ln41_110' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2444 [1/2] (3.25ns)   --->   "%direction_buff_3_load = load i2 %direction_buff_3_addr"   --->   Operation 2444 'load' 'direction_buff_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_30 : Operation 2445 [1/1] (0.00ns)   --->   "%direction_buff_3_load_cast = zext i2 %direction_buff_3_load"   --->   Operation 2445 'zext' 'direction_buff_3_load_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2446 [1/1] (0.00ns)   --->   "%arrayidx54_sum_374 = or i22 %shl_ln1, i22 3" [max_loop/lsal.cpp:76]   --->   Operation 2446 'or' 'arrayidx54_sum_374' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2447 [1/1] (0.00ns)   --->   "%arrayidx54_sum_374_cast = zext i22 %arrayidx54_sum_374" [max_loop/lsal.cpp:76]   --->   Operation 2447 'zext' 'arrayidx54_sum_374_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2448 [1/1] (0.00ns)   --->   "%direction_matrix_addr_3 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_374_cast" [max_loop/lsal.cpp:76]   --->   Operation 2448 'getelementptr' 'direction_matrix_addr_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2449 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_3_load_cast, i22 %direction_matrix_addr_3" [max_loop/lsal.cpp:76]   --->   Operation 2449 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_30 : Operation 2450 [1/2] (3.25ns)   --->   "%direction_buff_4_load = load i2 %direction_buff_4_addr"   --->   Operation 2450 'load' 'direction_buff_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_30 : Operation 2451 [1/1] (0.00ns)   --->   "%direction_buff_4_load_cast = zext i2 %direction_buff_4_load"   --->   Operation 2451 'zext' 'direction_buff_4_load_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2452 [1/1] (0.00ns)   --->   "%arrayidx54_sum_475 = or i22 %shl_ln1, i22 4" [max_loop/lsal.cpp:76]   --->   Operation 2452 'or' 'arrayidx54_sum_475' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2453 [1/1] (0.00ns)   --->   "%arrayidx54_sum_475_cast = zext i22 %arrayidx54_sum_475" [max_loop/lsal.cpp:76]   --->   Operation 2453 'zext' 'arrayidx54_sum_475_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2454 [1/1] (0.00ns)   --->   "%direction_matrix_addr_4 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_475_cast" [max_loop/lsal.cpp:76]   --->   Operation 2454 'getelementptr' 'direction_matrix_addr_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 2455 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_4_load_cast, i22 %direction_matrix_addr_4" [max_loop/lsal.cpp:76]   --->   Operation 2455 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_30 : Operation 2456 [2/2] (3.25ns)   --->   "%direction_buff_5_load = load i2 %direction_buff_5_addr"   --->   Operation 2456 'load' 'direction_buff_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_30 : Operation 2457 [2/2] (3.25ns)   --->   "%direction_buff_6_load = load i2 %direction_buff_6_addr"   --->   Operation 2457 'load' 'direction_buff_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_30 : Operation 2458 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_7, i2 %diag_array_2_7_addr_1" [max_loop/lsal.cpp:65]   --->   Operation 2458 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_30 : Operation 2459 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_8, i3 %diag_array_2_0_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 2459 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 31 <SV = 20> <Delay = 7.24>
ST_31 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node max_value_29)   --->   "%select_ln49_18 = select i1 %and_ln49_9, i17 %west_41, i17 %west_40" [max_loop/lsal.cpp:49]   --->   Operation 2460 'select' 'select_ln49_18' <Predicate = (!icmp_ln37 & icmp_ln49_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node direction_19)   --->   "%select_ln49_19 = select i1 %and_ln49_9, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2461 'select' 'select_ln49_19' <Predicate = (!icmp_ln37 & icmp_ln49_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2462 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_28 = select i1 %icmp_ln55_9, i17 %west_41, i17 %northwest_9" [max_loop/lsal.cpp:58]   --->   Operation 2462 'select' 'max_value_28' <Predicate = (!icmp_ln37 & !icmp_ln49_18)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node direction_19)   --->   "%direction_18 = select i1 %icmp_ln55_9, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2463 'select' 'direction_18' <Predicate = (!icmp_ln37 & !icmp_ln49_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2464 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_29 = select i1 %icmp_ln49_18, i17 %select_ln49_18, i17 %max_value_28" [max_loop/lsal.cpp:49]   --->   Operation 2464 'select' 'max_value_29' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2465 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_19 = select i1 %icmp_ln49_18, i2 %select_ln49_19, i2 %direction_18" [max_loop/lsal.cpp:49]   --->   Operation 2465 'select' 'direction_19' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2466 [1/1] (2.43ns)   --->   "%icmp_ln63_9 = icmp_sgt  i17 %max_value_29, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2466 'icmp' 'icmp_ln63_9' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2467 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_9, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2467 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2468 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_1_addr_1" [max_loop/lsal.cpp:67]   --->   Operation 2468 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_9)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_31 : Operation 2469 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2469 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_9)> <Delay = 1.58>
ST_31 : Operation 2470 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_19, i2 %direction_buff_1_addr_1" [max_loop/lsal.cpp:64]   --->   Operation 2470 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_9)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_31 : Operation 2471 [1/1] (0.00ns)   --->   "%trunc_ln65_9 = trunc i17 %max_value_29" [max_loop/lsal.cpp:65]   --->   Operation 2471 'trunc' 'trunc_ln65_9' <Predicate = (!icmp_ln37 & icmp_ln63_9)> <Delay = 0.00>
ST_31 : Operation 2472 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2472 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_9)> <Delay = 1.58>
ST_31 : Operation 2473 [1/1] (0.00ns)   --->   "%diag_array_3_load_9 = phi i16 0, void, i16 %trunc_ln65_9, void" [max_loop/lsal.cpp:65]   --->   Operation 2473 'phi' 'diag_array_3_load_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2474 [1/1] (2.43ns)   --->   "%icmp_ln71_9 = icmp_sgt  i17 %max_value_29, i17 %max_value_arr_1_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2474 'icmp' 'icmp_ln71_9' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2475 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_9, void %._crit_edge49_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2475 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2476 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_29, i2 %max_value_arr_1_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2476 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 2477 [1/1] (0.00ns)   --->   "%shl_ln73_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_8, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2477 'bitconcatenate' 'shl_ln73_9' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 0.00>
ST_31 : Operation 2478 [1/1] (0.00ns)   --->   "%or_ln73_9 = or i22 %shl_ln73_9, i22 22" [max_loop/lsal.cpp:73]   --->   Operation 2478 'or' 'or_ln73_9' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 0.00>
ST_31 : Operation 2479 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_9, i2 %max_index_arr_1_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2479 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_31 : Operation 2480 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge49_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2480 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 0.00>
ST_31 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node max_value_32)   --->   "%select_ln49_20 = select i1 %and_ln49_10, i17 %west_42, i17 %west_41" [max_loop/lsal.cpp:49]   --->   Operation 2481 'select' 'select_ln49_20' <Predicate = (!icmp_ln37 & icmp_ln49_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node direction_21)   --->   "%select_ln49_21 = select i1 %and_ln49_10, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2482 'select' 'select_ln49_21' <Predicate = (!icmp_ln37 & icmp_ln49_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2483 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_31 = select i1 %icmp_ln55_10, i17 %west_42, i17 %northwest_10" [max_loop/lsal.cpp:58]   --->   Operation 2483 'select' 'max_value_31' <Predicate = (!icmp_ln37 & !icmp_ln49_20)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node direction_21)   --->   "%direction_20 = select i1 %icmp_ln55_10, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2484 'select' 'direction_20' <Predicate = (!icmp_ln37 & !icmp_ln49_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2485 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_32 = select i1 %icmp_ln49_20, i17 %select_ln49_20, i17 %max_value_31" [max_loop/lsal.cpp:49]   --->   Operation 2485 'select' 'max_value_32' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2486 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_21 = select i1 %icmp_ln49_20, i2 %select_ln49_21, i2 %direction_20" [max_loop/lsal.cpp:49]   --->   Operation 2486 'select' 'direction_21' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2487 [1/1] (2.43ns)   --->   "%icmp_ln63_10 = icmp_sgt  i17 %max_value_32, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2487 'icmp' 'icmp_ln63_10' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2488 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_10, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2488 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2489 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_2_addr_1" [max_loop/lsal.cpp:67]   --->   Operation 2489 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_10)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_31 : Operation 2490 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2490 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_10)> <Delay = 1.58>
ST_31 : Operation 2491 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_21, i2 %direction_buff_2_addr_1" [max_loop/lsal.cpp:64]   --->   Operation 2491 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_10)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_31 : Operation 2492 [1/1] (0.00ns)   --->   "%trunc_ln65_10 = trunc i17 %max_value_32" [max_loop/lsal.cpp:65]   --->   Operation 2492 'trunc' 'trunc_ln65_10' <Predicate = (!icmp_ln37 & icmp_ln63_10)> <Delay = 0.00>
ST_31 : Operation 2493 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2493 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_10)> <Delay = 1.58>
ST_31 : Operation 2494 [1/1] (0.00ns)   --->   "%diag_array_3_load_10 = phi i16 0, void, i16 %trunc_ln65_10, void" [max_loop/lsal.cpp:65]   --->   Operation 2494 'phi' 'diag_array_3_load_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2495 [1/1] (2.43ns)   --->   "%icmp_ln71_10 = icmp_sgt  i17 %max_value_32, i17 %max_value_arr_2_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2495 'icmp' 'icmp_ln71_10' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2496 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_10, void %._crit_edge51_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2496 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2497 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_32, i2 %max_value_arr_2_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2497 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_10)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 2498 [1/1] (0.00ns)   --->   "%shl_ln73_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_9, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2498 'bitconcatenate' 'shl_ln73_s' <Predicate = (!icmp_ln37 & icmp_ln71_10)> <Delay = 0.00>
ST_31 : Operation 2499 [1/1] (0.00ns)   --->   "%or_ln73_10 = or i22 %shl_ln73_s, i22 21" [max_loop/lsal.cpp:73]   --->   Operation 2499 'or' 'or_ln73_10' <Predicate = (!icmp_ln37 & icmp_ln71_10)> <Delay = 0.00>
ST_31 : Operation 2500 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_10, i2 %max_index_arr_2_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2500 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_10)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_31 : Operation 2501 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge51_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2501 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_10)> <Delay = 0.00>
ST_31 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_11)   --->   "%select_ln41_76 = select i1 %or_ln41_3, i8 %select_ln41_74, i8 %select_ln41_75" [max_loop/lsal.cpp:41]   --->   Operation 2502 'select' 'select_ln41_76' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2503 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_11 = icmp_eq  i8 %querry_buff_4_load_1, i8 %select_ln41_76" [max_loop/lsal.cpp:41]   --->   Operation 2503 'icmp' 'icmp_ln41_11' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node northwest_11)   --->   "%select_ln43_11 = select i1 %icmp_ln41_11, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2504 'select' 'select_ln43_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node northwest_11)   --->   "%sext_ln43_11 = sext i16 %diag_array_1_4_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2505 'sext' 'sext_ln43_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2506 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_11 = add i17 %select_ln43_11, i17 %sext_ln43_11" [max_loop/lsal.cpp:43]   --->   Operation 2506 'add' 'northwest_11' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln44_11 = sext i16 %diag_array_2_4_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2507 'sext' 'sext_ln44_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2508 [1/1] (2.07ns)   --->   "%west_43 = add i17 %sext_ln44_11, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2508 'add' 'west_43' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2509 [1/1] (2.43ns)   --->   "%icmp_ln49_22 = icmp_slt  i17 %northwest_11, i17 %west_42" [max_loop/lsal.cpp:49]   --->   Operation 2509 'icmp' 'icmp_ln49_22' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2510 [1/1] (2.43ns)   --->   "%icmp_ln49_23 = icmp_slt  i17 %west_42, i17 %west_43" [max_loop/lsal.cpp:49]   --->   Operation 2510 'icmp' 'icmp_ln49_23' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2511 [1/1] (0.97ns)   --->   "%and_ln49_11 = and i1 %icmp_ln49_22, i1 %icmp_ln49_23" [max_loop/lsal.cpp:49]   --->   Operation 2511 'and' 'and_ln49_11' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2512 [1/1] (2.43ns)   --->   "%icmp_ln55_11 = icmp_slt  i17 %northwest_11, i17 %west_43" [max_loop/lsal.cpp:55]   --->   Operation 2512 'icmp' 'icmp_ln55_11' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2513 [1/2] (3.25ns)   --->   "%database_buff_4_load_12 = load i14 %database_buff_4_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2513 'load' 'database_buff_4_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2514 [1/2] (3.25ns)   --->   "%database_buff_6_load_12 = load i14 %database_buff_6_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2514 'load' 'database_buff_6_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2515 [1/2] (3.25ns)   --->   "%database_buff_7_load_12 = load i14 %database_buff_7_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2515 'load' 'database_buff_7_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2516 [1/2] (3.25ns)   --->   "%database_buff_1_load_12 = load i14 %database_buff_1_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2516 'load' 'database_buff_1_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_81)   --->   "%select_ln41_77 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_12, i8 %database_buff_1_load_12" [max_loop/lsal.cpp:41]   --->   Operation 2517 'select' 'select_ln41_77' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2518 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_78 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_12, i8 %database_buff_7_load_12" [max_loop/lsal.cpp:41]   --->   Operation 2518 'select' 'select_ln41_78' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_82)   --->   "%select_ln41_79 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_12, i8 %database_buff_5_load_12" [max_loop/lsal.cpp:41]   --->   Operation 2519 'select' 'select_ln41_79' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2520 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_80 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_12, i8 %database_buff_3_load_12" [max_loop/lsal.cpp:41]   --->   Operation 2520 'select' 'select_ln41_80' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2521 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_81 = select i1 %or_ln41, i8 %select_ln41_77, i8 %select_ln41_78" [max_loop/lsal.cpp:41]   --->   Operation 2521 'select' 'select_ln41_81' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2522 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_82 = select i1 %or_ln41_2, i8 %select_ln41_79, i8 %select_ln41_80" [max_loop/lsal.cpp:41]   --->   Operation 2522 'select' 'select_ln41_82' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2523 [1/2] (3.25ns)   --->   "%database_buff_4_load_13 = load i14 %database_buff_4_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2523 'load' 'database_buff_4_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2524 [1/2] (3.25ns)   --->   "%database_buff_6_load_13 = load i14 %database_buff_6_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2524 'load' 'database_buff_6_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2525 [1/2] (3.25ns)   --->   "%database_buff_7_load_13 = load i14 %database_buff_7_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2525 'load' 'database_buff_7_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2526 [1/2] (3.25ns)   --->   "%database_buff_1_load_13 = load i14 %database_buff_1_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2526 'load' 'database_buff_1_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_88)   --->   "%select_ln41_84 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_13, i8 %database_buff_2_load_13" [max_loop/lsal.cpp:41]   --->   Operation 2527 'select' 'select_ln41_84' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2528 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_85 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_13, i8 %database_buff_0_load_13" [max_loop/lsal.cpp:41]   --->   Operation 2528 'select' 'select_ln41_85' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_89)   --->   "%select_ln41_86 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_13, i8 %database_buff_6_load_13" [max_loop/lsal.cpp:41]   --->   Operation 2529 'select' 'select_ln41_86' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2530 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_87 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_13, i8 %database_buff_4_load_13" [max_loop/lsal.cpp:41]   --->   Operation 2530 'select' 'select_ln41_87' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2531 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_88 = select i1 %or_ln41, i8 %select_ln41_84, i8 %select_ln41_85" [max_loop/lsal.cpp:41]   --->   Operation 2531 'select' 'select_ln41_88' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2532 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_89 = select i1 %or_ln41_2, i8 %select_ln41_86, i8 %select_ln41_87" [max_loop/lsal.cpp:41]   --->   Operation 2532 'select' 'select_ln41_89' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2533 [1/1] (0.00ns)   --->   "%database_buff_6_addr_15 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 2533 'getelementptr' 'database_buff_6_addr_15' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_31 : Operation 2534 [1/1] (0.00ns)   --->   "%database_buff_7_addr_15 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 2534 'getelementptr' 'database_buff_7_addr_15' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_31 : Operation 2535 [1/1] (0.00ns)   --->   "%database_buff_1_addr_15 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 2535 'getelementptr' 'database_buff_1_addr_15' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_31 : Operation 2536 [1/1] (0.00ns)   --->   "%database_buff_4_addr_15 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 2536 'getelementptr' 'database_buff_4_addr_15' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_31 : Operation 2537 [2/2] (3.25ns)   --->   "%database_buff_6_load_14 = load i14 %database_buff_6_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2537 'load' 'database_buff_6_load_14' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2538 [2/2] (3.25ns)   --->   "%database_buff_7_load_14 = load i14 %database_buff_7_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2538 'load' 'database_buff_7_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2539 [2/2] (3.25ns)   --->   "%database_buff_1_load_14 = load i14 %database_buff_1_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2539 'load' 'database_buff_1_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2540 [2/2] (3.25ns)   --->   "%database_buff_4_load_14 = load i14 %database_buff_4_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2540 'load' 'database_buff_4_load_14' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2541 [1/1] (0.00ns)   --->   "%database_buff_7_addr_16 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 2541 'getelementptr' 'database_buff_7_addr_16' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_31 : Operation 2542 [1/1] (0.00ns)   --->   "%database_buff_1_addr_16 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 2542 'getelementptr' 'database_buff_1_addr_16' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_31 : Operation 2543 [1/1] (0.00ns)   --->   "%database_buff_4_addr_16 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 2543 'getelementptr' 'database_buff_4_addr_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_31 : Operation 2544 [1/1] (0.00ns)   --->   "%database_buff_6_addr_16 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 2544 'getelementptr' 'database_buff_6_addr_16' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_31 : Operation 2545 [2/2] (3.25ns)   --->   "%database_buff_6_load_15 = load i14 %database_buff_6_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2545 'load' 'database_buff_6_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2546 [2/2] (3.25ns)   --->   "%database_buff_7_load_15 = load i14 %database_buff_7_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2546 'load' 'database_buff_7_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2547 [2/2] (3.25ns)   --->   "%database_buff_1_load_15 = load i14 %database_buff_1_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2547 'load' 'database_buff_1_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2548 [2/2] (3.25ns)   --->   "%database_buff_4_load_15 = load i14 %database_buff_4_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2548 'load' 'database_buff_4_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln44_15 = sext i16 %diag_array_2_0_load_2" [max_loop/lsal.cpp:44]   --->   Operation 2549 'sext' 'sext_ln44_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2550 [1/1] (2.07ns)   --->   "%west_47 = add i17 %sext_ln44_15, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2550 'add' 'west_47' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_16)   --->   "%select_ln41_111 = select i1 %or_ln41_3, i8 %select_ln41_109, i8 %select_ln41_110" [max_loop/lsal.cpp:41]   --->   Operation 2551 'select' 'select_ln41_111' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2552 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_16 = icmp_eq  i8 %querry_buff_7_load_2, i8 %select_ln41_111" [max_loop/lsal.cpp:41]   --->   Operation 2552 'icmp' 'icmp_ln41_16' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node northwest_16)   --->   "%select_ln43_16 = select i1 %icmp_ln41_16, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2553 'select' 'select_ln43_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node northwest_16)   --->   "%sext_ln43_16 = sext i16 %diag_array_1_1_load_2" [max_loop/lsal.cpp:43]   --->   Operation 2554 'sext' 'sext_ln43_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2555 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_16 = add i17 %select_ln43_16, i17 %sext_ln43_16" [max_loop/lsal.cpp:43]   --->   Operation 2555 'add' 'northwest_16' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2556 [1/1] (2.43ns)   --->   "%icmp_ln49_32 = icmp_slt  i17 %northwest_16, i17 %west_47" [max_loop/lsal.cpp:49]   --->   Operation 2556 'icmp' 'icmp_ln49_32' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2557 [1/1] (2.43ns)   --->   "%icmp_ln49_33 = icmp_slt  i17 %west_47, i17 %west_48" [max_loop/lsal.cpp:49]   --->   Operation 2557 'icmp' 'icmp_ln49_33' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2558 [1/1] (0.97ns)   --->   "%and_ln49_16 = and i1 %icmp_ln49_32, i1 %icmp_ln49_33" [max_loop/lsal.cpp:49]   --->   Operation 2558 'and' 'and_ln49_16' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2559 [1/1] (2.43ns)   --->   "%icmp_ln55_16 = icmp_slt  i17 %northwest_16, i17 %west_48" [max_loop/lsal.cpp:55]   --->   Operation 2559 'icmp' 'icmp_ln55_16' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2560 [1/2] (3.25ns)   --->   "%direction_buff_5_load = load i2 %direction_buff_5_addr"   --->   Operation 2560 'load' 'direction_buff_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_31 : Operation 2561 [1/1] (0.00ns)   --->   "%direction_buff_5_load_cast = zext i2 %direction_buff_5_load"   --->   Operation 2561 'zext' 'direction_buff_5_load_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2562 [1/1] (0.00ns)   --->   "%arrayidx54_sum_576 = or i22 %shl_ln1, i22 5" [max_loop/lsal.cpp:76]   --->   Operation 2562 'or' 'arrayidx54_sum_576' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2563 [1/1] (0.00ns)   --->   "%arrayidx54_sum_576_cast = zext i22 %arrayidx54_sum_576" [max_loop/lsal.cpp:76]   --->   Operation 2563 'zext' 'arrayidx54_sum_576_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2564 [1/1] (0.00ns)   --->   "%direction_matrix_addr_5 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_576_cast" [max_loop/lsal.cpp:76]   --->   Operation 2564 'getelementptr' 'direction_matrix_addr_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2565 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_5_load_cast, i22 %direction_matrix_addr_5" [max_loop/lsal.cpp:76]   --->   Operation 2565 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_31 : Operation 2566 [1/2] (3.25ns)   --->   "%direction_buff_6_load = load i2 %direction_buff_6_addr"   --->   Operation 2566 'load' 'direction_buff_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_31 : Operation 2567 [1/1] (0.00ns)   --->   "%direction_buff_6_load_cast = zext i2 %direction_buff_6_load"   --->   Operation 2567 'zext' 'direction_buff_6_load_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2568 [1/1] (0.00ns)   --->   "%arrayidx54_sum_677 = or i22 %shl_ln1, i22 6" [max_loop/lsal.cpp:76]   --->   Operation 2568 'or' 'arrayidx54_sum_677' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2569 [1/1] (0.00ns)   --->   "%arrayidx54_sum_677_cast = zext i22 %arrayidx54_sum_677" [max_loop/lsal.cpp:76]   --->   Operation 2569 'zext' 'arrayidx54_sum_677_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2570 [1/1] (0.00ns)   --->   "%direction_matrix_addr_6 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_677_cast" [max_loop/lsal.cpp:76]   --->   Operation 2570 'getelementptr' 'direction_matrix_addr_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 2571 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_6_load_cast, i22 %direction_matrix_addr_6" [max_loop/lsal.cpp:76]   --->   Operation 2571 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_31 : Operation 2572 [2/2] (3.25ns)   --->   "%direction_buff_7_load = load i2 %direction_buff_7_addr"   --->   Operation 2572 'load' 'direction_buff_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_31 : Operation 2573 [2/2] (3.25ns)   --->   "%direction_buff_0_load_1 = load i2 %direction_buff_0_addr_1"   --->   Operation 2573 'load' 'direction_buff_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_31 : Operation 2574 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_9, i2 %diag_array_2_1_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 2574 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 2575 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_10, i2 %diag_array_2_2_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 2575 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 32 <SV = 21> <Delay = 7.24>
ST_32 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node max_value_35)   --->   "%select_ln49_22 = select i1 %and_ln49_11, i17 %west_43, i17 %west_42" [max_loop/lsal.cpp:49]   --->   Operation 2576 'select' 'select_ln49_22' <Predicate = (!icmp_ln37 & icmp_ln49_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node direction_23)   --->   "%select_ln49_23 = select i1 %and_ln49_11, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2577 'select' 'select_ln49_23' <Predicate = (!icmp_ln37 & icmp_ln49_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2578 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_34 = select i1 %icmp_ln55_11, i17 %west_43, i17 %northwest_11" [max_loop/lsal.cpp:58]   --->   Operation 2578 'select' 'max_value_34' <Predicate = (!icmp_ln37 & !icmp_ln49_22)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node direction_23)   --->   "%direction_22 = select i1 %icmp_ln55_11, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2579 'select' 'direction_22' <Predicate = (!icmp_ln37 & !icmp_ln49_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2580 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_35 = select i1 %icmp_ln49_22, i17 %select_ln49_22, i17 %max_value_34" [max_loop/lsal.cpp:49]   --->   Operation 2580 'select' 'max_value_35' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2581 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_23 = select i1 %icmp_ln49_22, i2 %select_ln49_23, i2 %direction_22" [max_loop/lsal.cpp:49]   --->   Operation 2581 'select' 'direction_23' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2582 [1/1] (2.43ns)   --->   "%icmp_ln63_11 = icmp_sgt  i17 %max_value_35, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2582 'icmp' 'icmp_ln63_11' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2583 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_11, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2583 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2584 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_3_addr_1" [max_loop/lsal.cpp:67]   --->   Operation 2584 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_11)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_32 : Operation 2585 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2585 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_11)> <Delay = 1.58>
ST_32 : Operation 2586 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_23, i2 %direction_buff_3_addr_1" [max_loop/lsal.cpp:64]   --->   Operation 2586 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_11)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_32 : Operation 2587 [1/1] (0.00ns)   --->   "%trunc_ln65_11 = trunc i17 %max_value_35" [max_loop/lsal.cpp:65]   --->   Operation 2587 'trunc' 'trunc_ln65_11' <Predicate = (!icmp_ln37 & icmp_ln63_11)> <Delay = 0.00>
ST_32 : Operation 2588 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2588 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_11)> <Delay = 1.58>
ST_32 : Operation 2589 [1/1] (0.00ns)   --->   "%diag_array_3_load_11 = phi i16 0, void, i16 %trunc_ln65_11, void" [max_loop/lsal.cpp:65]   --->   Operation 2589 'phi' 'diag_array_3_load_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2590 [1/1] (2.43ns)   --->   "%icmp_ln71_11 = icmp_sgt  i17 %max_value_35, i17 %max_value_arr_3_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2590 'icmp' 'icmp_ln71_11' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2591 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_11, void %._crit_edge53_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2591 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2592 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_35, i2 %max_value_arr_3_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2592 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 2593 [1/1] (0.00ns)   --->   "%shl_ln73_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_10, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2593 'bitconcatenate' 'shl_ln73_10' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 0.00>
ST_32 : Operation 2594 [1/1] (0.00ns)   --->   "%or_ln73_11 = or i22 %shl_ln73_10, i22 20" [max_loop/lsal.cpp:73]   --->   Operation 2594 'or' 'or_ln73_11' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 0.00>
ST_32 : Operation 2595 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_11, i2 %max_index_arr_3_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2595 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_32 : Operation 2596 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge53_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2596 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 0.00>
ST_32 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_12)   --->   "%select_ln41_83 = select i1 %or_ln41_3, i8 %select_ln41_81, i8 %select_ln41_82" [max_loop/lsal.cpp:41]   --->   Operation 2597 'select' 'select_ln41_83' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2598 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_12 = icmp_eq  i8 %querry_buff_3_load_1, i8 %select_ln41_83" [max_loop/lsal.cpp:41]   --->   Operation 2598 'icmp' 'icmp_ln41_12' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node northwest_12)   --->   "%select_ln43_12 = select i1 %icmp_ln41_12, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2599 'select' 'select_ln43_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node northwest_12)   --->   "%sext_ln43_12 = sext i16 %diag_array_1_5_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2600 'sext' 'sext_ln43_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2601 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_12 = add i17 %select_ln43_12, i17 %sext_ln43_12" [max_loop/lsal.cpp:43]   --->   Operation 2601 'add' 'northwest_12' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln44_12 = sext i16 %diag_array_2_5_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2602 'sext' 'sext_ln44_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2603 [1/1] (2.07ns)   --->   "%west_44 = add i17 %sext_ln44_12, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2603 'add' 'west_44' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2604 [1/1] (2.43ns)   --->   "%icmp_ln49_24 = icmp_slt  i17 %northwest_12, i17 %west_43" [max_loop/lsal.cpp:49]   --->   Operation 2604 'icmp' 'icmp_ln49_24' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2605 [1/1] (2.43ns)   --->   "%icmp_ln49_25 = icmp_slt  i17 %west_43, i17 %west_44" [max_loop/lsal.cpp:49]   --->   Operation 2605 'icmp' 'icmp_ln49_25' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2606 [1/1] (0.97ns)   --->   "%and_ln49_12 = and i1 %icmp_ln49_24, i1 %icmp_ln49_25" [max_loop/lsal.cpp:49]   --->   Operation 2606 'and' 'and_ln49_12' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2607 [1/1] (2.43ns)   --->   "%icmp_ln55_12 = icmp_slt  i17 %northwest_12, i17 %west_44" [max_loop/lsal.cpp:55]   --->   Operation 2607 'icmp' 'icmp_ln55_12' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_13)   --->   "%select_ln41_90 = select i1 %or_ln41_3, i8 %select_ln41_88, i8 %select_ln41_89" [max_loop/lsal.cpp:41]   --->   Operation 2608 'select' 'select_ln41_90' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2609 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_13 = icmp_eq  i8 %querry_buff_2_load_1, i8 %select_ln41_90" [max_loop/lsal.cpp:41]   --->   Operation 2609 'icmp' 'icmp_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node northwest_13)   --->   "%select_ln43_13 = select i1 %icmp_ln41_13, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2610 'select' 'select_ln43_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node northwest_13)   --->   "%sext_ln43_13 = sext i16 %diag_array_1_6_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2611 'sext' 'sext_ln43_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2612 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_13 = add i17 %select_ln43_13, i17 %sext_ln43_13" [max_loop/lsal.cpp:43]   --->   Operation 2612 'add' 'northwest_13' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln44_13 = sext i16 %diag_array_2_6_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2613 'sext' 'sext_ln44_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2614 [1/1] (2.07ns)   --->   "%west_45 = add i17 %sext_ln44_13, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2614 'add' 'west_45' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2615 [1/1] (2.43ns)   --->   "%icmp_ln49_26 = icmp_slt  i17 %northwest_13, i17 %west_44" [max_loop/lsal.cpp:49]   --->   Operation 2615 'icmp' 'icmp_ln49_26' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2616 [1/1] (2.43ns)   --->   "%icmp_ln49_27 = icmp_slt  i17 %west_44, i17 %west_45" [max_loop/lsal.cpp:49]   --->   Operation 2616 'icmp' 'icmp_ln49_27' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2617 [1/1] (0.97ns)   --->   "%and_ln49_13 = and i1 %icmp_ln49_26, i1 %icmp_ln49_27" [max_loop/lsal.cpp:49]   --->   Operation 2617 'and' 'and_ln49_13' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2618 [1/1] (2.43ns)   --->   "%icmp_ln55_13 = icmp_slt  i17 %northwest_13, i17 %west_45" [max_loop/lsal.cpp:55]   --->   Operation 2618 'icmp' 'icmp_ln55_13' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2619 [1/2] (3.25ns)   --->   "%database_buff_6_load_14 = load i14 %database_buff_6_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2619 'load' 'database_buff_6_load_14' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2620 [1/2] (3.25ns)   --->   "%database_buff_7_load_14 = load i14 %database_buff_7_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2620 'load' 'database_buff_7_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2621 [1/2] (3.25ns)   --->   "%database_buff_1_load_14 = load i14 %database_buff_1_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2621 'load' 'database_buff_1_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2622 [1/2] (3.25ns)   --->   "%database_buff_4_load_14 = load i14 %database_buff_4_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2622 'load' 'database_buff_4_load_14' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_95)   --->   "%select_ln41_91 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_14, i8 %database_buff_3_load_14" [max_loop/lsal.cpp:41]   --->   Operation 2623 'select' 'select_ln41_91' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2624 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_92 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_14, i8 %database_buff_1_load_14" [max_loop/lsal.cpp:41]   --->   Operation 2624 'select' 'select_ln41_92' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_96)   --->   "%select_ln41_93 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_14, i8 %database_buff_7_load_14" [max_loop/lsal.cpp:41]   --->   Operation 2625 'select' 'select_ln41_93' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2626 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_94 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_14, i8 %database_buff_5_load_14" [max_loop/lsal.cpp:41]   --->   Operation 2626 'select' 'select_ln41_94' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2627 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_95 = select i1 %or_ln41, i8 %select_ln41_91, i8 %select_ln41_92" [max_loop/lsal.cpp:41]   --->   Operation 2627 'select' 'select_ln41_95' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2628 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_96 = select i1 %or_ln41_2, i8 %select_ln41_93, i8 %select_ln41_94" [max_loop/lsal.cpp:41]   --->   Operation 2628 'select' 'select_ln41_96' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2629 [1/2] (3.25ns)   --->   "%database_buff_6_load_15 = load i14 %database_buff_6_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2629 'load' 'database_buff_6_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2630 [1/2] (3.25ns)   --->   "%database_buff_7_load_15 = load i14 %database_buff_7_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2630 'load' 'database_buff_7_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2631 [1/2] (3.25ns)   --->   "%database_buff_1_load_15 = load i14 %database_buff_1_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2631 'load' 'database_buff_1_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2632 [1/2] (3.25ns)   --->   "%database_buff_4_load_15 = load i14 %database_buff_4_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2632 'load' 'database_buff_4_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_102)   --->   "%select_ln41_98 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_15, i8 %database_buff_4_load_15" [max_loop/lsal.cpp:41]   --->   Operation 2633 'select' 'select_ln41_98' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_103)   --->   "%select_ln41_100 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_15, i8 %database_buff_0_load_15" [max_loop/lsal.cpp:41]   --->   Operation 2634 'select' 'select_ln41_100' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2635 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_101 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_15, i8 %database_buff_6_load_15" [max_loop/lsal.cpp:41]   --->   Operation 2635 'select' 'select_ln41_101' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2636 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_102 = select i1 %or_ln41, i8 %select_ln41_98, i8 %select_ln41_99" [max_loop/lsal.cpp:41]   --->   Operation 2636 'select' 'select_ln41_102' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2637 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_103 = select i1 %or_ln41_2, i8 %select_ln41_100, i8 %select_ln41_101" [max_loop/lsal.cpp:41]   --->   Operation 2637 'select' 'select_ln41_103' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node max_value_50)   --->   "%select_ln49_32 = select i1 %and_ln49_16, i17 %west_48, i17 %west_47" [max_loop/lsal.cpp:49]   --->   Operation 2638 'select' 'select_ln49_32' <Predicate = (!icmp_ln37 & icmp_ln49_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node direction_33)   --->   "%select_ln49_33 = select i1 %and_ln49_16, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2639 'select' 'select_ln49_33' <Predicate = (!icmp_ln37 & icmp_ln49_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2640 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_49 = select i1 %icmp_ln55_16, i17 %west_48, i17 %northwest_16" [max_loop/lsal.cpp:58]   --->   Operation 2640 'select' 'max_value_49' <Predicate = (!icmp_ln37 & !icmp_ln49_32)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node direction_33)   --->   "%direction_32 = select i1 %icmp_ln55_16, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2641 'select' 'direction_32' <Predicate = (!icmp_ln37 & !icmp_ln49_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2642 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_50 = select i1 %icmp_ln49_32, i17 %select_ln49_32, i17 %max_value_49" [max_loop/lsal.cpp:49]   --->   Operation 2642 'select' 'max_value_50' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2643 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_33 = select i1 %icmp_ln49_32, i2 %select_ln49_33, i2 %direction_32" [max_loop/lsal.cpp:49]   --->   Operation 2643 'select' 'direction_33' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2644 [1/1] (2.43ns)   --->   "%icmp_ln63_16 = icmp_sgt  i17 %max_value_50, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2644 'icmp' 'icmp_ln63_16' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2645 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_16, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2645 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2646 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_0_addr_2" [max_loop/lsal.cpp:67]   --->   Operation 2646 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_16)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_32 : Operation 2647 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2647 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_16)> <Delay = 1.58>
ST_32 : Operation 2648 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_33, i2 %direction_buff_0_addr_2" [max_loop/lsal.cpp:64]   --->   Operation 2648 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_16)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_32 : Operation 2649 [1/1] (0.00ns)   --->   "%trunc_ln65_16 = trunc i17 %max_value_50" [max_loop/lsal.cpp:65]   --->   Operation 2649 'trunc' 'trunc_ln65_16' <Predicate = (!icmp_ln37 & icmp_ln63_16)> <Delay = 0.00>
ST_32 : Operation 2650 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2650 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_16)> <Delay = 1.58>
ST_32 : Operation 2651 [1/1] (0.00ns)   --->   "%diag_array_3_load_16 = phi i16 0, void, i16 %trunc_ln65_16, void" [max_loop/lsal.cpp:65]   --->   Operation 2651 'phi' 'diag_array_3_load_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2652 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_16, i3 %diag_array_3_0_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 2652 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_32 : Operation 2653 [1/1] (2.43ns)   --->   "%icmp_ln71_16 = icmp_sgt  i17 %max_value_50, i17 %max_value_arr_0_load_2" [max_loop/lsal.cpp:71]   --->   Operation 2653 'icmp' 'icmp_ln71_16' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2654 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_16, void %._crit_edge63_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2654 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2655 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_50, i2 %max_value_arr_0_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 2655 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 2656 [1/1] (0.00ns)   --->   "%shl_ln73_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_15, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2656 'bitconcatenate' 'shl_ln73_15' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 0.00>
ST_32 : Operation 2657 [1/1] (0.00ns)   --->   "%or_ln73_16 = or i22 %shl_ln73_15, i22 15" [max_loop/lsal.cpp:73]   --->   Operation 2657 'or' 'or_ln73_16' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 0.00>
ST_32 : Operation 2658 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_16, i2 %max_index_arr_0_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 2658 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_32 : Operation 2659 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge63_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2659 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 0.00>
ST_32 : Operation 2660 [1/1] (0.00ns)   --->   "%database_buff_4_addr_28 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 2660 'getelementptr' 'database_buff_4_addr_28' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_32 : Operation 2661 [1/1] (0.00ns)   --->   "%database_buff_6_addr_28 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 2661 'getelementptr' 'database_buff_6_addr_28' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_32 : Operation 2662 [1/1] (0.00ns)   --->   "%database_buff_7_addr_28 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 2662 'getelementptr' 'database_buff_7_addr_28' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_32 : Operation 2663 [1/1] (0.00ns)   --->   "%database_buff_1_addr_28 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 2663 'getelementptr' 'database_buff_1_addr_28' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_32 : Operation 2664 [2/2] (3.25ns)   --->   "%database_buff_4_load_27 = load i14 %database_buff_4_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2664 'load' 'database_buff_4_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2665 [2/2] (3.25ns)   --->   "%database_buff_6_load_27 = load i14 %database_buff_6_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2665 'load' 'database_buff_6_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2666 [2/2] (3.25ns)   --->   "%database_buff_7_load_27 = load i14 %database_buff_7_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2666 'load' 'database_buff_7_load_27' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2667 [2/2] (3.25ns)   --->   "%database_buff_1_load_27 = load i14 %database_buff_1_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2667 'load' 'database_buff_1_load_27' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2668 [1/1] (0.00ns)   --->   "%database_buff_4_addr_29 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 2668 'getelementptr' 'database_buff_4_addr_29' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_32 : Operation 2669 [1/1] (0.00ns)   --->   "%database_buff_6_addr_29 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 2669 'getelementptr' 'database_buff_6_addr_29' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_32 : Operation 2670 [1/1] (0.00ns)   --->   "%database_buff_7_addr_29 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 2670 'getelementptr' 'database_buff_7_addr_29' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_32 : Operation 2671 [1/1] (0.00ns)   --->   "%database_buff_1_addr_29 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 2671 'getelementptr' 'database_buff_1_addr_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_32 : Operation 2672 [2/2] (3.25ns)   --->   "%database_buff_4_load_28 = load i14 %database_buff_4_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 2672 'load' 'database_buff_4_load_28' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2673 [2/2] (3.25ns)   --->   "%database_buff_6_load_28 = load i14 %database_buff_6_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 2673 'load' 'database_buff_6_load_28' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2674 [2/2] (3.25ns)   --->   "%database_buff_7_load_28 = load i14 %database_buff_7_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 2674 'load' 'database_buff_7_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2675 [2/2] (3.25ns)   --->   "%database_buff_1_load_28 = load i14 %database_buff_1_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 2675 'load' 'database_buff_1_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 2676 [1/2] (3.25ns)   --->   "%direction_buff_7_load = load i2 %direction_buff_7_addr"   --->   Operation 2676 'load' 'direction_buff_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_32 : Operation 2677 [1/1] (0.00ns)   --->   "%direction_buff_7_load_cast = zext i2 %direction_buff_7_load"   --->   Operation 2677 'zext' 'direction_buff_7_load_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2678 [1/1] (0.00ns)   --->   "%arrayidx54_sum_778 = or i22 %shl_ln1, i22 7" [max_loop/lsal.cpp:76]   --->   Operation 2678 'or' 'arrayidx54_sum_778' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2679 [1/1] (0.00ns)   --->   "%arrayidx54_sum_778_cast = zext i22 %arrayidx54_sum_778" [max_loop/lsal.cpp:76]   --->   Operation 2679 'zext' 'arrayidx54_sum_778_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2680 [1/1] (0.00ns)   --->   "%direction_matrix_addr_7 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_778_cast" [max_loop/lsal.cpp:76]   --->   Operation 2680 'getelementptr' 'direction_matrix_addr_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2681 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_7_load_cast, i22 %direction_matrix_addr_7" [max_loop/lsal.cpp:76]   --->   Operation 2681 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_32 : Operation 2682 [1/2] (3.25ns)   --->   "%direction_buff_0_load_1 = load i2 %direction_buff_0_addr_1"   --->   Operation 2682 'load' 'direction_buff_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_32 : Operation 2683 [1/1] (0.00ns)   --->   "%direction_buff_0_load_1_cast = zext i2 %direction_buff_0_load_1"   --->   Operation 2683 'zext' 'direction_buff_0_load_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2684 [1/1] (0.00ns)   --->   "%arrayidx54_sum_879 = or i22 %shl_ln1, i22 8" [max_loop/lsal.cpp:76]   --->   Operation 2684 'or' 'arrayidx54_sum_879' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2685 [1/1] (0.00ns)   --->   "%arrayidx54_sum_879_cast = zext i22 %arrayidx54_sum_879" [max_loop/lsal.cpp:76]   --->   Operation 2685 'zext' 'arrayidx54_sum_879_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2686 [1/1] (0.00ns)   --->   "%direction_matrix_addr_8 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_879_cast" [max_loop/lsal.cpp:76]   --->   Operation 2686 'getelementptr' 'direction_matrix_addr_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 2687 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_0_load_1_cast, i22 %direction_matrix_addr_8" [max_loop/lsal.cpp:76]   --->   Operation 2687 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_32 : Operation 2688 [2/2] (3.25ns)   --->   "%direction_buff_1_load_1 = load i2 %direction_buff_1_addr_1"   --->   Operation 2688 'load' 'direction_buff_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_32 : Operation 2689 [2/2] (3.25ns)   --->   "%direction_buff_2_load_1 = load i2 %direction_buff_2_addr_1"   --->   Operation 2689 'load' 'direction_buff_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_32 : Operation 2690 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_11, i2 %diag_array_2_3_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 2690 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 2691 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_16, i3 %diag_array_2_0_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 2691 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 33 <SV = 22> <Delay = 7.24>
ST_33 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node max_value_38)   --->   "%select_ln49_24 = select i1 %and_ln49_12, i17 %west_44, i17 %west_43" [max_loop/lsal.cpp:49]   --->   Operation 2692 'select' 'select_ln49_24' <Predicate = (!icmp_ln37 & icmp_ln49_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node direction_25)   --->   "%select_ln49_25 = select i1 %and_ln49_12, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2693 'select' 'select_ln49_25' <Predicate = (!icmp_ln37 & icmp_ln49_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2694 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_37 = select i1 %icmp_ln55_12, i17 %west_44, i17 %northwest_12" [max_loop/lsal.cpp:58]   --->   Operation 2694 'select' 'max_value_37' <Predicate = (!icmp_ln37 & !icmp_ln49_24)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node direction_25)   --->   "%direction_24 = select i1 %icmp_ln55_12, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2695 'select' 'direction_24' <Predicate = (!icmp_ln37 & !icmp_ln49_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2696 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_38 = select i1 %icmp_ln49_24, i17 %select_ln49_24, i17 %max_value_37" [max_loop/lsal.cpp:49]   --->   Operation 2696 'select' 'max_value_38' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2697 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_25 = select i1 %icmp_ln49_24, i2 %select_ln49_25, i2 %direction_24" [max_loop/lsal.cpp:49]   --->   Operation 2697 'select' 'direction_25' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2698 [1/1] (2.43ns)   --->   "%icmp_ln63_12 = icmp_sgt  i17 %max_value_38, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2698 'icmp' 'icmp_ln63_12' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2699 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_12, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2699 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2700 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_4_addr_1" [max_loop/lsal.cpp:67]   --->   Operation 2700 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_12)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_33 : Operation 2701 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2701 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_12)> <Delay = 1.58>
ST_33 : Operation 2702 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_25, i2 %direction_buff_4_addr_1" [max_loop/lsal.cpp:64]   --->   Operation 2702 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_12)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_33 : Operation 2703 [1/1] (0.00ns)   --->   "%trunc_ln65_12 = trunc i17 %max_value_38" [max_loop/lsal.cpp:65]   --->   Operation 2703 'trunc' 'trunc_ln65_12' <Predicate = (!icmp_ln37 & icmp_ln63_12)> <Delay = 0.00>
ST_33 : Operation 2704 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2704 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_12)> <Delay = 1.58>
ST_33 : Operation 2705 [1/1] (0.00ns)   --->   "%diag_array_3_load_12 = phi i16 0, void, i16 %trunc_ln65_12, void" [max_loop/lsal.cpp:65]   --->   Operation 2705 'phi' 'diag_array_3_load_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2706 [1/1] (2.43ns)   --->   "%icmp_ln71_12 = icmp_sgt  i17 %max_value_38, i17 %max_value_arr_4_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2706 'icmp' 'icmp_ln71_12' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2707 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_12, void %._crit_edge55_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2707 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2708 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_38, i2 %max_value_arr_4_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2708 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_33 : Operation 2709 [1/1] (0.00ns)   --->   "%shl_ln73_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_11, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2709 'bitconcatenate' 'shl_ln73_11' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 0.00>
ST_33 : Operation 2710 [1/1] (0.00ns)   --->   "%or_ln73_12 = or i22 %shl_ln73_11, i22 19" [max_loop/lsal.cpp:73]   --->   Operation 2710 'or' 'or_ln73_12' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 0.00>
ST_33 : Operation 2711 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_12, i2 %max_index_arr_4_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2711 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_33 : Operation 2712 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge55_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2712 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 0.00>
ST_33 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node max_value_41)   --->   "%select_ln49_26 = select i1 %and_ln49_13, i17 %west_45, i17 %west_44" [max_loop/lsal.cpp:49]   --->   Operation 2713 'select' 'select_ln49_26' <Predicate = (!icmp_ln37 & icmp_ln49_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node direction_27)   --->   "%select_ln49_27 = select i1 %and_ln49_13, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2714 'select' 'select_ln49_27' <Predicate = (!icmp_ln37 & icmp_ln49_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2715 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_40 = select i1 %icmp_ln55_13, i17 %west_45, i17 %northwest_13" [max_loop/lsal.cpp:58]   --->   Operation 2715 'select' 'max_value_40' <Predicate = (!icmp_ln37 & !icmp_ln49_26)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node direction_27)   --->   "%direction_26 = select i1 %icmp_ln55_13, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2716 'select' 'direction_26' <Predicate = (!icmp_ln37 & !icmp_ln49_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2717 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_41 = select i1 %icmp_ln49_26, i17 %select_ln49_26, i17 %max_value_40" [max_loop/lsal.cpp:49]   --->   Operation 2717 'select' 'max_value_41' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2718 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_27 = select i1 %icmp_ln49_26, i2 %select_ln49_27, i2 %direction_26" [max_loop/lsal.cpp:49]   --->   Operation 2718 'select' 'direction_27' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2719 [1/1] (2.43ns)   --->   "%icmp_ln63_13 = icmp_sgt  i17 %max_value_41, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2719 'icmp' 'icmp_ln63_13' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2720 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_13, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2720 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2721 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_5_addr_1" [max_loop/lsal.cpp:67]   --->   Operation 2721 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_13)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_33 : Operation 2722 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2722 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_13)> <Delay = 1.58>
ST_33 : Operation 2723 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_27, i2 %direction_buff_5_addr_1" [max_loop/lsal.cpp:64]   --->   Operation 2723 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_13)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_33 : Operation 2724 [1/1] (0.00ns)   --->   "%trunc_ln65_13 = trunc i17 %max_value_41" [max_loop/lsal.cpp:65]   --->   Operation 2724 'trunc' 'trunc_ln65_13' <Predicate = (!icmp_ln37 & icmp_ln63_13)> <Delay = 0.00>
ST_33 : Operation 2725 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2725 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_13)> <Delay = 1.58>
ST_33 : Operation 2726 [1/1] (0.00ns)   --->   "%diag_array_3_load_13 = phi i16 0, void, i16 %trunc_ln65_13, void" [max_loop/lsal.cpp:65]   --->   Operation 2726 'phi' 'diag_array_3_load_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2727 [1/1] (2.43ns)   --->   "%icmp_ln71_13 = icmp_sgt  i17 %max_value_41, i17 %max_value_arr_5_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2727 'icmp' 'icmp_ln71_13' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2728 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_13, void %._crit_edge57_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2728 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2729 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_41, i2 %max_value_arr_5_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2729 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_13)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_33 : Operation 2730 [1/1] (0.00ns)   --->   "%shl_ln73_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_12, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2730 'bitconcatenate' 'shl_ln73_12' <Predicate = (!icmp_ln37 & icmp_ln71_13)> <Delay = 0.00>
ST_33 : Operation 2731 [1/1] (0.00ns)   --->   "%or_ln73_13 = or i22 %shl_ln73_12, i22 18" [max_loop/lsal.cpp:73]   --->   Operation 2731 'or' 'or_ln73_13' <Predicate = (!icmp_ln37 & icmp_ln71_13)> <Delay = 0.00>
ST_33 : Operation 2732 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_13, i2 %max_index_arr_5_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2732 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_13)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_33 : Operation 2733 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge57_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2733 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_13)> <Delay = 0.00>
ST_33 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_14)   --->   "%select_ln41_97 = select i1 %or_ln41_3, i8 %select_ln41_95, i8 %select_ln41_96" [max_loop/lsal.cpp:41]   --->   Operation 2734 'select' 'select_ln41_97' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2735 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_14 = icmp_eq  i8 %querry_buff_1_load_1, i8 %select_ln41_97" [max_loop/lsal.cpp:41]   --->   Operation 2735 'icmp' 'icmp_ln41_14' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node northwest_14)   --->   "%select_ln43_14 = select i1 %icmp_ln41_14, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2736 'select' 'select_ln43_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node northwest_14)   --->   "%sext_ln43_14 = sext i16 %diag_array_1_7_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2737 'sext' 'sext_ln43_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2738 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_14 = add i17 %select_ln43_14, i17 %sext_ln43_14" [max_loop/lsal.cpp:43]   --->   Operation 2738 'add' 'northwest_14' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln44_14 = sext i16 %diag_array_2_7_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2739 'sext' 'sext_ln44_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2740 [1/1] (2.07ns)   --->   "%west_46 = add i17 %sext_ln44_14, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2740 'add' 'west_46' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2741 [1/1] (2.43ns)   --->   "%icmp_ln49_28 = icmp_slt  i17 %northwest_14, i17 %west_45" [max_loop/lsal.cpp:49]   --->   Operation 2741 'icmp' 'icmp_ln49_28' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2742 [1/1] (2.43ns)   --->   "%icmp_ln49_29 = icmp_slt  i17 %west_45, i17 %west_46" [max_loop/lsal.cpp:49]   --->   Operation 2742 'icmp' 'icmp_ln49_29' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2743 [1/1] (0.97ns)   --->   "%and_ln49_14 = and i1 %icmp_ln49_28, i1 %icmp_ln49_29" [max_loop/lsal.cpp:49]   --->   Operation 2743 'and' 'and_ln49_14' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2744 [1/1] (2.43ns)   --->   "%icmp_ln55_14 = icmp_slt  i17 %northwest_14, i17 %west_46" [max_loop/lsal.cpp:55]   --->   Operation 2744 'icmp' 'icmp_ln55_14' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_15)   --->   "%select_ln41_104 = select i1 %or_ln41_3, i8 %select_ln41_102, i8 %select_ln41_103" [max_loop/lsal.cpp:41]   --->   Operation 2745 'select' 'select_ln41_104' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2746 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_15 = icmp_eq  i8 %querry_buff_0_load_1, i8 %select_ln41_104" [max_loop/lsal.cpp:41]   --->   Operation 2746 'icmp' 'icmp_ln41_15' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node northwest_15)   --->   "%select_ln43_15 = select i1 %icmp_ln41_15, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2747 'select' 'select_ln43_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node northwest_15)   --->   "%sext_ln43_15 = sext i16 %diag_array_1_0_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2748 'sext' 'sext_ln43_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2749 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_15 = add i17 %select_ln43_15, i17 %sext_ln43_15" [max_loop/lsal.cpp:43]   --->   Operation 2749 'add' 'northwest_15' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2750 [1/1] (2.43ns)   --->   "%icmp_ln49_30 = icmp_slt  i17 %northwest_15, i17 %west_46" [max_loop/lsal.cpp:49]   --->   Operation 2750 'icmp' 'icmp_ln49_30' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2751 [1/1] (2.43ns)   --->   "%icmp_ln49_31 = icmp_slt  i17 %west_46, i17 %west_47" [max_loop/lsal.cpp:49]   --->   Operation 2751 'icmp' 'icmp_ln49_31' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2752 [1/1] (0.97ns)   --->   "%and_ln49_15 = and i1 %icmp_ln49_30, i1 %icmp_ln49_31" [max_loop/lsal.cpp:49]   --->   Operation 2752 'and' 'and_ln49_15' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2753 [1/1] (2.43ns)   --->   "%icmp_ln55_15 = icmp_slt  i17 %northwest_15, i17 %west_47" [max_loop/lsal.cpp:55]   --->   Operation 2753 'icmp' 'icmp_ln55_15' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2754 [1/1] (0.00ns)   --->   "%database_buff_1_addr_25 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 2754 'getelementptr' 'database_buff_1_addr_25' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 2755 [1/1] (0.00ns)   --->   "%database_buff_4_addr_25 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 2755 'getelementptr' 'database_buff_4_addr_25' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 2756 [1/1] (0.00ns)   --->   "%database_buff_6_addr_25 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 2756 'getelementptr' 'database_buff_6_addr_25' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 2757 [1/1] (0.00ns)   --->   "%database_buff_7_addr_25 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 2757 'getelementptr' 'database_buff_7_addr_25' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 2758 [2/2] (3.25ns)   --->   "%database_buff_7_load_24 = load i14 %database_buff_7_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 2758 'load' 'database_buff_7_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2759 [2/2] (3.25ns)   --->   "%database_buff_1_load_24 = load i14 %database_buff_1_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 2759 'load' 'database_buff_1_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2760 [2/2] (3.25ns)   --->   "%database_buff_4_load_24 = load i14 %database_buff_4_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 2760 'load' 'database_buff_4_load_24' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2761 [2/2] (3.25ns)   --->   "%database_buff_6_load_24 = load i14 %database_buff_6_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 2761 'load' 'database_buff_6_load_24' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2762 [1/2] (3.25ns)   --->   "%database_buff_4_load_27 = load i14 %database_buff_4_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2762 'load' 'database_buff_4_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2763 [1/2] (3.25ns)   --->   "%database_buff_6_load_27 = load i14 %database_buff_6_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2763 'load' 'database_buff_6_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2764 [1/2] (3.25ns)   --->   "%database_buff_7_load_27 = load i14 %database_buff_7_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2764 'load' 'database_buff_7_load_27' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2765 [1/2] (3.25ns)   --->   "%database_buff_1_load_27 = load i14 %database_buff_1_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2765 'load' 'database_buff_1_load_27' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_186)   --->   "%select_ln41_182 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_27, i8 %database_buff_0_load_27" [max_loop/lsal.cpp:41]   --->   Operation 2766 'select' 'select_ln41_182' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2767 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_183 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_27, i8 %database_buff_6_load_27" [max_loop/lsal.cpp:41]   --->   Operation 2767 'select' 'select_ln41_183' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_187)   --->   "%select_ln41_184 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_27, i8 %database_buff_4_load_27" [max_loop/lsal.cpp:41]   --->   Operation 2768 'select' 'select_ln41_184' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2769 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_186 = select i1 %or_ln41, i8 %select_ln41_182, i8 %select_ln41_183" [max_loop/lsal.cpp:41]   --->   Operation 2769 'select' 'select_ln41_186' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2770 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_187 = select i1 %or_ln41_2, i8 %select_ln41_184, i8 %select_ln41_185" [max_loop/lsal.cpp:41]   --->   Operation 2770 'select' 'select_ln41_187' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2771 [1/2] (3.25ns)   --->   "%database_buff_4_load_28 = load i14 %database_buff_4_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 2771 'load' 'database_buff_4_load_28' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2772 [1/2] (3.25ns)   --->   "%database_buff_6_load_28 = load i14 %database_buff_6_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 2772 'load' 'database_buff_6_load_28' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2773 [1/2] (3.25ns)   --->   "%database_buff_7_load_28 = load i14 %database_buff_7_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 2773 'load' 'database_buff_7_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2774 [1/2] (3.25ns)   --->   "%database_buff_1_load_28 = load i14 %database_buff_1_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 2774 'load' 'database_buff_1_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_193)   --->   "%select_ln41_189 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_28, i8 %database_buff_1_load_28" [max_loop/lsal.cpp:41]   --->   Operation 2775 'select' 'select_ln41_189' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2776 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_190 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_28, i8 %database_buff_7_load_28" [max_loop/lsal.cpp:41]   --->   Operation 2776 'select' 'select_ln41_190' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_194)   --->   "%select_ln41_191 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_28, i8 %database_buff_5_load_28" [max_loop/lsal.cpp:41]   --->   Operation 2777 'select' 'select_ln41_191' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2778 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_192 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_28, i8 %database_buff_3_load_28" [max_loop/lsal.cpp:41]   --->   Operation 2778 'select' 'select_ln41_192' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2779 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_193 = select i1 %or_ln41, i8 %select_ln41_189, i8 %select_ln41_190" [max_loop/lsal.cpp:41]   --->   Operation 2779 'select' 'select_ln41_193' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2780 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_194 = select i1 %or_ln41_2, i8 %select_ln41_191, i8 %select_ln41_192" [max_loop/lsal.cpp:41]   --->   Operation 2780 'select' 'select_ln41_194' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2781 [1/1] (0.00ns)   --->   "%database_buff_6_addr_30 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 2781 'getelementptr' 'database_buff_6_addr_30' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 2782 [1/1] (0.00ns)   --->   "%database_buff_7_addr_30 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 2782 'getelementptr' 'database_buff_7_addr_30' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 2783 [1/1] (0.00ns)   --->   "%database_buff_1_addr_30 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 2783 'getelementptr' 'database_buff_1_addr_30' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 2784 [1/1] (0.00ns)   --->   "%database_buff_4_addr_30 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 2784 'getelementptr' 'database_buff_4_addr_30' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 2785 [2/2] (3.25ns)   --->   "%database_buff_4_load_29 = load i14 %database_buff_4_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 2785 'load' 'database_buff_4_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2786 [2/2] (3.25ns)   --->   "%database_buff_6_load_29 = load i14 %database_buff_6_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 2786 'load' 'database_buff_6_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2787 [2/2] (3.25ns)   --->   "%database_buff_7_load_29 = load i14 %database_buff_7_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 2787 'load' 'database_buff_7_load_29' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2788 [2/2] (3.25ns)   --->   "%database_buff_1_load_29 = load i14 %database_buff_1_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 2788 'load' 'database_buff_1_load_29' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 2789 [1/2] (3.25ns)   --->   "%direction_buff_1_load_1 = load i2 %direction_buff_1_addr_1"   --->   Operation 2789 'load' 'direction_buff_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_33 : Operation 2790 [1/1] (0.00ns)   --->   "%direction_buff_1_load_1_cast = zext i2 %direction_buff_1_load_1"   --->   Operation 2790 'zext' 'direction_buff_1_load_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2791 [1/1] (0.00ns)   --->   "%arrayidx54_sum_980 = or i22 %shl_ln1, i22 9" [max_loop/lsal.cpp:76]   --->   Operation 2791 'or' 'arrayidx54_sum_980' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2792 [1/1] (0.00ns)   --->   "%arrayidx54_sum_980_cast = zext i22 %arrayidx54_sum_980" [max_loop/lsal.cpp:76]   --->   Operation 2792 'zext' 'arrayidx54_sum_980_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2793 [1/1] (0.00ns)   --->   "%direction_matrix_addr_9 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_980_cast" [max_loop/lsal.cpp:76]   --->   Operation 2793 'getelementptr' 'direction_matrix_addr_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2794 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_1_load_1_cast, i22 %direction_matrix_addr_9" [max_loop/lsal.cpp:76]   --->   Operation 2794 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_33 : Operation 2795 [1/2] (3.25ns)   --->   "%direction_buff_2_load_1 = load i2 %direction_buff_2_addr_1"   --->   Operation 2795 'load' 'direction_buff_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_33 : Operation 2796 [1/1] (0.00ns)   --->   "%direction_buff_2_load_1_cast = zext i2 %direction_buff_2_load_1"   --->   Operation 2796 'zext' 'direction_buff_2_load_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2797 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1081 = or i22 %shl_ln1, i22 10" [max_loop/lsal.cpp:76]   --->   Operation 2797 'or' 'arrayidx54_sum_1081' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2798 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1081_cast = zext i22 %arrayidx54_sum_1081" [max_loop/lsal.cpp:76]   --->   Operation 2798 'zext' 'arrayidx54_sum_1081_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2799 [1/1] (0.00ns)   --->   "%direction_matrix_addr_10 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1081_cast" [max_loop/lsal.cpp:76]   --->   Operation 2799 'getelementptr' 'direction_matrix_addr_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 2800 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_2_load_1_cast, i22 %direction_matrix_addr_10" [max_loop/lsal.cpp:76]   --->   Operation 2800 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_33 : Operation 2801 [2/2] (3.25ns)   --->   "%direction_buff_3_load_1 = load i2 %direction_buff_3_addr_1"   --->   Operation 2801 'load' 'direction_buff_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_33 : Operation 2802 [2/2] (3.25ns)   --->   "%direction_buff_0_load_2 = load i2 %direction_buff_0_addr_2"   --->   Operation 2802 'load' 'direction_buff_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_33 : Operation 2803 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_12, i2 %diag_array_2_4_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 2803 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_33 : Operation 2804 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_13, i2 %diag_array_2_5_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 2804 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 34 <SV = 23> <Delay = 7.24>
ST_34 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node max_value_44)   --->   "%select_ln49_28 = select i1 %and_ln49_14, i17 %west_46, i17 %west_45" [max_loop/lsal.cpp:49]   --->   Operation 2805 'select' 'select_ln49_28' <Predicate = (!icmp_ln37 & icmp_ln49_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node direction_29)   --->   "%select_ln49_29 = select i1 %and_ln49_14, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2806 'select' 'select_ln49_29' <Predicate = (!icmp_ln37 & icmp_ln49_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2807 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_43 = select i1 %icmp_ln55_14, i17 %west_46, i17 %northwest_14" [max_loop/lsal.cpp:58]   --->   Operation 2807 'select' 'max_value_43' <Predicate = (!icmp_ln37 & !icmp_ln49_28)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node direction_29)   --->   "%direction_28 = select i1 %icmp_ln55_14, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2808 'select' 'direction_28' <Predicate = (!icmp_ln37 & !icmp_ln49_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2809 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_44 = select i1 %icmp_ln49_28, i17 %select_ln49_28, i17 %max_value_43" [max_loop/lsal.cpp:49]   --->   Operation 2809 'select' 'max_value_44' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2810 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_29 = select i1 %icmp_ln49_28, i2 %select_ln49_29, i2 %direction_28" [max_loop/lsal.cpp:49]   --->   Operation 2810 'select' 'direction_29' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2811 [1/1] (2.43ns)   --->   "%icmp_ln63_14 = icmp_sgt  i17 %max_value_44, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2811 'icmp' 'icmp_ln63_14' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2812 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_14, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2812 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2813 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_6_addr_1" [max_loop/lsal.cpp:67]   --->   Operation 2813 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_14)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_34 : Operation 2814 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2814 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_14)> <Delay = 1.58>
ST_34 : Operation 2815 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_29, i2 %direction_buff_6_addr_1" [max_loop/lsal.cpp:64]   --->   Operation 2815 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_14)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_34 : Operation 2816 [1/1] (0.00ns)   --->   "%trunc_ln65_14 = trunc i17 %max_value_44" [max_loop/lsal.cpp:65]   --->   Operation 2816 'trunc' 'trunc_ln65_14' <Predicate = (!icmp_ln37 & icmp_ln63_14)> <Delay = 0.00>
ST_34 : Operation 2817 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2817 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_14)> <Delay = 1.58>
ST_34 : Operation 2818 [1/1] (0.00ns)   --->   "%diag_array_3_load_14 = phi i16 0, void, i16 %trunc_ln65_14, void" [max_loop/lsal.cpp:65]   --->   Operation 2818 'phi' 'diag_array_3_load_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2819 [1/1] (2.43ns)   --->   "%icmp_ln71_14 = icmp_sgt  i17 %max_value_44, i17 %max_value_arr_6_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2819 'icmp' 'icmp_ln71_14' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2820 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_14, void %._crit_edge59_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2820 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2821 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_44, i2 %max_value_arr_6_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2821 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_34 : Operation 2822 [1/1] (0.00ns)   --->   "%shl_ln73_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_13, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2822 'bitconcatenate' 'shl_ln73_13' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 0.00>
ST_34 : Operation 2823 [1/1] (0.00ns)   --->   "%or_ln73_14 = or i22 %shl_ln73_13, i22 17" [max_loop/lsal.cpp:73]   --->   Operation 2823 'or' 'or_ln73_14' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 0.00>
ST_34 : Operation 2824 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_14, i2 %max_index_arr_6_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2824 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_34 : Operation 2825 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge59_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2825 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 0.00>
ST_34 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node max_value_47)   --->   "%select_ln49_30 = select i1 %and_ln49_15, i17 %west_47, i17 %west_46" [max_loop/lsal.cpp:49]   --->   Operation 2826 'select' 'select_ln49_30' <Predicate = (!icmp_ln37 & icmp_ln49_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node direction_31)   --->   "%select_ln49_31 = select i1 %and_ln49_15, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2827 'select' 'select_ln49_31' <Predicate = (!icmp_ln37 & icmp_ln49_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2828 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_46 = select i1 %icmp_ln55_15, i17 %west_47, i17 %northwest_15" [max_loop/lsal.cpp:58]   --->   Operation 2828 'select' 'max_value_46' <Predicate = (!icmp_ln37 & !icmp_ln49_30)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node direction_31)   --->   "%direction_30 = select i1 %icmp_ln55_15, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2829 'select' 'direction_30' <Predicate = (!icmp_ln37 & !icmp_ln49_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2830 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_47 = select i1 %icmp_ln49_30, i17 %select_ln49_30, i17 %max_value_46" [max_loop/lsal.cpp:49]   --->   Operation 2830 'select' 'max_value_47' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2831 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_31 = select i1 %icmp_ln49_30, i2 %select_ln49_31, i2 %direction_30" [max_loop/lsal.cpp:49]   --->   Operation 2831 'select' 'direction_31' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2832 [1/1] (2.43ns)   --->   "%icmp_ln63_15 = icmp_sgt  i17 %max_value_47, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2832 'icmp' 'icmp_ln63_15' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2833 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_15, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2833 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2834 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_7_addr_1" [max_loop/lsal.cpp:67]   --->   Operation 2834 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_15)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_34 : Operation 2835 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2835 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_15)> <Delay = 1.58>
ST_34 : Operation 2836 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_31, i2 %direction_buff_7_addr_1" [max_loop/lsal.cpp:64]   --->   Operation 2836 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_15)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_34 : Operation 2837 [1/1] (0.00ns)   --->   "%trunc_ln65_15 = trunc i17 %max_value_47" [max_loop/lsal.cpp:65]   --->   Operation 2837 'trunc' 'trunc_ln65_15' <Predicate = (!icmp_ln37 & icmp_ln63_15)> <Delay = 0.00>
ST_34 : Operation 2838 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2838 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_15)> <Delay = 1.58>
ST_34 : Operation 2839 [1/1] (0.00ns)   --->   "%diag_array_3_load_15 = phi i16 0, void, i16 %trunc_ln65_15, void" [max_loop/lsal.cpp:65]   --->   Operation 2839 'phi' 'diag_array_3_load_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2840 [1/1] (2.43ns)   --->   "%icmp_ln71_15 = icmp_sgt  i17 %max_value_47, i17 %max_value_arr_7_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2840 'icmp' 'icmp_ln71_15' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2841 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_15, void %._crit_edge61_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2841 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2842 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_47, i2 %max_value_arr_7_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2842 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_34 : Operation 2843 [1/1] (0.00ns)   --->   "%shl_ln73_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_14, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2843 'bitconcatenate' 'shl_ln73_14' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 0.00>
ST_34 : Operation 2844 [1/1] (0.00ns)   --->   "%or_ln73_15 = or i22 %shl_ln73_14, i22 16" [max_loop/lsal.cpp:73]   --->   Operation 2844 'or' 'or_ln73_15' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 0.00>
ST_34 : Operation 2845 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_15, i2 %max_index_arr_7_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2845 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_34 : Operation 2846 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge61_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2846 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 0.00>
ST_34 : Operation 2847 [1/1] (0.00ns)   --->   "%database_buff_6_addr_23 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 2847 'getelementptr' 'database_buff_6_addr_23' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_34 : Operation 2848 [1/1] (0.00ns)   --->   "%database_buff_7_addr_23 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 2848 'getelementptr' 'database_buff_7_addr_23' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_34 : Operation 2849 [1/1] (0.00ns)   --->   "%database_buff_1_addr_23 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 2849 'getelementptr' 'database_buff_1_addr_23' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_34 : Operation 2850 [1/1] (0.00ns)   --->   "%database_buff_4_addr_23 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 2850 'getelementptr' 'database_buff_4_addr_23' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_34 : Operation 2851 [2/2] (3.25ns)   --->   "%database_buff_6_load_22 = load i14 %database_buff_6_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2851 'load' 'database_buff_6_load_22' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2852 [2/2] (3.25ns)   --->   "%database_buff_7_load_22 = load i14 %database_buff_7_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2852 'load' 'database_buff_7_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2853 [2/2] (3.25ns)   --->   "%database_buff_1_load_22 = load i14 %database_buff_1_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2853 'load' 'database_buff_1_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2854 [2/2] (3.25ns)   --->   "%database_buff_4_load_22 = load i14 %database_buff_4_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2854 'load' 'database_buff_4_load_22' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2855 [1/1] (0.00ns)   --->   "%database_buff_7_addr_24 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 2855 'getelementptr' 'database_buff_7_addr_24' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_34 : Operation 2856 [1/1] (0.00ns)   --->   "%database_buff_1_addr_24 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 2856 'getelementptr' 'database_buff_1_addr_24' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_34 : Operation 2857 [1/1] (0.00ns)   --->   "%database_buff_4_addr_24 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 2857 'getelementptr' 'database_buff_4_addr_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_34 : Operation 2858 [1/1] (0.00ns)   --->   "%database_buff_6_addr_24 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 2858 'getelementptr' 'database_buff_6_addr_24' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_34 : Operation 2859 [2/2] (3.25ns)   --->   "%database_buff_6_load_23 = load i14 %database_buff_6_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2859 'load' 'database_buff_6_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2860 [2/2] (3.25ns)   --->   "%database_buff_7_load_23 = load i14 %database_buff_7_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2860 'load' 'database_buff_7_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2861 [2/2] (3.25ns)   --->   "%database_buff_1_load_23 = load i14 %database_buff_1_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2861 'load' 'database_buff_1_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2862 [2/2] (3.25ns)   --->   "%database_buff_4_load_23 = load i14 %database_buff_4_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2862 'load' 'database_buff_4_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2863 [1/2] (3.25ns)   --->   "%database_buff_7_load_24 = load i14 %database_buff_7_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 2863 'load' 'database_buff_7_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2864 [1/2] (3.25ns)   --->   "%database_buff_1_load_24 = load i14 %database_buff_1_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 2864 'load' 'database_buff_1_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2865 [1/2] (3.25ns)   --->   "%database_buff_4_load_24 = load i14 %database_buff_4_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 2865 'load' 'database_buff_4_load_24' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2866 [1/2] (3.25ns)   --->   "%database_buff_6_load_24 = load i14 %database_buff_6_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 2866 'load' 'database_buff_6_load_24' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_165)   --->   "%select_ln41_161 = select i1 %icmp_ln41_38, i8 %database_buff_6_load_24, i8 %database_buff_5_load_24" [max_loop/lsal.cpp:41]   --->   Operation 2867 'select' 'select_ln41_161' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2868 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_162 = select i1 %icmp_ln41_36, i8 %database_buff_4_load_24, i8 %database_buff_3_load_24" [max_loop/lsal.cpp:41]   --->   Operation 2868 'select' 'select_ln41_162' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_166)   --->   "%select_ln41_163 = select i1 %icmp_ln41_34, i8 %database_buff_2_load_24, i8 %database_buff_1_load_24" [max_loop/lsal.cpp:41]   --->   Operation 2869 'select' 'select_ln41_163' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2870 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_164 = select i1 %icmp_ln41_32, i8 %database_buff_0_load_24, i8 %database_buff_7_load_24" [max_loop/lsal.cpp:41]   --->   Operation 2870 'select' 'select_ln41_164' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2871 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_165 = select i1 %or_ln41, i8 %select_ln41_161, i8 %select_ln41_162" [max_loop/lsal.cpp:41]   --->   Operation 2871 'select' 'select_ln41_165' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2872 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_166 = select i1 %or_ln41_2, i8 %select_ln41_163, i8 %select_ln41_164" [max_loop/lsal.cpp:41]   --->   Operation 2872 'select' 'select_ln41_166' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_27)   --->   "%select_ln41_188 = select i1 %or_ln41_3, i8 %select_ln41_186, i8 %select_ln41_187" [max_loop/lsal.cpp:41]   --->   Operation 2873 'select' 'select_ln41_188' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2874 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_27 = icmp_eq  i8 %querry_buff_4_load_3, i8 %select_ln41_188" [max_loop/lsal.cpp:41]   --->   Operation 2874 'icmp' 'icmp_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node northwest_27)   --->   "%select_ln43_27 = select i1 %icmp_ln41_27, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2875 'select' 'select_ln43_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node northwest_27)   --->   "%sext_ln43_27 = sext i16 %diag_array_1_4_load_3" [max_loop/lsal.cpp:43]   --->   Operation 2876 'sext' 'sext_ln43_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2877 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_27 = add i17 %select_ln43_27, i17 %sext_ln43_27" [max_loop/lsal.cpp:43]   --->   Operation 2877 'add' 'northwest_27' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln44_27 = sext i16 %diag_array_2_4_load_3" [max_loop/lsal.cpp:44]   --->   Operation 2878 'sext' 'sext_ln44_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2879 [1/1] (2.07ns)   --->   "%west_59 = add i17 %sext_ln44_27, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2879 'add' 'west_59' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2880 [1/1] (2.43ns)   --->   "%icmp_ln49_54 = icmp_slt  i17 %northwest_27, i17 %west_58" [max_loop/lsal.cpp:49]   --->   Operation 2880 'icmp' 'icmp_ln49_54' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2881 [1/1] (2.43ns)   --->   "%icmp_ln49_55 = icmp_slt  i17 %west_58, i17 %west_59" [max_loop/lsal.cpp:49]   --->   Operation 2881 'icmp' 'icmp_ln49_55' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2882 [1/1] (0.97ns)   --->   "%and_ln49_27 = and i1 %icmp_ln49_54, i1 %icmp_ln49_55" [max_loop/lsal.cpp:49]   --->   Operation 2882 'and' 'and_ln49_27' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2883 [1/1] (2.43ns)   --->   "%icmp_ln55_27 = icmp_slt  i17 %northwest_27, i17 %west_59" [max_loop/lsal.cpp:55]   --->   Operation 2883 'icmp' 'icmp_ln55_27' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_28)   --->   "%select_ln41_195 = select i1 %or_ln41_3, i8 %select_ln41_193, i8 %select_ln41_194" [max_loop/lsal.cpp:41]   --->   Operation 2884 'select' 'select_ln41_195' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2885 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_28 = icmp_eq  i8 %querry_buff_3_load_3, i8 %select_ln41_195" [max_loop/lsal.cpp:41]   --->   Operation 2885 'icmp' 'icmp_ln41_28' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node northwest_28)   --->   "%select_ln43_28 = select i1 %icmp_ln41_28, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2886 'select' 'select_ln43_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node northwest_28)   --->   "%sext_ln43_28 = sext i16 %diag_array_1_5_load_3" [max_loop/lsal.cpp:43]   --->   Operation 2887 'sext' 'sext_ln43_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2888 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_28 = add i17 %select_ln43_28, i17 %sext_ln43_28" [max_loop/lsal.cpp:43]   --->   Operation 2888 'add' 'northwest_28' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln44_28 = sext i16 %diag_array_2_5_load_3" [max_loop/lsal.cpp:44]   --->   Operation 2889 'sext' 'sext_ln44_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2890 [1/1] (2.07ns)   --->   "%west_60 = add i17 %sext_ln44_28, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2890 'add' 'west_60' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2891 [1/1] (2.43ns)   --->   "%icmp_ln49_56 = icmp_slt  i17 %northwest_28, i17 %west_59" [max_loop/lsal.cpp:49]   --->   Operation 2891 'icmp' 'icmp_ln49_56' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2892 [1/1] (2.43ns)   --->   "%icmp_ln49_57 = icmp_slt  i17 %west_59, i17 %west_60" [max_loop/lsal.cpp:49]   --->   Operation 2892 'icmp' 'icmp_ln49_57' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2893 [1/1] (0.97ns)   --->   "%and_ln49_28 = and i1 %icmp_ln49_56, i1 %icmp_ln49_57" [max_loop/lsal.cpp:49]   --->   Operation 2893 'and' 'and_ln49_28' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2894 [1/1] (2.43ns)   --->   "%icmp_ln55_28 = icmp_slt  i17 %northwest_28, i17 %west_60" [max_loop/lsal.cpp:55]   --->   Operation 2894 'icmp' 'icmp_ln55_28' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2895 [1/2] (3.25ns)   --->   "%database_buff_4_load_29 = load i14 %database_buff_4_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 2895 'load' 'database_buff_4_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2896 [1/2] (3.25ns)   --->   "%database_buff_6_load_29 = load i14 %database_buff_6_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 2896 'load' 'database_buff_6_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2897 [1/2] (3.25ns)   --->   "%database_buff_7_load_29 = load i14 %database_buff_7_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 2897 'load' 'database_buff_7_load_29' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2898 [1/2] (3.25ns)   --->   "%database_buff_1_load_29 = load i14 %database_buff_1_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 2898 'load' 'database_buff_1_load_29' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_200)   --->   "%select_ln41_196 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_29, i8 %database_buff_2_load_29" [max_loop/lsal.cpp:41]   --->   Operation 2899 'select' 'select_ln41_196' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2900 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_197 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_29, i8 %database_buff_0_load_29" [max_loop/lsal.cpp:41]   --->   Operation 2900 'select' 'select_ln41_197' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_201)   --->   "%select_ln41_198 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_29, i8 %database_buff_6_load_29" [max_loop/lsal.cpp:41]   --->   Operation 2901 'select' 'select_ln41_198' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2902 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_199 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_29, i8 %database_buff_4_load_29" [max_loop/lsal.cpp:41]   --->   Operation 2902 'select' 'select_ln41_199' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2903 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_200 = select i1 %or_ln41, i8 %select_ln41_196, i8 %select_ln41_197" [max_loop/lsal.cpp:41]   --->   Operation 2903 'select' 'select_ln41_200' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2904 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_201 = select i1 %or_ln41_2, i8 %select_ln41_198, i8 %select_ln41_199" [max_loop/lsal.cpp:41]   --->   Operation 2904 'select' 'select_ln41_201' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2905 [1/2] (3.25ns)   --->   "%direction_buff_3_load_1 = load i2 %direction_buff_3_addr_1"   --->   Operation 2905 'load' 'direction_buff_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_34 : Operation 2906 [1/1] (0.00ns)   --->   "%direction_buff_3_load_1_cast = zext i2 %direction_buff_3_load_1"   --->   Operation 2906 'zext' 'direction_buff_3_load_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2907 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1182 = or i22 %shl_ln1, i22 11" [max_loop/lsal.cpp:76]   --->   Operation 2907 'or' 'arrayidx54_sum_1182' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2908 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1182_cast = zext i22 %arrayidx54_sum_1182" [max_loop/lsal.cpp:76]   --->   Operation 2908 'zext' 'arrayidx54_sum_1182_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2909 [1/1] (0.00ns)   --->   "%direction_matrix_addr_11 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1182_cast" [max_loop/lsal.cpp:76]   --->   Operation 2909 'getelementptr' 'direction_matrix_addr_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2910 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_3_load_1_cast, i22 %direction_matrix_addr_11" [max_loop/lsal.cpp:76]   --->   Operation 2910 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_34 : Operation 2911 [2/2] (3.25ns)   --->   "%direction_buff_4_load_1 = load i2 %direction_buff_4_addr_1"   --->   Operation 2911 'load' 'direction_buff_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_34 : Operation 2912 [2/2] (3.25ns)   --->   "%direction_buff_5_load_1 = load i2 %direction_buff_5_addr_1"   --->   Operation 2912 'load' 'direction_buff_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_34 : Operation 2913 [1/2] (3.25ns)   --->   "%direction_buff_0_load_2 = load i2 %direction_buff_0_addr_2"   --->   Operation 2913 'load' 'direction_buff_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_34 : Operation 2914 [1/1] (0.00ns)   --->   "%direction_buff_0_load_2_cast = zext i2 %direction_buff_0_load_2"   --->   Operation 2914 'zext' 'direction_buff_0_load_2_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2915 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1687 = or i22 %shl_ln1, i22 16" [max_loop/lsal.cpp:76]   --->   Operation 2915 'or' 'arrayidx54_sum_1687' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2916 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1687_cast = zext i22 %arrayidx54_sum_1687" [max_loop/lsal.cpp:76]   --->   Operation 2916 'zext' 'arrayidx54_sum_1687_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2917 [1/1] (0.00ns)   --->   "%direction_matrix_addr_16 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1687_cast" [max_loop/lsal.cpp:76]   --->   Operation 2917 'getelementptr' 'direction_matrix_addr_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 2918 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_0_load_2_cast, i22 %direction_matrix_addr_16" [max_loop/lsal.cpp:76]   --->   Operation 2918 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_34 : Operation 2919 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_14, i2 %diag_array_2_6_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 2919 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_34 : Operation 2920 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_15, i2 %diag_array_2_7_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 2920 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 35 <SV = 24> <Delay = 7.24>
ST_35 : Operation 2921 [1/1] (0.00ns)   --->   "%database_buff_4_addr_21 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 2921 'getelementptr' 'database_buff_4_addr_21' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_35 : Operation 2922 [1/1] (0.00ns)   --->   "%database_buff_6_addr_21 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 2922 'getelementptr' 'database_buff_6_addr_21' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_35 : Operation 2923 [1/1] (0.00ns)   --->   "%database_buff_7_addr_21 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 2923 'getelementptr' 'database_buff_7_addr_21' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_35 : Operation 2924 [1/1] (0.00ns)   --->   "%database_buff_1_addr_21 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 2924 'getelementptr' 'database_buff_1_addr_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_35 : Operation 2925 [2/2] (3.25ns)   --->   "%database_buff_4_load_20 = load i14 %database_buff_4_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 2925 'load' 'database_buff_4_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2926 [2/2] (3.25ns)   --->   "%database_buff_6_load_20 = load i14 %database_buff_6_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 2926 'load' 'database_buff_6_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2927 [2/2] (3.25ns)   --->   "%database_buff_7_load_20 = load i14 %database_buff_7_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 2927 'load' 'database_buff_7_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2928 [2/2] (3.25ns)   --->   "%database_buff_1_load_20 = load i14 %database_buff_1_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 2928 'load' 'database_buff_1_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2929 [1/2] (3.25ns)   --->   "%database_buff_6_load_22 = load i14 %database_buff_6_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2929 'load' 'database_buff_6_load_22' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2930 [1/2] (3.25ns)   --->   "%database_buff_7_load_22 = load i14 %database_buff_7_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2930 'load' 'database_buff_7_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2931 [1/2] (3.25ns)   --->   "%database_buff_1_load_22 = load i14 %database_buff_1_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2931 'load' 'database_buff_1_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2932 [1/2] (3.25ns)   --->   "%database_buff_4_load_22 = load i14 %database_buff_4_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2932 'load' 'database_buff_4_load_22' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_151)   --->   "%select_ln41_147 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_22, i8 %database_buff_3_load_22" [max_loop/lsal.cpp:41]   --->   Operation 2933 'select' 'select_ln41_147' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2934 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_148 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_22, i8 %database_buff_1_load_22" [max_loop/lsal.cpp:41]   --->   Operation 2934 'select' 'select_ln41_148' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_152)   --->   "%select_ln41_149 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_22, i8 %database_buff_7_load_22" [max_loop/lsal.cpp:41]   --->   Operation 2935 'select' 'select_ln41_149' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2936 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_150 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_22, i8 %database_buff_5_load_22" [max_loop/lsal.cpp:41]   --->   Operation 2936 'select' 'select_ln41_150' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2937 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_151 = select i1 %or_ln41, i8 %select_ln41_147, i8 %select_ln41_148" [max_loop/lsal.cpp:41]   --->   Operation 2937 'select' 'select_ln41_151' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2938 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_152 = select i1 %or_ln41_2, i8 %select_ln41_149, i8 %select_ln41_150" [max_loop/lsal.cpp:41]   --->   Operation 2938 'select' 'select_ln41_152' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2939 [1/2] (3.25ns)   --->   "%database_buff_6_load_23 = load i14 %database_buff_6_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2939 'load' 'database_buff_6_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2940 [1/2] (3.25ns)   --->   "%database_buff_7_load_23 = load i14 %database_buff_7_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2940 'load' 'database_buff_7_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2941 [1/2] (3.25ns)   --->   "%database_buff_1_load_23 = load i14 %database_buff_1_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2941 'load' 'database_buff_1_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2942 [1/2] (3.25ns)   --->   "%database_buff_4_load_23 = load i14 %database_buff_4_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2942 'load' 'database_buff_4_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_158)   --->   "%select_ln41_154 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_23, i8 %database_buff_4_load_23" [max_loop/lsal.cpp:41]   --->   Operation 2943 'select' 'select_ln41_154' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_159)   --->   "%select_ln41_156 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_23, i8 %database_buff_0_load_23" [max_loop/lsal.cpp:41]   --->   Operation 2944 'select' 'select_ln41_156' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2945 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_157 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_23, i8 %database_buff_6_load_23" [max_loop/lsal.cpp:41]   --->   Operation 2945 'select' 'select_ln41_157' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2946 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_158 = select i1 %or_ln41, i8 %select_ln41_154, i8 %select_ln41_155" [max_loop/lsal.cpp:41]   --->   Operation 2946 'select' 'select_ln41_158' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2947 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_159 = select i1 %or_ln41_2, i8 %select_ln41_156, i8 %select_ln41_157" [max_loop/lsal.cpp:41]   --->   Operation 2947 'select' 'select_ln41_159' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln44_23 = sext i16 %diag_array_2_0_load_3" [max_loop/lsal.cpp:44]   --->   Operation 2948 'sext' 'sext_ln44_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2949 [1/1] (2.07ns)   --->   "%west_55 = add i17 %sext_ln44_23, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2949 'add' 'west_55' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_24)   --->   "%select_ln41_167 = select i1 %or_ln41_3, i8 %select_ln41_165, i8 %select_ln41_166" [max_loop/lsal.cpp:41]   --->   Operation 2950 'select' 'select_ln41_167' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2951 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_24 = icmp_eq  i8 %querry_buff_7_load_3, i8 %select_ln41_167" [max_loop/lsal.cpp:41]   --->   Operation 2951 'icmp' 'icmp_ln41_24' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node northwest_24)   --->   "%select_ln43_24 = select i1 %icmp_ln41_24, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2952 'select' 'select_ln43_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node northwest_24)   --->   "%sext_ln43_24 = sext i16 %diag_array_1_1_load_3" [max_loop/lsal.cpp:43]   --->   Operation 2953 'sext' 'sext_ln43_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2954 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_24 = add i17 %select_ln43_24, i17 %sext_ln43_24" [max_loop/lsal.cpp:43]   --->   Operation 2954 'add' 'northwest_24' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln44_24 = sext i16 %diag_array_2_1_load_3" [max_loop/lsal.cpp:44]   --->   Operation 2955 'sext' 'sext_ln44_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2956 [1/1] (2.07ns)   --->   "%west_56 = add i17 %sext_ln44_24, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2956 'add' 'west_56' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2957 [1/1] (2.43ns)   --->   "%icmp_ln49_48 = icmp_slt  i17 %northwest_24, i17 %west_55" [max_loop/lsal.cpp:49]   --->   Operation 2957 'icmp' 'icmp_ln49_48' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2958 [1/1] (2.43ns)   --->   "%icmp_ln49_49 = icmp_slt  i17 %west_55, i17 %west_56" [max_loop/lsal.cpp:49]   --->   Operation 2958 'icmp' 'icmp_ln49_49' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2959 [1/1] (0.97ns)   --->   "%and_ln49_24 = and i1 %icmp_ln49_48, i1 %icmp_ln49_49" [max_loop/lsal.cpp:49]   --->   Operation 2959 'and' 'and_ln49_24' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2960 [1/1] (2.43ns)   --->   "%icmp_ln55_24 = icmp_slt  i17 %northwest_24, i17 %west_56" [max_loop/lsal.cpp:55]   --->   Operation 2960 'icmp' 'icmp_ln55_24' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2961 [1/1] (0.00ns)   --->   "%database_buff_1_addr_26 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 2961 'getelementptr' 'database_buff_1_addr_26' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_35 : Operation 2962 [1/1] (0.00ns)   --->   "%database_buff_4_addr_26 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 2962 'getelementptr' 'database_buff_4_addr_26' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_35 : Operation 2963 [1/1] (0.00ns)   --->   "%database_buff_6_addr_26 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 2963 'getelementptr' 'database_buff_6_addr_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_35 : Operation 2964 [1/1] (0.00ns)   --->   "%database_buff_7_addr_26 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 2964 'getelementptr' 'database_buff_7_addr_26' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_35 : Operation 2965 [2/2] (3.25ns)   --->   "%database_buff_1_load_25 = load i14 %database_buff_1_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 2965 'load' 'database_buff_1_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2966 [2/2] (3.25ns)   --->   "%database_buff_4_load_25 = load i14 %database_buff_4_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 2966 'load' 'database_buff_4_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2967 [2/2] (3.25ns)   --->   "%database_buff_6_load_25 = load i14 %database_buff_6_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 2967 'load' 'database_buff_6_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2968 [2/2] (3.25ns)   --->   "%database_buff_7_load_25 = load i14 %database_buff_7_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 2968 'load' 'database_buff_7_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node max_value_83)   --->   "%select_ln49_54 = select i1 %and_ln49_27, i17 %west_59, i17 %west_58" [max_loop/lsal.cpp:49]   --->   Operation 2969 'select' 'select_ln49_54' <Predicate = (!icmp_ln37 & icmp_ln49_54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node direction_55)   --->   "%select_ln49_55 = select i1 %and_ln49_27, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2970 'select' 'select_ln49_55' <Predicate = (!icmp_ln37 & icmp_ln49_54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2971 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_82 = select i1 %icmp_ln55_27, i17 %west_59, i17 %northwest_27" [max_loop/lsal.cpp:58]   --->   Operation 2971 'select' 'max_value_82' <Predicate = (!icmp_ln37 & !icmp_ln49_54)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node direction_55)   --->   "%direction_54 = select i1 %icmp_ln55_27, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2972 'select' 'direction_54' <Predicate = (!icmp_ln37 & !icmp_ln49_54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2973 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_83 = select i1 %icmp_ln49_54, i17 %select_ln49_54, i17 %max_value_82" [max_loop/lsal.cpp:49]   --->   Operation 2973 'select' 'max_value_83' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2974 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_55 = select i1 %icmp_ln49_54, i2 %select_ln49_55, i2 %direction_54" [max_loop/lsal.cpp:49]   --->   Operation 2974 'select' 'direction_55' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2975 [1/1] (2.43ns)   --->   "%icmp_ln63_27 = icmp_sgt  i17 %max_value_83, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2975 'icmp' 'icmp_ln63_27' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2976 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_27, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2976 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2977 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_3_addr_3" [max_loop/lsal.cpp:67]   --->   Operation 2977 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_35 : Operation 2978 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2978 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_27)> <Delay = 1.58>
ST_35 : Operation 2979 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_55, i2 %direction_buff_3_addr_3" [max_loop/lsal.cpp:64]   --->   Operation 2979 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_35 : Operation 2980 [1/1] (0.00ns)   --->   "%trunc_ln65_27 = trunc i17 %max_value_83" [max_loop/lsal.cpp:65]   --->   Operation 2980 'trunc' 'trunc_ln65_27' <Predicate = (!icmp_ln37 & icmp_ln63_27)> <Delay = 0.00>
ST_35 : Operation 2981 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 2981 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_27)> <Delay = 1.58>
ST_35 : Operation 2982 [1/1] (0.00ns)   --->   "%diag_array_3_load_27 = phi i16 0, void, i16 %trunc_ln65_27, void" [max_loop/lsal.cpp:65]   --->   Operation 2982 'phi' 'diag_array_3_load_27' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2983 [1/1] (2.43ns)   --->   "%icmp_ln71_27 = icmp_sgt  i17 %max_value_83, i17 %max_value_arr_3_load_3" [max_loop/lsal.cpp:71]   --->   Operation 2983 'icmp' 'icmp_ln71_27' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2984 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_27, void %._crit_edge85_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2984 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2985 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_83, i2 %max_value_arr_3_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 2985 'store' 'store_ln72' <Predicate = (icmp_ln71_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 2986 [1/1] (0.00ns)   --->   "%shl_ln73_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_26, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2986 'bitconcatenate' 'shl_ln73_26' <Predicate = (icmp_ln71_27)> <Delay = 0.00>
ST_35 : Operation 2987 [1/1] (0.00ns)   --->   "%or_ln73_27 = or i22 %shl_ln73_26, i22 4" [max_loop/lsal.cpp:73]   --->   Operation 2987 'or' 'or_ln73_27' <Predicate = (icmp_ln71_27)> <Delay = 0.00>
ST_35 : Operation 2988 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_27, i2 %max_index_arr_3_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 2988 'store' 'store_ln73' <Predicate = (icmp_ln71_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_35 : Operation 2989 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge85_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2989 'br' 'br_ln74' <Predicate = (icmp_ln71_27)> <Delay = 0.00>
ST_35 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node max_value_86)   --->   "%select_ln49_56 = select i1 %and_ln49_28, i17 %west_60, i17 %west_59" [max_loop/lsal.cpp:49]   --->   Operation 2990 'select' 'select_ln49_56' <Predicate = (!icmp_ln37 & icmp_ln49_56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node direction_57)   --->   "%select_ln49_57 = select i1 %and_ln49_28, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2991 'select' 'select_ln49_57' <Predicate = (!icmp_ln37 & icmp_ln49_56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2992 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_85 = select i1 %icmp_ln55_28, i17 %west_60, i17 %northwest_28" [max_loop/lsal.cpp:58]   --->   Operation 2992 'select' 'max_value_85' <Predicate = (!icmp_ln37 & !icmp_ln49_56)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node direction_57)   --->   "%direction_56 = select i1 %icmp_ln55_28, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2993 'select' 'direction_56' <Predicate = (!icmp_ln37 & !icmp_ln49_56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2994 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_86 = select i1 %icmp_ln49_56, i17 %select_ln49_56, i17 %max_value_85" [max_loop/lsal.cpp:49]   --->   Operation 2994 'select' 'max_value_86' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2995 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_57 = select i1 %icmp_ln49_56, i2 %select_ln49_57, i2 %direction_56" [max_loop/lsal.cpp:49]   --->   Operation 2995 'select' 'direction_57' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2996 [1/1] (2.43ns)   --->   "%icmp_ln63_28 = icmp_sgt  i17 %max_value_86, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2996 'icmp' 'icmp_ln63_28' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2997 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_28, void, void" [max_loop/lsal.cpp:63]   --->   Operation 2997 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 2998 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_4_addr_3" [max_loop/lsal.cpp:67]   --->   Operation 2998 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_28)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_35 : Operation 2999 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2999 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_28)> <Delay = 1.58>
ST_35 : Operation 3000 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_57, i2 %direction_buff_4_addr_3" [max_loop/lsal.cpp:64]   --->   Operation 3000 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_28)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_35 : Operation 3001 [1/1] (0.00ns)   --->   "%trunc_ln65_28 = trunc i17 %max_value_86" [max_loop/lsal.cpp:65]   --->   Operation 3001 'trunc' 'trunc_ln65_28' <Predicate = (!icmp_ln37 & icmp_ln63_28)> <Delay = 0.00>
ST_35 : Operation 3002 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 3002 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_28)> <Delay = 1.58>
ST_35 : Operation 3003 [1/1] (0.00ns)   --->   "%diag_array_3_load_28 = phi i16 0, void, i16 %trunc_ln65_28, void" [max_loop/lsal.cpp:65]   --->   Operation 3003 'phi' 'diag_array_3_load_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3004 [1/1] (2.43ns)   --->   "%icmp_ln71_28 = icmp_sgt  i17 %max_value_86, i17 %max_value_arr_4_load_3" [max_loop/lsal.cpp:71]   --->   Operation 3004 'icmp' 'icmp_ln71_28' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3005 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_28, void %._crit_edge87_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 3005 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3006 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_86, i2 %max_value_arr_4_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 3006 'store' 'store_ln72' <Predicate = (icmp_ln71_28)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 3007 [1/1] (0.00ns)   --->   "%shl_ln73_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_27, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 3007 'bitconcatenate' 'shl_ln73_27' <Predicate = (icmp_ln71_28)> <Delay = 0.00>
ST_35 : Operation 3008 [1/1] (0.00ns)   --->   "%or_ln73_28 = or i22 %shl_ln73_27, i22 3" [max_loop/lsal.cpp:73]   --->   Operation 3008 'or' 'or_ln73_28' <Predicate = (icmp_ln71_28)> <Delay = 0.00>
ST_35 : Operation 3009 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_28, i2 %max_index_arr_4_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 3009 'store' 'store_ln73' <Predicate = (icmp_ln71_28)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_35 : Operation 3010 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge87_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 3010 'br' 'br_ln74' <Predicate = (icmp_ln71_28)> <Delay = 0.00>
ST_35 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_29)   --->   "%select_ln41_202 = select i1 %or_ln41_3, i8 %select_ln41_200, i8 %select_ln41_201" [max_loop/lsal.cpp:41]   --->   Operation 3011 'select' 'select_ln41_202' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3012 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_29 = icmp_eq  i8 %querry_buff_2_load_3, i8 %select_ln41_202" [max_loop/lsal.cpp:41]   --->   Operation 3012 'icmp' 'icmp_ln41_29' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node northwest_29)   --->   "%select_ln43_29 = select i1 %icmp_ln41_29, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 3013 'select' 'select_ln43_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node northwest_29)   --->   "%sext_ln43_29 = sext i16 %diag_array_1_6_load_3" [max_loop/lsal.cpp:43]   --->   Operation 3014 'sext' 'sext_ln43_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 3015 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_29 = add i17 %select_ln43_29, i17 %sext_ln43_29" [max_loop/lsal.cpp:43]   --->   Operation 3015 'add' 'northwest_29' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3016 [1/1] (2.43ns)   --->   "%icmp_ln49_58 = icmp_slt  i17 %northwest_29, i17 %west_60" [max_loop/lsal.cpp:49]   --->   Operation 3016 'icmp' 'icmp_ln49_58' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3017 [1/1] (2.43ns)   --->   "%icmp_ln49_59 = icmp_slt  i17 %west_60, i17 %west_61" [max_loop/lsal.cpp:49]   --->   Operation 3017 'icmp' 'icmp_ln49_59' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3018 [1/1] (0.97ns)   --->   "%and_ln49_29 = and i1 %icmp_ln49_58, i1 %icmp_ln49_59" [max_loop/lsal.cpp:49]   --->   Operation 3018 'and' 'and_ln49_29' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3019 [1/1] (2.43ns)   --->   "%icmp_ln55_29 = icmp_slt  i17 %northwest_29, i17 %west_61" [max_loop/lsal.cpp:55]   --->   Operation 3019 'icmp' 'icmp_ln55_29' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3020 [1/2] (3.25ns)   --->   "%direction_buff_4_load_1 = load i2 %direction_buff_4_addr_1"   --->   Operation 3020 'load' 'direction_buff_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_35 : Operation 3021 [1/1] (0.00ns)   --->   "%direction_buff_4_load_1_cast = zext i2 %direction_buff_4_load_1"   --->   Operation 3021 'zext' 'direction_buff_4_load_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 3022 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1283 = or i22 %shl_ln1, i22 12" [max_loop/lsal.cpp:76]   --->   Operation 3022 'or' 'arrayidx54_sum_1283' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 3023 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1283_cast = zext i22 %arrayidx54_sum_1283" [max_loop/lsal.cpp:76]   --->   Operation 3023 'zext' 'arrayidx54_sum_1283_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 3024 [1/1] (0.00ns)   --->   "%direction_matrix_addr_12 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1283_cast" [max_loop/lsal.cpp:76]   --->   Operation 3024 'getelementptr' 'direction_matrix_addr_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 3025 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_4_load_1_cast, i22 %direction_matrix_addr_12" [max_loop/lsal.cpp:76]   --->   Operation 3025 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_35 : Operation 3026 [1/2] (3.25ns)   --->   "%direction_buff_5_load_1 = load i2 %direction_buff_5_addr_1"   --->   Operation 3026 'load' 'direction_buff_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_35 : Operation 3027 [1/1] (0.00ns)   --->   "%direction_buff_5_load_1_cast = zext i2 %direction_buff_5_load_1"   --->   Operation 3027 'zext' 'direction_buff_5_load_1_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 3028 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1384 = or i22 %shl_ln1, i22 13" [max_loop/lsal.cpp:76]   --->   Operation 3028 'or' 'arrayidx54_sum_1384' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 3029 [1/1] (0.00ns)   --->   "%arrayidx54_sum_1384_cast = zext i22 %arrayidx54_sum_1384" [max_loop/lsal.cpp:76]   --->   Operation 3029 'zext' 'arrayidx54_sum_1384_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 3030 [1/1] (0.00ns)   --->   "%direction_matrix_addr_13 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_1384_cast" [max_loop/lsal.cpp:76]   --->   Operation 3030 'getelementptr' 'direction_matrix_addr_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 3031 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_5_load_1_cast, i22 %direction_matrix_addr_13" [max_loop/lsal.cpp:76]   --->   Operation 3031 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_35 : Operation 3032 [2/2] (3.25ns)   --->   "%direction_buff_6_load_1 = load i2 %direction_buff_6_addr_1"   --->   Operation 3032 'load' 'direction_buff_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_35 : Operation 3033 [2/2] (3.25ns)   --->   "%direction_buff_7_load_1 = load i2 %direction_buff_7_addr_1"   --->   Operation 3033 'load' 'direction_buff_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_35 : Operation 3034 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_27, i2 %diag_array_2_3_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 3034 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 3035 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_28, i2 %diag_array_2_4_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 3035 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 36 <SV = 27> <Delay = 7.24>
ST_36 : Operation 3036 [1/1] (0.00ns)   --->   "%phi_ln41 = phi i8 %database_buff_0_load, void %branch296, i8 %database_buff_1_load, void %branch297, i8 %database_buff_2_load, void %branch298, i8 %database_buff_3_load, void %branch299, i8 %database_buff_4_load, void %branch300, i8 %database_buff_5_load, void %branch301, i8 %database_buff_6_load, void %branch302, i8 %database_buff_7_load, void %branch303" [max_loop/lsal.cpp:41]   --->   Operation 3036 'phi' 'phi_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3037 [1/1] (1.55ns)   --->   "%icmp_ln41 = icmp_eq  i8 %querry_buff_7_load, i8 %phi_ln41" [max_loop/lsal.cpp:41]   --->   Operation 3037 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3038 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %diag_array_2_0_load" [max_loop/lsal.cpp:42]   --->   Operation 3038 'sext' 'sext_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3039 [1/1] (2.07ns)   --->   "%north = add i17 %sext_ln42, i17 131071" [max_loop/lsal.cpp:42]   --->   Operation 3039 'add' 'north' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%select_ln43 = select i1 %icmp_ln41, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 3040 'select' 'select_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%sext_ln43 = sext i16 %diag_array_1_1_load" [max_loop/lsal.cpp:43]   --->   Operation 3041 'sext' 'sext_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3042 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest = add i17 %select_ln43, i17 %sext_ln43" [max_loop/lsal.cpp:43]   --->   Operation 3042 'add' 'northwest' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3043 [1/1] (2.43ns)   --->   "%icmp_ln49 = icmp_slt  i17 %northwest, i17 %north" [max_loop/lsal.cpp:49]   --->   Operation 3043 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3044 [1/1] (2.43ns)   --->   "%icmp_ln49_1 = icmp_slt  i17 %north, i17 %west_32" [max_loop/lsal.cpp:49]   --->   Operation 3044 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3045 [1/1] (0.97ns)   --->   "%and_ln49 = and i1 %icmp_ln49, i1 %icmp_ln49_1" [max_loop/lsal.cpp:49]   --->   Operation 3045 'and' 'and_ln49' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3046 [1/1] (2.43ns)   --->   "%icmp_ln55 = icmp_slt  i17 %northwest, i17 %west_32" [max_loop/lsal.cpp:55]   --->   Operation 3046 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node max_value_62)   --->   "%select_ln49_40 = select i1 %and_ln49_20, i17 %west_52, i17 %west_51" [max_loop/lsal.cpp:49]   --->   Operation 3047 'select' 'select_ln49_40' <Predicate = (!icmp_ln37 & icmp_ln49_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node direction_41)   --->   "%select_ln49_41 = select i1 %and_ln49_20, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 3048 'select' 'select_ln49_41' <Predicate = (!icmp_ln37 & icmp_ln49_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3049 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_61 = select i1 %icmp_ln55_20, i17 %west_52, i17 %northwest_20" [max_loop/lsal.cpp:58]   --->   Operation 3049 'select' 'max_value_61' <Predicate = (!icmp_ln37 & !icmp_ln49_40)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node direction_41)   --->   "%direction_40 = select i1 %icmp_ln55_20, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 3050 'select' 'direction_40' <Predicate = (!icmp_ln37 & !icmp_ln49_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3051 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_62 = select i1 %icmp_ln49_40, i17 %select_ln49_40, i17 %max_value_61" [max_loop/lsal.cpp:49]   --->   Operation 3051 'select' 'max_value_62' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3052 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_41 = select i1 %icmp_ln49_40, i2 %select_ln49_41, i2 %direction_40" [max_loop/lsal.cpp:49]   --->   Operation 3052 'select' 'direction_41' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3053 [1/1] (2.43ns)   --->   "%icmp_ln63_20 = icmp_sgt  i17 %max_value_62, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 3053 'icmp' 'icmp_ln63_20' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3054 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_20, void, void" [max_loop/lsal.cpp:63]   --->   Operation 3054 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3055 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_4_addr_2" [max_loop/lsal.cpp:67]   --->   Operation 3055 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_36 : Operation 3056 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 3056 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_20)> <Delay = 1.58>
ST_36 : Operation 3057 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_41, i2 %direction_buff_4_addr_2" [max_loop/lsal.cpp:64]   --->   Operation 3057 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_36 : Operation 3058 [1/1] (0.00ns)   --->   "%trunc_ln65_20 = trunc i17 %max_value_62" [max_loop/lsal.cpp:65]   --->   Operation 3058 'trunc' 'trunc_ln65_20' <Predicate = (!icmp_ln37 & icmp_ln63_20)> <Delay = 0.00>
ST_36 : Operation 3059 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 3059 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_20)> <Delay = 1.58>
ST_36 : Operation 3060 [1/1] (0.00ns)   --->   "%diag_array_3_load_20 = phi i16 0, void, i16 %trunc_ln65_20, void" [max_loop/lsal.cpp:65]   --->   Operation 3060 'phi' 'diag_array_3_load_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3061 [1/1] (2.43ns)   --->   "%icmp_ln71_20 = icmp_sgt  i17 %max_value_62, i17 %max_value_arr_4_load_2" [max_loop/lsal.cpp:71]   --->   Operation 3061 'icmp' 'icmp_ln71_20' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3062 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_20, void %._crit_edge71_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 3062 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3063 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_62, i2 %max_value_arr_4_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 3063 'store' 'store_ln72' <Predicate = (icmp_ln71_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_36 : Operation 3064 [1/1] (0.00ns)   --->   "%shl_ln73_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_19, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 3064 'bitconcatenate' 'shl_ln73_19' <Predicate = (icmp_ln71_20)> <Delay = 0.00>
ST_36 : Operation 3065 [1/1] (0.00ns)   --->   "%or_ln73_20 = or i22 %shl_ln73_19, i22 11" [max_loop/lsal.cpp:73]   --->   Operation 3065 'or' 'or_ln73_20' <Predicate = (icmp_ln71_20)> <Delay = 0.00>
ST_36 : Operation 3066 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_20, i2 %max_index_arr_4_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 3066 'store' 'store_ln73' <Predicate = (icmp_ln71_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_36 : Operation 3067 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge71_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 3067 'br' 'br_ln74' <Predicate = (icmp_ln71_20)> <Delay = 0.00>
ST_36 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_21)   --->   "%select_ln41_146 = select i1 %or_ln41_3, i8 %select_ln41_144, i8 %select_ln41_145" [max_loop/lsal.cpp:41]   --->   Operation 3068 'select' 'select_ln41_146' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3069 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_21 = icmp_eq  i8 %querry_buff_2_load_2, i8 %select_ln41_146" [max_loop/lsal.cpp:41]   --->   Operation 3069 'icmp' 'icmp_ln41_21' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node northwest_21)   --->   "%select_ln43_21 = select i1 %icmp_ln41_21, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 3070 'select' 'select_ln43_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node northwest_21)   --->   "%sext_ln43_21 = sext i16 %diag_array_1_6_load_2" [max_loop/lsal.cpp:43]   --->   Operation 3071 'sext' 'sext_ln43_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3072 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_21 = add i17 %select_ln43_21, i17 %sext_ln43_21" [max_loop/lsal.cpp:43]   --->   Operation 3072 'add' 'northwest_21' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3073 [1/1] (2.43ns)   --->   "%icmp_ln49_42 = icmp_slt  i17 %northwest_21, i17 %west_52" [max_loop/lsal.cpp:49]   --->   Operation 3073 'icmp' 'icmp_ln49_42' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3074 [1/1] (2.43ns)   --->   "%icmp_ln49_43 = icmp_slt  i17 %west_52, i17 %west_53" [max_loop/lsal.cpp:49]   --->   Operation 3074 'icmp' 'icmp_ln49_43' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3075 [1/1] (0.97ns)   --->   "%and_ln49_21 = and i1 %icmp_ln49_42, i1 %icmp_ln49_43" [max_loop/lsal.cpp:49]   --->   Operation 3075 'and' 'and_ln49_21' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3076 [1/1] (2.43ns)   --->   "%icmp_ln55_21 = icmp_slt  i17 %northwest_21, i17 %west_53" [max_loop/lsal.cpp:55]   --->   Operation 3076 'icmp' 'icmp_ln55_21' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node max_value_77)   --->   "%select_ln49_50 = select i1 %and_ln49_25, i17 %west_57, i17 %west_56" [max_loop/lsal.cpp:49]   --->   Operation 3077 'select' 'select_ln49_50' <Predicate = (!icmp_ln37 & icmp_ln49_50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node direction_51)   --->   "%select_ln49_51 = select i1 %and_ln49_25, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 3078 'select' 'select_ln49_51' <Predicate = (!icmp_ln37 & icmp_ln49_50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3079 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_76 = select i1 %icmp_ln55_25, i17 %west_57, i17 %northwest_25" [max_loop/lsal.cpp:58]   --->   Operation 3079 'select' 'max_value_76' <Predicate = (!icmp_ln37 & !icmp_ln49_50)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node direction_51)   --->   "%direction_50 = select i1 %icmp_ln55_25, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 3080 'select' 'direction_50' <Predicate = (!icmp_ln37 & !icmp_ln49_50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3081 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_77 = select i1 %icmp_ln49_50, i17 %select_ln49_50, i17 %max_value_76" [max_loop/lsal.cpp:49]   --->   Operation 3081 'select' 'max_value_77' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3082 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_51 = select i1 %icmp_ln49_50, i2 %select_ln49_51, i2 %direction_50" [max_loop/lsal.cpp:49]   --->   Operation 3082 'select' 'direction_51' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3083 [1/1] (2.43ns)   --->   "%icmp_ln63_25 = icmp_sgt  i17 %max_value_77, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 3083 'icmp' 'icmp_ln63_25' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3084 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_25, void, void" [max_loop/lsal.cpp:63]   --->   Operation 3084 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3085 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_1_addr_3" [max_loop/lsal.cpp:67]   --->   Operation 3085 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_36 : Operation 3086 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 3086 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_25)> <Delay = 1.58>
ST_36 : Operation 3087 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_51, i2 %direction_buff_1_addr_3" [max_loop/lsal.cpp:64]   --->   Operation 3087 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_36 : Operation 3088 [1/1] (0.00ns)   --->   "%trunc_ln65_25 = trunc i17 %max_value_77" [max_loop/lsal.cpp:65]   --->   Operation 3088 'trunc' 'trunc_ln65_25' <Predicate = (!icmp_ln37 & icmp_ln63_25)> <Delay = 0.00>
ST_36 : Operation 3089 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 3089 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_25)> <Delay = 1.58>
ST_36 : Operation 3090 [1/1] (0.00ns)   --->   "%diag_array_3_load_25 = phi i16 0, void, i16 %trunc_ln65_25, void" [max_loop/lsal.cpp:65]   --->   Operation 3090 'phi' 'diag_array_3_load_25' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3091 [1/1] (2.43ns)   --->   "%icmp_ln71_25 = icmp_sgt  i17 %max_value_77, i17 %max_value_arr_1_load_3" [max_loop/lsal.cpp:71]   --->   Operation 3091 'icmp' 'icmp_ln71_25' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3092 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_25, void %._crit_edge81_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 3092 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3093 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_77, i2 %max_value_arr_1_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 3093 'store' 'store_ln72' <Predicate = (icmp_ln71_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_36 : Operation 3094 [1/1] (0.00ns)   --->   "%shl_ln73_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_24, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 3094 'bitconcatenate' 'shl_ln73_24' <Predicate = (icmp_ln71_25)> <Delay = 0.00>
ST_36 : Operation 3095 [1/1] (0.00ns)   --->   "%or_ln73_25 = or i22 %shl_ln73_24, i22 6" [max_loop/lsal.cpp:73]   --->   Operation 3095 'or' 'or_ln73_25' <Predicate = (icmp_ln71_25)> <Delay = 0.00>
ST_36 : Operation 3096 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_25, i2 %max_index_arr_1_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 3096 'store' 'store_ln73' <Predicate = (icmp_ln71_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_36 : Operation 3097 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge81_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 3097 'br' 'br_ln74' <Predicate = (icmp_ln71_25)> <Delay = 0.00>
ST_36 : Operation 3098 [2/2] (3.25ns)   --->   "%direction_buff_6_load_2 = load i2 %direction_buff_6_addr_2"   --->   Operation 3098 'load' 'direction_buff_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_36 : Operation 3099 [2/2] (3.25ns)   --->   "%direction_buff_7_load_2 = load i2 %direction_buff_7_addr_2"   --->   Operation 3099 'load' 'direction_buff_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_36 : Operation 3100 [1/2] (3.25ns)   --->   "%direction_buff_0_load_3 = load i2 %direction_buff_0_addr_3"   --->   Operation 3100 'load' 'direction_buff_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_36 : Operation 3101 [1/1] (0.00ns)   --->   "%direction_buff_0_load_3_cast = zext i2 %direction_buff_0_load_3"   --->   Operation 3101 'zext' 'direction_buff_0_load_3_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3102 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2495 = or i22 %shl_ln1, i22 24" [max_loop/lsal.cpp:76]   --->   Operation 3102 'or' 'arrayidx54_sum_2495' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3103 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2495_cast = zext i22 %arrayidx54_sum_2495" [max_loop/lsal.cpp:76]   --->   Operation 3103 'zext' 'arrayidx54_sum_2495_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3104 [1/1] (0.00ns)   --->   "%direction_matrix_addr_24 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2495_cast" [max_loop/lsal.cpp:76]   --->   Operation 3104 'getelementptr' 'direction_matrix_addr_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3105 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_0_load_3_cast, i22 %direction_matrix_addr_24" [max_loop/lsal.cpp:76]   --->   Operation 3105 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_36 : Operation 3106 [1/1] (0.00ns)   --->   "%direction_buff_4_load_3_cast = zext i2 %direction_buff_4_load_3"   --->   Operation 3106 'zext' 'direction_buff_4_load_3_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3107 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2899 = or i22 %shl_ln1, i22 28" [max_loop/lsal.cpp:76]   --->   Operation 3107 'or' 'arrayidx54_sum_2899' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3108 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2899_cast = zext i22 %arrayidx54_sum_2899" [max_loop/lsal.cpp:76]   --->   Operation 3108 'zext' 'arrayidx54_sum_2899_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3109 [1/1] (0.00ns)   --->   "%direction_matrix_addr_28 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2899_cast" [max_loop/lsal.cpp:76]   --->   Operation 3109 'getelementptr' 'direction_matrix_addr_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 3110 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_4_load_3_cast, i22 %direction_matrix_addr_28" [max_loop/lsal.cpp:76]   --->   Operation 3110 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_36 : Operation 3111 [1/2] (3.25ns)   --->   "%direction_buff_5_load_3 = load i2 %direction_buff_5_addr_3"   --->   Operation 3111 'load' 'direction_buff_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_36 : Operation 3112 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_20, i2 %diag_array_2_4_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 3112 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 3113 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_25, i2 %diag_array_2_1_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 3113 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 37 <SV = 28> <Delay = 7.24>
ST_37 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node max_value_2)   --->   "%select_ln49 = select i1 %and_ln49, i17 %west_32, i17 %north" [max_loop/lsal.cpp:49]   --->   Operation 3114 'select' 'select_ln49' <Predicate = (!icmp_ln37 & icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%select_ln49_1 = select i1 %and_ln49, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 3115 'select' 'select_ln49_1' <Predicate = (!icmp_ln37 & icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3116 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_1 = select i1 %icmp_ln55, i17 %west_32, i17 %northwest" [max_loop/lsal.cpp:58]   --->   Operation 3116 'select' 'max_value_1' <Predicate = (!icmp_ln37 & !icmp_ln49)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%direction = select i1 %icmp_ln55, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 3117 'select' 'direction' <Predicate = (!icmp_ln37 & !icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3118 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_2 = select i1 %icmp_ln49, i17 %select_ln49, i17 %max_value_1" [max_loop/lsal.cpp:49]   --->   Operation 3118 'select' 'max_value_2' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3119 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_1 = select i1 %icmp_ln49, i2 %select_ln49_1, i2 %direction" [max_loop/lsal.cpp:49]   --->   Operation 3119 'select' 'direction_1' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3120 [1/1] (2.43ns)   --->   "%icmp_ln63 = icmp_sgt  i17 %max_value_2, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 3120 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3121 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void, void" [max_loop/lsal.cpp:63]   --->   Operation 3121 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3122 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_0_addr" [max_loop/lsal.cpp:67]   --->   Operation 3122 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_37 : Operation 3123 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 3123 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63)> <Delay = 1.58>
ST_37 : Operation 3124 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_1, i2 %direction_buff_0_addr" [max_loop/lsal.cpp:64]   --->   Operation 3124 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_37 : Operation 3125 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i17 %max_value_2" [max_loop/lsal.cpp:65]   --->   Operation 3125 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln37 & icmp_ln63)> <Delay = 0.00>
ST_37 : Operation 3126 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 3126 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63)> <Delay = 1.58>
ST_37 : Operation 3127 [1/1] (0.00ns)   --->   "%diag_array_3_load_0 = phi i16 0, void, i16 %trunc_ln65, void" [max_loop/lsal.cpp:65]   --->   Operation 3127 'phi' 'diag_array_3_load_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3128 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_0, i3 %diag_array_3_0_addr" [max_loop/lsal.cpp:65]   --->   Operation 3128 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_37 : Operation 3129 [1/1] (2.43ns)   --->   "%icmp_ln71 = icmp_sgt  i17 %max_value_2, i17 %max_value_arr_0_load" [max_loop/lsal.cpp:71]   --->   Operation 3129 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3130 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 3130 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3131 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_2, i2 %max_value_arr_0_addr" [max_loop/lsal.cpp:72]   --->   Operation 3131 'store' 'store_ln72' <Predicate = (icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_37 : Operation 3132 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %k, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 3132 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_37 : Operation 3133 [1/1] (0.00ns)   --->   "%or_ln73 = or i22 %shl_ln, i22 31" [max_loop/lsal.cpp:73]   --->   Operation 3133 'or' 'or_ln73' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_37 : Operation 3134 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73, i2 %max_index_arr_0_addr" [max_loop/lsal.cpp:73]   --->   Operation 3134 'store' 'store_ln73' <Predicate = (icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_37 : Operation 3135 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 3135 'br' 'br_ln74' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_37 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node max_value_65)   --->   "%select_ln49_42 = select i1 %and_ln49_21, i17 %west_53, i17 %west_52" [max_loop/lsal.cpp:49]   --->   Operation 3136 'select' 'select_ln49_42' <Predicate = (!icmp_ln37 & icmp_ln49_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node direction_43)   --->   "%select_ln49_43 = select i1 %and_ln49_21, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 3137 'select' 'select_ln49_43' <Predicate = (!icmp_ln37 & icmp_ln49_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3138 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_64 = select i1 %icmp_ln55_21, i17 %west_53, i17 %northwest_21" [max_loop/lsal.cpp:58]   --->   Operation 3138 'select' 'max_value_64' <Predicate = (!icmp_ln37 & !icmp_ln49_42)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node direction_43)   --->   "%direction_42 = select i1 %icmp_ln55_21, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 3139 'select' 'direction_42' <Predicate = (!icmp_ln37 & !icmp_ln49_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3140 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_65 = select i1 %icmp_ln49_42, i17 %select_ln49_42, i17 %max_value_64" [max_loop/lsal.cpp:49]   --->   Operation 3140 'select' 'max_value_65' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3141 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_43 = select i1 %icmp_ln49_42, i2 %select_ln49_43, i2 %direction_42" [max_loop/lsal.cpp:49]   --->   Operation 3141 'select' 'direction_43' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3142 [1/1] (2.43ns)   --->   "%icmp_ln63_21 = icmp_sgt  i17 %max_value_65, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 3142 'icmp' 'icmp_ln63_21' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3143 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_21, void, void" [max_loop/lsal.cpp:63]   --->   Operation 3143 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3144 [1/1] (3.25ns)   --->   "%store_ln67 = store i2 0, i2 %direction_buff_5_addr_2" [max_loop/lsal.cpp:67]   --->   Operation 3144 'store' 'store_ln67' <Predicate = (!icmp_ln37 & !icmp_ln63_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_37 : Operation 3145 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 3145 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln63_21)> <Delay = 1.58>
ST_37 : Operation 3146 [1/1] (3.25ns)   --->   "%store_ln64 = store i2 %direction_43, i2 %direction_buff_5_addr_2" [max_loop/lsal.cpp:64]   --->   Operation 3146 'store' 'store_ln64' <Predicate = (!icmp_ln37 & icmp_ln63_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_37 : Operation 3147 [1/1] (0.00ns)   --->   "%trunc_ln65_21 = trunc i17 %max_value_65" [max_loop/lsal.cpp:65]   --->   Operation 3147 'trunc' 'trunc_ln65_21' <Predicate = (!icmp_ln37 & icmp_ln63_21)> <Delay = 0.00>
ST_37 : Operation 3148 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [max_loop/lsal.cpp:66]   --->   Operation 3148 'br' 'br_ln66' <Predicate = (!icmp_ln37 & icmp_ln63_21)> <Delay = 1.58>
ST_37 : Operation 3149 [1/1] (0.00ns)   --->   "%diag_array_3_load_21 = phi i16 0, void, i16 %trunc_ln65_21, void" [max_loop/lsal.cpp:65]   --->   Operation 3149 'phi' 'diag_array_3_load_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3150 [1/1] (2.43ns)   --->   "%icmp_ln71_21 = icmp_sgt  i17 %max_value_65, i17 %max_value_arr_5_load_2" [max_loop/lsal.cpp:71]   --->   Operation 3150 'icmp' 'icmp_ln71_21' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3151 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_21, void %._crit_edge73_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 3151 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3152 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_65, i2 %max_value_arr_5_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 3152 'store' 'store_ln72' <Predicate = (icmp_ln71_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_37 : Operation 3153 [1/1] (0.00ns)   --->   "%shl_ln73_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_20, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 3153 'bitconcatenate' 'shl_ln73_20' <Predicate = (icmp_ln71_21)> <Delay = 0.00>
ST_37 : Operation 3154 [1/1] (0.00ns)   --->   "%or_ln73_21 = or i22 %shl_ln73_20, i22 10" [max_loop/lsal.cpp:73]   --->   Operation 3154 'or' 'or_ln73_21' <Predicate = (icmp_ln71_21)> <Delay = 0.00>
ST_37 : Operation 3155 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_21, i2 %max_index_arr_5_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 3155 'store' 'store_ln73' <Predicate = (icmp_ln71_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_37 : Operation 3156 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge73_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 3156 'br' 'br_ln74' <Predicate = (icmp_ln71_21)> <Delay = 0.00>
ST_37 : Operation 3157 [2/2] (3.25ns)   --->   "%direction_buff_4_load_2 = load i2 %direction_buff_4_addr_2"   --->   Operation 3157 'load' 'direction_buff_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_37 : Operation 3158 [1/2] (3.25ns)   --->   "%direction_buff_6_load_2 = load i2 %direction_buff_6_addr_2"   --->   Operation 3158 'load' 'direction_buff_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_37 : Operation 3159 [1/1] (0.00ns)   --->   "%direction_buff_6_load_2_cast = zext i2 %direction_buff_6_load_2"   --->   Operation 3159 'zext' 'direction_buff_6_load_2_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3160 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2293 = or i22 %shl_ln1, i22 22" [max_loop/lsal.cpp:76]   --->   Operation 3160 'or' 'arrayidx54_sum_2293' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3161 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2293_cast = zext i22 %arrayidx54_sum_2293" [max_loop/lsal.cpp:76]   --->   Operation 3161 'zext' 'arrayidx54_sum_2293_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3162 [1/1] (0.00ns)   --->   "%direction_matrix_addr_22 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2293_cast" [max_loop/lsal.cpp:76]   --->   Operation 3162 'getelementptr' 'direction_matrix_addr_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3163 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_6_load_2_cast, i22 %direction_matrix_addr_22" [max_loop/lsal.cpp:76]   --->   Operation 3163 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_37 : Operation 3164 [1/2] (3.25ns)   --->   "%direction_buff_7_load_2 = load i2 %direction_buff_7_addr_2"   --->   Operation 3164 'load' 'direction_buff_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_37 : Operation 3165 [1/1] (0.00ns)   --->   "%direction_buff_7_load_2_cast = zext i2 %direction_buff_7_load_2"   --->   Operation 3165 'zext' 'direction_buff_7_load_2_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3166 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2394 = or i22 %shl_ln1, i22 23" [max_loop/lsal.cpp:76]   --->   Operation 3166 'or' 'arrayidx54_sum_2394' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3167 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2394_cast = zext i22 %arrayidx54_sum_2394" [max_loop/lsal.cpp:76]   --->   Operation 3167 'zext' 'arrayidx54_sum_2394_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3168 [1/1] (0.00ns)   --->   "%direction_matrix_addr_23 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2394_cast" [max_loop/lsal.cpp:76]   --->   Operation 3168 'getelementptr' 'direction_matrix_addr_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 3169 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_7_load_2_cast, i22 %direction_matrix_addr_23" [max_loop/lsal.cpp:76]   --->   Operation 3169 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_37 : Operation 3170 [2/2] (3.25ns)   --->   "%direction_buff_1_load_3 = load i2 %direction_buff_1_addr_3"   --->   Operation 3170 'load' 'direction_buff_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_37 : Operation 3171 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_0, i3 %diag_array_2_0_addr" [max_loop/lsal.cpp:65]   --->   Operation 3171 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_37 : Operation 3172 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %diag_array_3_load_21, i2 %diag_array_2_5_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 3172 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 38 <SV = 29> <Delay = 6.50>
ST_38 : Operation 3173 [2/2] (3.25ns)   --->   "%direction_buff_0_load = load i2 %direction_buff_0_addr" [max_loop/lsal.cpp:24]   --->   Operation 3173 'load' 'direction_buff_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_38 : Operation 3174 [1/2] (3.25ns)   --->   "%direction_buff_4_load_2 = load i2 %direction_buff_4_addr_2"   --->   Operation 3174 'load' 'direction_buff_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_38 : Operation 3175 [1/1] (0.00ns)   --->   "%direction_buff_4_load_2_cast = zext i2 %direction_buff_4_load_2"   --->   Operation 3175 'zext' 'direction_buff_4_load_2_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 3176 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2091 = or i22 %shl_ln1, i22 20" [max_loop/lsal.cpp:76]   --->   Operation 3176 'or' 'arrayidx54_sum_2091' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 3177 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2091_cast = zext i22 %arrayidx54_sum_2091" [max_loop/lsal.cpp:76]   --->   Operation 3177 'zext' 'arrayidx54_sum_2091_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 3178 [1/1] (0.00ns)   --->   "%direction_matrix_addr_20 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2091_cast" [max_loop/lsal.cpp:76]   --->   Operation 3178 'getelementptr' 'direction_matrix_addr_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 3179 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_4_load_2_cast, i22 %direction_matrix_addr_20" [max_loop/lsal.cpp:76]   --->   Operation 3179 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_38 : Operation 3180 [2/2] (3.25ns)   --->   "%direction_buff_5_load_2 = load i2 %direction_buff_5_addr_2"   --->   Operation 3180 'load' 'direction_buff_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_38 : Operation 3181 [1/2] (3.25ns)   --->   "%direction_buff_1_load_3 = load i2 %direction_buff_1_addr_3"   --->   Operation 3181 'load' 'direction_buff_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_38 : Operation 3182 [1/1] (0.00ns)   --->   "%direction_buff_1_load_3_cast = zext i2 %direction_buff_1_load_3"   --->   Operation 3182 'zext' 'direction_buff_1_load_3_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 3183 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2596 = or i22 %shl_ln1, i22 25" [max_loop/lsal.cpp:76]   --->   Operation 3183 'or' 'arrayidx54_sum_2596' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 3184 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2596_cast = zext i22 %arrayidx54_sum_2596" [max_loop/lsal.cpp:76]   --->   Operation 3184 'zext' 'arrayidx54_sum_2596_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 3185 [1/1] (0.00ns)   --->   "%direction_matrix_addr_25 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2596_cast" [max_loop/lsal.cpp:76]   --->   Operation 3185 'getelementptr' 'direction_matrix_addr_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 3186 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_1_load_3_cast, i22 %direction_matrix_addr_25" [max_loop/lsal.cpp:76]   --->   Operation 3186 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>

State 39 <SV = 30> <Delay = 6.50>
ST_39 : Operation 3187 [1/1] (0.00ns)   --->   "%shl_ln76_cast = zext i22 %shl_ln1" [max_loop/lsal.cpp:76]   --->   Operation 3187 'zext' 'shl_ln76_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 3188 [1/2] (3.25ns)   --->   "%direction_buff_0_load = load i2 %direction_buff_0_addr" [max_loop/lsal.cpp:24]   --->   Operation 3188 'load' 'direction_buff_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_39 : Operation 3189 [1/1] (0.00ns)   --->   "%direction_buff_0_load_cast = zext i2 %direction_buff_0_load" [max_loop/lsal.cpp:24]   --->   Operation 3189 'zext' 'direction_buff_0_load_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 3190 [1/1] (0.00ns)   --->   "%direction_matrix_addr = getelementptr i16 %direction_matrix, i64 0, i64 %shl_ln76_cast" [max_loop/lsal.cpp:76]   --->   Operation 3190 'getelementptr' 'direction_matrix_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 3191 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %direction_buff_0_load_cast, i22 %direction_matrix_addr" [max_loop/lsal.cpp:24]   --->   Operation 3191 'store' 'store_ln24' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_39 : Operation 3192 [1/2] (3.25ns)   --->   "%direction_buff_5_load_2 = load i2 %direction_buff_5_addr_2"   --->   Operation 3192 'load' 'direction_buff_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4> <RAM>
ST_39 : Operation 3193 [1/1] (0.00ns)   --->   "%direction_buff_5_load_2_cast = zext i2 %direction_buff_5_load_2"   --->   Operation 3193 'zext' 'direction_buff_5_load_2_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 3194 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2192 = or i22 %shl_ln1, i22 21" [max_loop/lsal.cpp:76]   --->   Operation 3194 'or' 'arrayidx54_sum_2192' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 3195 [1/1] (0.00ns)   --->   "%arrayidx54_sum_2192_cast = zext i22 %arrayidx54_sum_2192" [max_loop/lsal.cpp:76]   --->   Operation 3195 'zext' 'arrayidx54_sum_2192_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 3196 [1/1] (0.00ns)   --->   "%direction_matrix_addr_21 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_2192_cast" [max_loop/lsal.cpp:76]   --->   Operation 3196 'getelementptr' 'direction_matrix_addr_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 3197 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_5_load_2_cast, i22 %direction_matrix_addr_21" [max_loop/lsal.cpp:76]   --->   Operation 3197 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>

State 40 <SV = 31> <Delay = 3.25>
ST_40 : Operation 3198 [1/1] (0.00ns)   --->   "%direction_buff_5_load_3_cast = zext i2 %direction_buff_5_load_3"   --->   Operation 3198 'zext' 'direction_buff_5_load_3_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3199 [1/1] (0.00ns)   --->   "%arrayidx54_sum_29100 = or i22 %shl_ln1, i22 29" [max_loop/lsal.cpp:76]   --->   Operation 3199 'or' 'arrayidx54_sum_29100' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3200 [1/1] (0.00ns)   --->   "%arrayidx54_sum_29100_cast = zext i22 %arrayidx54_sum_29100" [max_loop/lsal.cpp:76]   --->   Operation 3200 'zext' 'arrayidx54_sum_29100_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3201 [1/1] (0.00ns)   --->   "%direction_matrix_addr_29 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_29100_cast" [max_loop/lsal.cpp:76]   --->   Operation 3201 'getelementptr' 'direction_matrix_addr_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3202 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_5_load_3_cast, i22 %direction_matrix_addr_29" [max_loop/lsal.cpp:76]   --->   Operation 3202 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_40 : Operation 3203 [1/1] (0.00ns)   --->   "%direction_buff_7_load_3_cast = zext i2 %direction_buff_7_load_3"   --->   Operation 3203 'zext' 'direction_buff_7_load_3_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3204 [1/1] (0.00ns)   --->   "%arrayidx54_sum_31102 = or i22 %shl_ln1, i22 31" [max_loop/lsal.cpp:76]   --->   Operation 3204 'or' 'arrayidx54_sum_31102' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3205 [1/1] (0.00ns)   --->   "%arrayidx54_sum_31102_cast = zext i22 %arrayidx54_sum_31102" [max_loop/lsal.cpp:76]   --->   Operation 3205 'zext' 'arrayidx54_sum_31102_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3206 [1/1] (0.00ns)   --->   "%direction_matrix_addr_31 = getelementptr i16 %direction_matrix, i64 0, i64 %arrayidx54_sum_31102_cast" [max_loop/lsal.cpp:76]   --->   Operation 3206 'getelementptr' 'direction_matrix_addr_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 3207 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %direction_buff_7_load_3_cast, i22 %direction_matrix_addr_31" [max_loop/lsal.cpp:76]   --->   Operation 3207 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_40 : Operation 3208 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 3208 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 41 <SV = 12> <Delay = 1.58>
ST_41 : Operation 3209 [1/1] (1.58ns)   --->   "%br_ln85 = br void %.preheader" [max_loop/lsal.cpp:85]   --->   Operation 3209 'br' 'br_ln85' <Predicate = true> <Delay = 1.58>

State 42 <SV = 13> <Delay = 3.25>
ST_42 : Operation 3210 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln85, void %.split_ifconv, i6 0, void %.preheader.preheader" [max_loop/lsal.cpp:85]   --->   Operation 3210 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3211 [1/1] (1.82ns)   --->   "%add_ln85 = add i6 %i, i6 1" [max_loop/lsal.cpp:85]   --->   Operation 3211 'add' 'add_ln85' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3212 [1/1] (1.42ns)   --->   "%icmp_ln85 = icmp_eq  i6 %i, i6 32" [max_loop/lsal.cpp:85]   --->   Operation 3212 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3213 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split_ifconv, void" [max_loop/lsal.cpp:85]   --->   Operation 3213 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3214 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i6 %i" [max_loop/lsal.cpp:86]   --->   Operation 3214 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3215 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i, i32 3, i32 4" [max_loop/lsal.cpp:86]   --->   Operation 3215 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3216 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i2 %lshr_ln1" [max_loop/lsal.cpp:86]   --->   Operation 3216 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3217 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_5 = getelementptr i17 %max_value_arr_0, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 3217 'getelementptr' 'max_value_arr_0_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3218 [2/2] (3.25ns)   --->   "%max_value_arr_0_load_4 = load i2 %max_value_arr_0_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3218 'load' 'max_value_arr_0_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_42 : Operation 3219 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_5 = getelementptr i17 %max_value_arr_1, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 3219 'getelementptr' 'max_value_arr_1_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3220 [2/2] (3.25ns)   --->   "%max_value_arr_1_load_4 = load i2 %max_value_arr_1_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3220 'load' 'max_value_arr_1_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_42 : Operation 3221 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_5 = getelementptr i17 %max_value_arr_2, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 3221 'getelementptr' 'max_value_arr_2_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3222 [2/2] (3.25ns)   --->   "%max_value_arr_2_load_4 = load i2 %max_value_arr_2_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3222 'load' 'max_value_arr_2_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_42 : Operation 3223 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_5 = getelementptr i17 %max_value_arr_3, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 3223 'getelementptr' 'max_value_arr_3_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3224 [2/2] (3.25ns)   --->   "%max_value_arr_3_load_4 = load i2 %max_value_arr_3_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3224 'load' 'max_value_arr_3_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_42 : Operation 3225 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_5 = getelementptr i17 %max_value_arr_4, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 3225 'getelementptr' 'max_value_arr_4_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3226 [2/2] (3.25ns)   --->   "%max_value_arr_4_load_4 = load i2 %max_value_arr_4_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3226 'load' 'max_value_arr_4_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_42 : Operation 3227 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_5 = getelementptr i17 %max_value_arr_5, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 3227 'getelementptr' 'max_value_arr_5_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3228 [2/2] (3.25ns)   --->   "%max_value_arr_5_load_4 = load i2 %max_value_arr_5_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3228 'load' 'max_value_arr_5_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_42 : Operation 3229 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_5 = getelementptr i17 %max_value_arr_6, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 3229 'getelementptr' 'max_value_arr_6_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3230 [2/2] (3.25ns)   --->   "%max_value_arr_6_load_4 = load i2 %max_value_arr_6_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3230 'load' 'max_value_arr_6_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_42 : Operation 3231 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_5 = getelementptr i17 %max_value_arr_7, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 3231 'getelementptr' 'max_value_arr_7_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 3232 [2/2] (3.25ns)   --->   "%max_value_arr_7_load_4 = load i2 %max_value_arr_7_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3232 'load' 'max_value_arr_7_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>

State 43 <SV = 14> <Delay = 5.55>
ST_43 : Operation 3233 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i3 %trunc_ln86" [max_loop/lsal.cpp:86]   --->   Operation 3233 'zext' 'zext_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3234 [1/2] (3.25ns)   --->   "%max_value_arr_0_load_4 = load i2 %max_value_arr_0_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3234 'load' 'max_value_arr_0_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i17 %max_value_arr_0_load_4" [max_loop/lsal.cpp:86]   --->   Operation 3235 'sext' 'sext_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3236 [1/2] (3.25ns)   --->   "%max_value_arr_1_load_4 = load i2 %max_value_arr_1_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3236 'load' 'max_value_arr_1_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i17 %max_value_arr_1_load_4" [max_loop/lsal.cpp:86]   --->   Operation 3237 'sext' 'sext_ln86_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3238 [1/2] (3.25ns)   --->   "%max_value_arr_2_load_4 = load i2 %max_value_arr_2_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3238 'load' 'max_value_arr_2_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i17 %max_value_arr_2_load_4" [max_loop/lsal.cpp:86]   --->   Operation 3239 'sext' 'sext_ln86_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3240 [1/2] (3.25ns)   --->   "%max_value_arr_3_load_4 = load i2 %max_value_arr_3_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3240 'load' 'max_value_arr_3_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln86_3 = sext i17 %max_value_arr_3_load_4" [max_loop/lsal.cpp:86]   --->   Operation 3241 'sext' 'sext_ln86_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3242 [1/2] (3.25ns)   --->   "%max_value_arr_4_load_4 = load i2 %max_value_arr_4_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3242 'load' 'max_value_arr_4_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln86_4 = sext i17 %max_value_arr_4_load_4" [max_loop/lsal.cpp:86]   --->   Operation 3243 'sext' 'sext_ln86_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3244 [1/2] (3.25ns)   --->   "%max_value_arr_5_load_4 = load i2 %max_value_arr_5_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3244 'load' 'max_value_arr_5_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln86_5 = sext i17 %max_value_arr_5_load_4" [max_loop/lsal.cpp:86]   --->   Operation 3245 'sext' 'sext_ln86_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3246 [1/2] (3.25ns)   --->   "%max_value_arr_6_load_4 = load i2 %max_value_arr_6_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3246 'load' 'max_value_arr_6_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 3247 [1/1] (0.00ns)   --->   "%sext_ln86_6 = sext i17 %max_value_arr_6_load_4" [max_loop/lsal.cpp:86]   --->   Operation 3247 'sext' 'sext_ln86_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3248 [1/2] (3.25ns)   --->   "%max_value_arr_7_load_4 = load i2 %max_value_arr_7_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 3248 'load' 'max_value_arr_7_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln86_7 = sext i17 %max_value_arr_7_load_4" [max_loop/lsal.cpp:86]   --->   Operation 3249 'sext' 'sext_ln86_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3250 [1/1] (2.30ns)   --->   "%max_value_temp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %sext_ln86, i32 %sext_ln86_1, i32 %sext_ln86_2, i32 %sext_ln86_3, i32 %sext_ln86_4, i32 %sext_ln86_5, i32 %sext_ln86_6, i32 %sext_ln86_7, i64 %zext_ln86" [max_loop/lsal.cpp:86]   --->   Operation 3250 'mux' 'max_value_temp_1' <Predicate = (!icmp_ln85)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3251 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_5 = getelementptr i22 %max_index_arr_0, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 3251 'getelementptr' 'max_index_arr_0_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3252 [2/2] (3.25ns)   --->   "%max_index_arr_0_load = load i2 %max_index_arr_0_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3252 'load' 'max_index_arr_0_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_43 : Operation 3253 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_5 = getelementptr i22 %max_index_arr_1, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 3253 'getelementptr' 'max_index_arr_1_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3254 [2/2] (3.25ns)   --->   "%max_index_arr_1_load = load i2 %max_index_arr_1_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3254 'load' 'max_index_arr_1_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_43 : Operation 3255 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_5 = getelementptr i22 %max_index_arr_2, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 3255 'getelementptr' 'max_index_arr_2_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3256 [2/2] (3.25ns)   --->   "%max_index_arr_2_load = load i2 %max_index_arr_2_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3256 'load' 'max_index_arr_2_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_43 : Operation 3257 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_5 = getelementptr i22 %max_index_arr_3, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 3257 'getelementptr' 'max_index_arr_3_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3258 [2/2] (3.25ns)   --->   "%max_index_arr_3_load = load i2 %max_index_arr_3_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3258 'load' 'max_index_arr_3_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_43 : Operation 3259 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_5 = getelementptr i22 %max_index_arr_4, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 3259 'getelementptr' 'max_index_arr_4_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3260 [2/2] (3.25ns)   --->   "%max_index_arr_4_load = load i2 %max_index_arr_4_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3260 'load' 'max_index_arr_4_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_43 : Operation 3261 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_5 = getelementptr i22 %max_index_arr_5, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 3261 'getelementptr' 'max_index_arr_5_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3262 [2/2] (3.25ns)   --->   "%max_index_arr_5_load = load i2 %max_index_arr_5_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3262 'load' 'max_index_arr_5_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_43 : Operation 3263 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_5 = getelementptr i22 %max_index_arr_6, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 3263 'getelementptr' 'max_index_arr_6_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3264 [2/2] (3.25ns)   --->   "%max_index_arr_6_load = load i2 %max_index_arr_6_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3264 'load' 'max_index_arr_6_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_43 : Operation 3265 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_5 = getelementptr i22 %max_index_arr_7, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 3265 'getelementptr' 'max_index_arr_7_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_43 : Operation 3266 [2/2] (3.25ns)   --->   "%max_index_arr_7_load = load i2 %max_index_arr_7_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3266 'load' 'max_index_arr_7_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>

State 44 <SV = 15> <Delay = 6.25>
ST_44 : Operation 3267 [1/1] (0.00ns)   --->   "%max_value_temp = phi i32 %max_value_temp_2, void %.split_ifconv, i32 0, void %.preheader.preheader"   --->   Operation 3267 'phi' 'max_value_temp' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3268 [1/1] (0.00ns)   --->   "%max_idx_temp = phi i32 %max_idx_temp_2, void %.split_ifconv, i32 0, void %.preheader.preheader"   --->   Operation 3268 'phi' 'max_idx_temp' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3269 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 3269 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3270 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [max_loop/lsal.cpp:10]   --->   Operation 3270 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3271 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [max_loop/lsal.cpp:10]   --->   Operation 3271 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3272 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_sgt  i32 %max_value_temp_1, i32 %max_value_temp" [max_loop/lsal.cpp:86]   --->   Operation 3272 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln85)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3273 [1/2] (3.25ns)   --->   "%max_index_arr_0_load = load i2 %max_index_arr_0_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3273 'load' 'max_index_arr_0_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 3274 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i22 %max_index_arr_0_load" [max_loop/lsal.cpp:88]   --->   Operation 3274 'zext' 'zext_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3275 [1/2] (3.25ns)   --->   "%max_index_arr_1_load = load i2 %max_index_arr_1_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3275 'load' 'max_index_arr_1_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 3276 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i22 %max_index_arr_1_load" [max_loop/lsal.cpp:88]   --->   Operation 3276 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3277 [1/2] (3.25ns)   --->   "%max_index_arr_2_load = load i2 %max_index_arr_2_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3277 'load' 'max_index_arr_2_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 3278 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i22 %max_index_arr_2_load" [max_loop/lsal.cpp:88]   --->   Operation 3278 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3279 [1/2] (3.25ns)   --->   "%max_index_arr_3_load = load i2 %max_index_arr_3_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3279 'load' 'max_index_arr_3_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 3280 [1/1] (0.00ns)   --->   "%zext_ln88_3 = zext i22 %max_index_arr_3_load" [max_loop/lsal.cpp:88]   --->   Operation 3280 'zext' 'zext_ln88_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3281 [1/2] (3.25ns)   --->   "%max_index_arr_4_load = load i2 %max_index_arr_4_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3281 'load' 'max_index_arr_4_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 3282 [1/1] (0.00ns)   --->   "%zext_ln88_4 = zext i22 %max_index_arr_4_load" [max_loop/lsal.cpp:88]   --->   Operation 3282 'zext' 'zext_ln88_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3283 [1/2] (3.25ns)   --->   "%max_index_arr_5_load = load i2 %max_index_arr_5_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3283 'load' 'max_index_arr_5_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 3284 [1/1] (0.00ns)   --->   "%zext_ln88_5 = zext i22 %max_index_arr_5_load" [max_loop/lsal.cpp:88]   --->   Operation 3284 'zext' 'zext_ln88_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3285 [1/2] (3.25ns)   --->   "%max_index_arr_6_load = load i2 %max_index_arr_6_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3285 'load' 'max_index_arr_6_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 3286 [1/1] (0.00ns)   --->   "%zext_ln88_6 = zext i22 %max_index_arr_6_load" [max_loop/lsal.cpp:88]   --->   Operation 3286 'zext' 'zext_ln88_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3287 [1/2] (3.25ns)   --->   "%max_index_arr_7_load = load i2 %max_index_arr_7_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3287 'load' 'max_index_arr_7_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 3288 [1/1] (0.00ns)   --->   "%zext_ln88_7 = zext i22 %max_index_arr_7_load" [max_loop/lsal.cpp:88]   --->   Operation 3288 'zext' 'zext_ln88_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_44 : Operation 3289 [1/1] (2.30ns)   --->   "%max_idx_temp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %zext_ln88, i32 %zext_ln88_1, i32 %zext_ln88_2, i32 %zext_ln88_3, i32 %zext_ln88_4, i32 %zext_ln88_5, i32 %zext_ln88_6, i32 %zext_ln88_7, i64 %zext_ln86" [max_loop/lsal.cpp:88]   --->   Operation 3289 'mux' 'max_idx_temp_1' <Predicate = (!icmp_ln85)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3290 [1/1] (0.69ns)   --->   "%max_idx_temp_2 = select i1 %icmp_ln86, i32 %max_idx_temp_1, i32 %max_idx_temp" [max_loop/lsal.cpp:86]   --->   Operation 3290 'select' 'max_idx_temp_2' <Predicate = (!icmp_ln85)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3291 [1/1] (0.69ns)   --->   "%max_value_temp_2 = select i1 %icmp_ln86, i32 %max_value_temp_1, i32 %max_value_temp" [max_loop/lsal.cpp:86]   --->   Operation 3291 'select' 'max_value_temp_2' <Predicate = (!icmp_ln85)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3292 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 3292 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 45 <SV = 16> <Delay = 0.00>
ST_45 : Operation 3293 [1/1] (0.00ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %max_idx_temp" [max_loop/lsal.cpp:91]   --->   Operation 3293 'write' 'write_ln91' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3294 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [max_loop/lsal.cpp:92]   --->   Operation 3294 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_12') [87]  (1.59 ns)

 <State 2>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_12') [87]  (0 ns)
	'getelementptr' operation ('diag_array_1_6_addr') [102]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'diag_array_1[6]', max_loop/lsal.cpp:14 [106]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty_15') with incoming values : ('empty_16') [134]  (0 ns)
	'getelementptr' operation ('diag_array_2_6_addr') [149]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'diag_array_2[6]', max_loop/lsal.cpp:15 [153]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty_19') with incoming values : ('empty_20') [181]  (0 ns)
	'getelementptr' operation ('diag_array_3_0_addr_1') [190]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'diag_array_3[0]', max_loop/lsal.cpp:16 [194]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('loop_index149') with incoming values : ('empty_23') [201]  (0 ns)
	'getelementptr' operation ('query_addr') [208]  (0 ns)
	'load' operation ('query_load') on array 'query' [209]  (2.32 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('query_load') on array 'query' [209]  (2.32 ns)
	'store' operation ('store_ln0') of variable 'query_load' on array 'querry_buff[0]', max_loop/lsal.cpp:21 [241]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('loop_index146') with incoming values : ('empty_26') [251]  (0 ns)
	'getelementptr' operation ('database_addr') [258]  (0 ns)
	'load' operation ('database_load') on array 'database' [259]  (3.25 ns)

 <State 11>: 6.51ns
The critical path consists of the following:
	'load' operation ('database_load') on array 'database' [259]  (3.25 ns)
	'store' operation ('store_ln0') of variable 'database_load' on array 'database_buff[2]', max_loop/lsal.cpp:22 [285]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty_29') with incoming values : ('empty_30') [301]  (0 ns)
	'getelementptr' operation ('max_value_arr_4_addr') [314]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'max_value_arr[4]', max_loop/lsal.cpp:18 [326]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty_33') with incoming values : ('empty_34') [348]  (0 ns)
	'getelementptr' operation ('max_index_arr_4_addr_4') [361]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'max_index_arr[4]', max_loop/lsal.cpp:19 [373]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('querry_buff_7_load') on array 'querry_buff[7]', max_loop/lsal.cpp:21 [394]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'load' operation ('querry_buff_7_load_2') on array 'querry_buff[7]', max_loop/lsal.cpp:21 [504]  (3.25 ns)

 <State 19>: 5.36ns
The critical path consists of the following:
	'phi' operation ('k', max_loop/lsal.cpp:73) with incoming values : ('add_ln41', max_loop/lsal.cpp:41) [621]  (0 ns)
	'add' operation ('add_ln41_30', max_loop/lsal.cpp:41) [2673]  (2.11 ns)
	'getelementptr' operation ('database_buff_6_addr_32', max_loop/lsal.cpp:41) [2683]  (0 ns)
	'load' operation ('database_buff_6_load_31', max_loop/lsal.cpp:41) on array 'database_buff[6]', max_loop/lsal.cpp:22 [2684]  (3.25 ns)

 <State 20>: 6.51ns
The critical path consists of the following:
	'load' operation ('diag_array_2_6_load_3', max_loop/lsal.cpp:44) on array 'diag_array_2[6]', max_loop/lsal.cpp:15 [2574]  (3.25 ns)
	'store' operation ('store_ln44', max_loop/lsal.cpp:44) of variable 'diag_array_2_6_load_3', max_loop/lsal.cpp:44 on array 'diag_array_1[6]', max_loop/lsal.cpp:14 [2959]  (3.25 ns)

 <State 21>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_153', max_loop/lsal.cpp:41) [2112]  (0 ns)
	'icmp' operation ('icmp_ln41_22', max_loop/lsal.cpp:41) [2113]  (1.55 ns)
	'select' operation ('select_ln43_22', max_loop/lsal.cpp:43) [2114]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [2117]  (2.08 ns)
	'icmp' operation ('icmp_ln49_44', max_loop/lsal.cpp:49) [2121]  (2.43 ns)
	'and' operation ('and_ln49_22', max_loop/lsal.cpp:49) [2123]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 22>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_139', max_loop/lsal.cpp:41) [1982]  (0 ns)
	'icmp' operation ('icmp_ln41_20', max_loop/lsal.cpp:41) [1983]  (1.55 ns)
	'select' operation ('select_ln43_20', max_loop/lsal.cpp:43) [1984]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [1987]  (2.08 ns)
	'icmp' operation ('icmp_ln49_40', max_loop/lsal.cpp:49) [1991]  (2.43 ns)
	'and' operation ('and_ln49_20', max_loop/lsal.cpp:49) [1993]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 23>: 6.51ns
The critical path consists of the following:
	'load' operation ('diag_array_2_6_load', max_loop/lsal.cpp:44) on array 'diag_array_2[6]', max_loop/lsal.cpp:15 [1011]  (3.25 ns)
	'store' operation ('store_ln44', max_loop/lsal.cpp:44) of variable 'diag_array_2_6_load', max_loop/lsal.cpp:44 on array 'diag_array_1[6]', max_loop/lsal.cpp:14 [2935]  (3.25 ns)

 <State 24>: 7.04ns
The critical path consists of the following:
	'select' operation ('select_ln41_209', max_loop/lsal.cpp:41) [2633]  (0 ns)
	'icmp' operation ('icmp_ln41_30', max_loop/lsal.cpp:41) [2634]  (1.55 ns)
	'select' operation ('select_ln43_30', max_loop/lsal.cpp:43) [2635]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [2638]  (2.08 ns)
	'icmp' operation ('icmp_ln49_60', max_loop/lsal.cpp:49) [2642]  (2.43 ns)
	'and' operation ('and_ln49_30', max_loop/lsal.cpp:49) [2644]  (0.978 ns)

 <State 25>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_216', max_loop/lsal.cpp:41) [2698]  (0 ns)
	'icmp' operation ('icmp_ln41_31', max_loop/lsal.cpp:41) [2699]  (1.55 ns)
	'select' operation ('select_ln43_31', max_loop/lsal.cpp:43) [2700]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [2703]  (2.08 ns)
	'icmp' operation ('icmp_ln49_62', max_loop/lsal.cpp:49) [2707]  (2.43 ns)
	'and' operation ('and_ln49_31', max_loop/lsal.cpp:49) [2709]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 26>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_13', max_loop/lsal.cpp:41) [810]  (0 ns)
	'icmp' operation ('icmp_ln41_2', max_loop/lsal.cpp:41) [811]  (1.55 ns)
	'select' operation ('select_ln43_2', max_loop/lsal.cpp:43) [812]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [815]  (2.08 ns)
	'icmp' operation ('icmp_ln49_4', max_loop/lsal.cpp:49) [819]  (2.43 ns)
	'and' operation ('and_ln49_2', max_loop/lsal.cpp:49) [821]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 27>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_20', max_loop/lsal.cpp:41) [875]  (0 ns)
	'icmp' operation ('icmp_ln41_3', max_loop/lsal.cpp:41) [876]  (1.55 ns)
	'select' operation ('select_ln43_3', max_loop/lsal.cpp:43) [877]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [880]  (2.08 ns)
	'icmp' operation ('icmp_ln49_6', max_loop/lsal.cpp:49) [884]  (2.43 ns)
	'and' operation ('and_ln49_3', max_loop/lsal.cpp:49) [886]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 28>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_34', max_loop/lsal.cpp:41) [1005]  (0 ns)
	'icmp' operation ('icmp_ln41_5', max_loop/lsal.cpp:41) [1006]  (1.55 ns)
	'select' operation ('select_ln43_5', max_loop/lsal.cpp:43) [1007]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [1010]  (2.08 ns)
	'icmp' operation ('icmp_ln49_10', max_loop/lsal.cpp:49) [1014]  (2.43 ns)
	'and' operation ('and_ln49_5', max_loop/lsal.cpp:49) [1016]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 29>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_48', max_loop/lsal.cpp:41) [1135]  (0 ns)
	'icmp' operation ('icmp_ln41_7', max_loop/lsal.cpp:41) [1136]  (1.55 ns)
	'select' operation ('select_ln43_7', max_loop/lsal.cpp:43) [1137]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [1140]  (2.08 ns)
	'icmp' operation ('icmp_ln49_14', max_loop/lsal.cpp:49) [1144]  (2.43 ns)
	'and' operation ('and_ln49_7', max_loop/lsal.cpp:49) [1146]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 30>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_62', max_loop/lsal.cpp:41) [1266]  (0 ns)
	'icmp' operation ('icmp_ln41_9', max_loop/lsal.cpp:41) [1267]  (1.55 ns)
	'select' operation ('select_ln43_9', max_loop/lsal.cpp:43) [1268]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [1271]  (2.08 ns)
	'icmp' operation ('icmp_ln49_18', max_loop/lsal.cpp:49) [1275]  (2.43 ns)
	'and' operation ('and_ln49_9', max_loop/lsal.cpp:49) [1277]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 31>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_111', max_loop/lsal.cpp:41) [1721]  (0 ns)
	'icmp' operation ('icmp_ln41_16', max_loop/lsal.cpp:41) [1722]  (1.55 ns)
	'select' operation ('select_ln43_16', max_loop/lsal.cpp:43) [1723]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [1726]  (2.08 ns)
	'icmp' operation ('icmp_ln49_32', max_loop/lsal.cpp:49) [1730]  (2.43 ns)
	'and' operation ('and_ln49_16', max_loop/lsal.cpp:49) [1732]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 32>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_83', max_loop/lsal.cpp:41) [1461]  (0 ns)
	'icmp' operation ('icmp_ln41_12', max_loop/lsal.cpp:41) [1462]  (1.55 ns)
	'select' operation ('select_ln43_12', max_loop/lsal.cpp:43) [1463]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [1466]  (2.08 ns)
	'icmp' operation ('icmp_ln49_24', max_loop/lsal.cpp:49) [1470]  (2.43 ns)
	'and' operation ('and_ln49_12', max_loop/lsal.cpp:49) [1472]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 33>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_97', max_loop/lsal.cpp:41) [1591]  (0 ns)
	'icmp' operation ('icmp_ln41_14', max_loop/lsal.cpp:41) [1592]  (1.55 ns)
	'select' operation ('select_ln43_14', max_loop/lsal.cpp:43) [1593]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [1596]  (2.08 ns)
	'icmp' operation ('icmp_ln49_28', max_loop/lsal.cpp:49) [1600]  (2.43 ns)
	'and' operation ('and_ln49_14', max_loop/lsal.cpp:49) [1602]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 34>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_188', max_loop/lsal.cpp:41) [2438]  (0 ns)
	'icmp' operation ('icmp_ln41_27', max_loop/lsal.cpp:41) [2439]  (1.55 ns)
	'select' operation ('select_ln43_27', max_loop/lsal.cpp:43) [2440]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [2443]  (2.08 ns)
	'icmp' operation ('icmp_ln49_54', max_loop/lsal.cpp:49) [2447]  (2.43 ns)
	'and' operation ('and_ln49_27', max_loop/lsal.cpp:49) [2449]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 35>: 7.25ns
The critical path consists of the following:
	'select' operation ('select_ln41_167', max_loop/lsal.cpp:41) [2242]  (0 ns)
	'icmp' operation ('icmp_ln41_24', max_loop/lsal.cpp:41) [2243]  (1.55 ns)
	'select' operation ('select_ln43_24', max_loop/lsal.cpp:43) [2244]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [2247]  (2.08 ns)
	'icmp' operation ('icmp_ln49_48', max_loop/lsal.cpp:49) [2251]  (2.43 ns)
	'and' operation ('and_ln49_24', max_loop/lsal.cpp:49) [2253]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 36>: 7.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln41', max_loop/lsal.cpp:41) with incoming values : ('database_buff_6_load', max_loop/lsal.cpp:41) ('database_buff_5_load', max_loop/lsal.cpp:41) ('database_buff_4_load', max_loop/lsal.cpp:41) ('database_buff_3_load', max_loop/lsal.cpp:41) ('database_buff_2_load', max_loop/lsal.cpp:41) ('database_buff_1_load', max_loop/lsal.cpp:41) ('database_buff_0_load', max_loop/lsal.cpp:41) ('database_buff_7_load', max_loop/lsal.cpp:41) [666]  (0 ns)
	'icmp' operation ('icmp_ln41', max_loop/lsal.cpp:41) [667]  (1.55 ns)
	'select' operation ('select_ln43', max_loop/lsal.cpp:43) [671]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [674]  (2.08 ns)
	'icmp' operation ('icmp_ln49', max_loop/lsal.cpp:49) [678]  (2.43 ns)
	'and' operation ('and_ln49', max_loop/lsal.cpp:49) [680]  (0.978 ns)
	blocking operation 0.21 ns on control path)

 <State 37>: 7.25ns
The critical path consists of the following:
	'load' operation ('direction_buff_6_load_2') on array 'direction_buff[6]', max_loop/lsal.cpp:24 [2869]  (3.25 ns)
	'store' operation ('store_ln76', max_loop/lsal.cpp:76) of variable 'direction_buff_6_load_2_cast' on array 'direction_matrix' [2874]  (3.25 ns)
	blocking operation 0.739 ns on control path)

 <State 38>: 6.51ns
The critical path consists of the following:
	'load' operation ('direction_buff_4_load_2') on array 'direction_buff[4]', max_loop/lsal.cpp:24 [2857]  (3.25 ns)
	'store' operation ('store_ln76', max_loop/lsal.cpp:76) of variable 'direction_buff_4_load_2_cast' on array 'direction_matrix' [2862]  (3.25 ns)

 <State 39>: 6.51ns
The critical path consists of the following:
	'load' operation ('direction_buff_0_load', max_loop/lsal.cpp:24) on array 'direction_buff[0]', max_loop/lsal.cpp:24 [2739]  (3.25 ns)
	'store' operation ('store_ln24', max_loop/lsal.cpp:24) of variable 'direction_buff_0_load_cast', max_loop/lsal.cpp:24 on array 'direction_matrix' [2742]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln76', max_loop/lsal.cpp:76) of variable 'direction_buff_5_load_3_cast' on array 'direction_matrix' [2916]  (3.25 ns)

 <State 41>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', max_loop/lsal.cpp:85) with incoming values : ('add_ln85', max_loop/lsal.cpp:85) [2999]  (1.59 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', max_loop/lsal.cpp:85) with incoming values : ('add_ln85', max_loop/lsal.cpp:85) [2999]  (0 ns)
	'getelementptr' operation ('max_value_arr_0_addr_5', max_loop/lsal.cpp:86) [3013]  (0 ns)
	'load' operation ('max_value_arr_0_load_4', max_loop/lsal.cpp:86) on array 'max_value_arr[0]', max_loop/lsal.cpp:18 [3014]  (3.25 ns)

 <State 43>: 5.56ns
The critical path consists of the following:
	'load' operation ('max_value_arr_0_load_4', max_loop/lsal.cpp:86) on array 'max_value_arr[0]', max_loop/lsal.cpp:18 [3014]  (3.25 ns)
	'mux' operation ('max_value_temp', max_loop/lsal.cpp:86) [3037]  (2.3 ns)

 <State 44>: 6.26ns
The critical path consists of the following:
	'load' operation ('max_index_arr_0_load', max_loop/lsal.cpp:88) on array 'max_index_arr[0]', max_loop/lsal.cpp:19 [3040]  (3.25 ns)
	'mux' operation ('max_idx_temp', max_loop/lsal.cpp:88) [3063]  (2.3 ns)
	'select' operation ('max_idx_temp', max_loop/lsal.cpp:86) [3064]  (0.698 ns)

 <State 45>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
