{"Clement H. C. Leung": [0, ["A High-Performance Parallel Database Architecture", ["Clement H. C. Leung", "H. T. Ghogomu"], "https://doi.org/10.1145/165939.166015", 10, "ics", 1993]], "Karim Abdalla": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Lubomir Bic": [0, ["The EM-4 Under Implicit Parallelism", ["Lubomir Bic", "Mayez A. Al-Mouhamed"], "https://doi.org/10.1145/165939.165946", 6, "ics", 1993]], "Anant Agarwal": [0, ["Anatomy of a Message in the Alewife Multiprocessor", ["John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1145/165939.165970", 12, "ics", 1993]], "Rudolf Eigenmann": [0, ["Toward a Methodology of Optimizing Programs for High-Performance Computers", ["Rudolf Eigenmann"], "https://doi.org/10.1145/165939.165948", 10, "ics", 1993]], "John Kubiatowicz": [0, ["Anatomy of a Message in the Alewife Multiprocessor", ["John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1145/165939.165970", 12, "ics", 1993]], "Skef Wholey": [0, ["CMAX: A Fortran Translator for the Connection Machine System", ["Gary Sabot", "Skef Wholey"], "https://doi.org/10.1145/165939.165965", 10, "ics", 1993]], "Paul Feautrier": [0, ["Toward Automatic Partitioning of Arrays on Distributed Memory Computers", ["Paul Feautrier"], "https://doi.org/10.1145/165939.165968", 10, "ics", 1993]], "Susan K. Numrich": [0, ["A Cellular Automation Methodology for Solving the Wave Equation", ["James B. Cole", "Rudolph A. Krutar", "Dennis B. Creamer", "Susan K. Numrich"], "https://doi.org/10.1145/165939.166009", 9, "ics", 1993]], "Tetsuo Hironaka": [0, ["A Micro-Vectorprocessor Architecture: Performance Modeling and Benchmarking", ["Takashi Hashimoto", "Kazuaki Murakami", "Tetsuo Hironaka", "Hiroto Yasuura"], "https://doi.org/10.1145/165939.166000", 10, "ics", 1993]], "Katsuyoshi Kitai": [0, ["Scalable Parallel Memory Architecture with a Skew Scheme", ["Tadayuki Sakakibara", "Katsuyoshi Kitai", "Tadaaki Isobe", "Shigeko Yazawa", "Teruo Tanaka", "Yasuhiro Inagami", "Yoshiko Tamaki"], "https://doi.org/10.1145/165939.165966", 10, "ics", 1993], ["Parallel Processing Architecture for the Hitachi S-3800 Shared-Memory Vector Multiprocessor", ["Katsuyoshi Kitai", "Tadaaki Isobe", "Yoshikazu Tanaka", "Yoshiko Tamaki", "Masakazu Fukagawa", "Teruo Tanaka", "Yasuhiro Inagami"], "https://doi.org/10.1145/165939.165982", 10, "ics", 1993]], "Kazuaki Okamoto": [0, ["Super-Threading: Architectural and Software Mechanisms for Optimizing Parallel Computation", ["Shuichi Sakai", "Kazuaki Okamoto", "Hiroshi Matsuoka", "Hideo Hirono", "Yuetsu Kodama", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165976", 10, "ics", 1993]], "Mayez A. Al-Mouhamed": [0, ["The EM-4 Under Implicit Parallelism", ["Lubomir Bic", "Mayez A. Al-Mouhamed"], "https://doi.org/10.1145/165939.165946", 6, "ics", 1993]], "Xiaodong Zhang": [0, ["Parallel Triangular Decompositions of an Oil Refining Simulation", ["Xiaodong Zhang"], "https://doi.org/10.1145/165939.165978", 10, "ics", 1993]], "Manish Gupta": [0, ["PARADIGM: A Compiler for Automatic Data Distribution on Multicomputers", ["Manish Gupta", "Prithviraj Banerjee"], "https://doi.org/10.1145/165939.165959", 10, "ics", 1993]], "Jordi Torres": [0, ["Partitioning the Statement per Iteration Space Using Non-Singular Matrices", ["Eduard Ayguade", "Jordi Torres"], "https://doi.org/10.1145/165939.166021", 9, "ics", 1993]], "Mitsuhisa Sato": [0, ["Data Stream Control Optimization in Dataflow Architectures", ["Sholin Kyo", "Satoshi Sekiguchi", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165950", 10, "ics", 1993], ["EMC-Y: Parallel Processing Element Optimizing Communication and Computation", ["Yuetsu Kodama", "Yasuhito Koumura", "Mitsuhisa Sato", "Hirohumi Sakane", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/165939.165967", 8, "ics", 1993], ["Super-Threading: Architectural and Software Mechanisms for Optimizing Parallel Computation", ["Shuichi Sakai", "Kazuaki Okamoto", "Hiroshi Matsuoka", "Hideo Hirono", "Yuetsu Kodama", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165976", 10, "ics", 1993]], "Giorgio Pini": [0, ["Parallel Eigenanalysis for Nested Grids", ["Giorgio Pini", "Giuseppe Gambolati"], "https://doi.org/10.1145/165939.165980", 7, "ics", 1993]], "David W. Jensen": [0, ["File Archive Activity in a Supercomputing Environment", ["David W. Jensen", "Daniel A. Reed"], "https://doi.org/10.1145/165939.166018", 10, "ics", 1993]], "Milan Minsky": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Frank Honore": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Hai-Xiang Lin": [0, ["Parallel Direct Solution of Large Sparse Systems in Finite Element Computations", ["Hai-Xiang Lin", "Henk J. Sips"], "https://doi.org/10.1145/165939.165977", 10, "ics", 1993]], "Elana D. Granston": [0, ["Managing Pages in Shared Virtual Memory Systems: Getting the Compiler into the Game", ["Elana D. Granston", "Harry A. G. Wijshoff"], "https://doi.org/10.1145/165939.165944", 10, "ics", 1993]], "Chris Metcalf": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Rajesh Bordawekar": [0, ["An Experimental Performance Evaluation of Touchstone Delta Concurrent File System", ["Rajesh Bordawekar", "Alok N. Choudhary", "Juan Miguel del Rosario"], "https://doi.org/10.1145/165939.166013", 10, "ics", 1993]], "Gary Sabot": [0, ["CMAX: A Fortran Translator for the Connection Machine System", ["Gary Sabot", "Skef Wholey"], "https://doi.org/10.1145/165939.165965", 10, "ics", 1993]], "Alasdair Rawsthorne": [0, ["The Effectiveness of Decoupling", ["Peter L. Bird", "Alasdair Rawsthorne", "Nigel P. Topham"], "https://doi.org/10.1145/165939.165952", 10, "ics", 1993]], "Edward S. Davidson": [0, ["Evaluating the Communication Performance of MPPs Using Synthetic Sparse Matrix Multiplication Workloads", ["Eric L. Boyd", "John-David Wellman", "Santosh G. Abraham", "Edward S. Davidson"], "https://doi.org/10.1145/165939.165974", 11, "ics", 1993]], "Juan Miguel del Rosario": [0, ["An Experimental Performance Evaluation of Touchstone Delta Concurrent File System", ["Rajesh Bordawekar", "Alok N. Choudhary", "Juan Miguel del Rosario"], "https://doi.org/10.1145/165939.166013", 10, "ics", 1993]], "Peter L. Bird": [0, ["The Effectiveness of Decoupling", ["Peter L. Bird", "Alasdair Rawsthorne", "Nigel P. Topham"], "https://doi.org/10.1145/165939.165952", 10, "ics", 1993]], "Takashi Matsumoto": [0, ["Dynamic Switching of Coherent Cache Protocols and its Effects on Doacross Loops", ["Takashi Matsumoto", "Kei Hiraki"], "https://doi.org/10.1145/165939.166004", 10, "ics", 1993]], "Yoshiyuki Yamashita": [0, ["A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers", ["Hiroshi Nakamura", "Taisuke Boku", "Hideo Wada", "Hiromitsu Imori", "Ikuo Nakata", "Yasuhiro Inagami", "Kisaburo Nakazawa", "Yoshiyuki Yamashita"], "https://doi.org/10.1145/165939.165998", 10, "ics", 1993]], "Kisaburo Nakazawa": [0, ["A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers", ["Hiroshi Nakamura", "Taisuke Boku", "Hideo Wada", "Hiromitsu Imori", "Ikuo Nakata", "Yasuhiro Inagami", "Kisaburo Nakazawa", "Yoshiyuki Yamashita"], "https://doi.org/10.1145/165939.165998", 10, "ics", 1993]], "John Pezaris": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Deborah T. Marr": [0, ["Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache", ["Tse-Yu Yeh", "Deborah T. Marr", "Yale N. Patt"], "https://doi.org/10.1145/165939.165956", 10, "ics", 1993]], "Geoffrey C. Fox": [0, ["Graph Contraction for Physical Optimization Methods: A Quality-Cost Tradeoff for Mapping Data on Parallel Computers", ["Nashat Mansour", "Ravi Ponnusamy", "Alok N. Choudhary", "Geoffrey C. Fox"], "https://doi.org/10.1145/165939.165942", 10, "ics", 1993]], "Hiroto Yasuura": [0, ["A Micro-Vectorprocessor Architecture: Performance Modeling and Benchmarking", ["Takashi Hashimoto", "Kazuaki Murakami", "Tetsuo Hironaka", "Hiroto Yasuura"], "https://doi.org/10.1145/165939.166000", 10, "ics", 1993]], "Satoshi Sekiguchi": [0, ["Data Stream Control Optimization in Dataflow Architectures", ["Sholin Kyo", "Satoshi Sekiguchi", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165950", 10, "ics", 1993], ["Empirical Study of Latency Hiding on a Fine-Grain Parallel Processor", ["Kei Hiraki", "Toshio Shimada", "Satoshi Sekiguchi"], "https://doi.org/10.1145/165939.165972", 10, "ics", 1993]], "Kei Hiraki": [0, ["Empirical Study of Latency Hiding on a Fine-Grain Parallel Processor", ["Kei Hiraki", "Toshio Shimada", "Satoshi Sekiguchi"], "https://doi.org/10.1145/165939.165972", 10, "ics", 1993], ["Dynamic Switching of Coherent Cache Protocols and its Effects on Doacross Loops", ["Takashi Matsumoto", "Kei Hiraki"], "https://doi.org/10.1145/165939.166004", 10, "ics", 1993]], "Russell Tessier": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Michael Fetterman": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Hiroshi Matsuoka": [0, ["Super-Threading: Architectural and Software Mechanisms for Optimizing Parallel Computation", ["Shuichi Sakai", "Kazuaki Okamoto", "Hiroshi Matsuoka", "Hideo Hirono", "Yuetsu Kodama", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165976", 10, "ics", 1993]], "Rod Fatoohi": [0, ["Performance Analysis of Four SIMD Machines", ["Rod Fatoohi"], "https://doi.org/10.1145/165939.165962", 10, "ics", 1993]], "Olivier Temam": [0, ["Speculative Prefetching", ["Yvon Jegou", "Olivier Temam"], "https://doi.org/10.1145/165939.165954", 10, "ics", 1993]], "Teruo Tanaka": [0, ["Scalable Parallel Memory Architecture with a Skew Scheme", ["Tadayuki Sakakibara", "Katsuyoshi Kitai", "Tadaaki Isobe", "Shigeko Yazawa", "Teruo Tanaka", "Yasuhiro Inagami", "Yoshiko Tamaki"], "https://doi.org/10.1145/165939.165966", 10, "ics", 1993], ["Parallel Processing Architecture for the Hitachi S-3800 Shared-Memory Vector Multiprocessor", ["Katsuyoshi Kitai", "Tadaaki Isobe", "Yoshikazu Tanaka", "Yoshiko Tamaki", "Masakazu Fukagawa", "Teruo Tanaka", "Yasuhiro Inagami"], "https://doi.org/10.1145/165939.165982", 10, "ics", 1993]], "Tse-Yu Yeh": [0, ["Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache", ["Tse-Yu Yeh", "Deborah T. Marr", "Yale N. Patt"], "https://doi.org/10.1145/165939.165956", 10, "ics", 1993]], "Michel Dubois": [0, ["Effects of Memory Latencies on Non-Blocking Processor/Cache Architectures", ["Koray Oner", "Michel Dubois"], "https://doi.org/10.1145/165939.166006", 10, "ics", 1993]], "Hideo Hirono": [0, ["Super-Threading: Architectural and Software Mechanisms for Optimizing Parallel Computation", ["Shuichi Sakai", "Kazuaki Okamoto", "Hiroshi Matsuoka", "Hideo Hirono", "Yuetsu Kodama", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165976", 10, "ics", 1993]], "Paul Petersen": [0, ["Static and Dynamic Evaluation of Data Dependence Analysis", ["Paul Petersen", "David A. Padua"], "https://doi.org/10.1145/165939.165961", 10, "ics", 1993]], "Barton P. Miller": [0, ["Dynamic Control of Performance Monitoring on Large Scale Parallel Systems", ["Jeffrey K. Hollingsworth", "Barton P. Miller"], "https://doi.org/10.1145/165939.165969", 10, "ics", 1993]], "Kenneth Mackenzie": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Laurie J. Hendren": [0, ["Speculative Execution and Branch Prediction on Parallel Machines", ["Kevin B. Theobald", "Guang R. Gao", "Laurie J. Hendren"], "https://doi.org/10.1145/165939.165958", 10, "ics", 1993]], "Thomas Fahringer": [0, ["A Static Parameter Based Performance Prediction Tool for Parallel Programs", ["Thomas Fahringer", "Hans P. Zima"], "https://doi.org/10.1145/165939.165971", 13, "ics", 1993]], "Guoliang Xue": [0, ["Parallel Two-Level Simulated Annealing", ["Guoliang Xue"], "https://doi.org/10.1145/165939.166011", 10, "ics", 1993]], "Takashi Hashimoto": [0, ["A Micro-Vectorprocessor Architecture: Performance Modeling and Benchmarking", ["Takashi Hashimoto", "Kazuaki Murakami", "Tetsuo Hironaka", "Hiroto Yasuura"], "https://doi.org/10.1145/165939.166000", 10, "ics", 1993]], "Gill A. Pratt": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Eduard Ayguade": [0, ["Partitioning the Statement per Iteration Space Using Non-Singular Matrices", ["Eduard Ayguade", "Jordi Torres"], "https://doi.org/10.1145/165939.166021", 9, "ics", 1993]], "P. J. Narayanan": [0, ["Processor Autonomy on SIMD Architectures", ["P. J. Narayanan"], "https://doi.org/10.1145/165939.165963", 10, "ics", 1993]], "Aart J. C. Bik": [0, ["Compilation Techniques for Sparse Matrix Computations", ["Aart J. C. Bik", "Harry A. G. Wijshoff"], "https://doi.org/10.1145/165939.166023", 9, "ics", 1993]], "Steve Ward": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Nigel P. Topham": [0, ["The Effectiveness of Decoupling", ["Peter L. Bird", "Alasdair Rawsthorne", "Nigel P. Topham"], "https://doi.org/10.1145/165939.165952", 10, "ics", 1993]], "Toshio Shimada": [0, ["Empirical Study of Latency Hiding on a Fine-Grain Parallel Processor", ["Kei Hiraki", "Toshio Shimada", "Satoshi Sekiguchi"], "https://doi.org/10.1145/165939.165972", 10, "ics", 1993]], "Ricardo Jenez": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Henk J. Sips": [0, ["Parallel Direct Solution of Large Sparse Systems in Finite Element Computations", ["Hai-Xiang Lin", "Henk J. Sips"], "https://doi.org/10.1145/165939.165977", 10, "ics", 1993]], "Jeffrey K. Hollingsworth": [0, ["Dynamic Control of Performance Monitoring on Large Scale Parallel Systems", ["Jeffrey K. Hollingsworth", "Barton P. Miller"], "https://doi.org/10.1145/165939.165969", 10, "ics", 1993]], "Shuichi Sakai": [0, ["EMC-Y: Parallel Processing Element Optimizing Communication and Computation", ["Yuetsu Kodama", "Yasuhito Koumura", "Mitsuhisa Sato", "Hirohumi Sakane", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/165939.165967", 8, "ics", 1993], ["Super-Threading: Architectural and Software Mechanisms for Optimizing Parallel Computation", ["Shuichi Sakai", "Kazuaki Okamoto", "Hiroshi Matsuoka", "Hideo Hirono", "Yuetsu Kodama", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165976", 10, "ics", 1993]], "Tadayuki Sakakibara": [0, ["Scalable Parallel Memory Architecture with a Skew Scheme", ["Tadayuki Sakakibara", "Katsuyoshi Kitai", "Tadaaki Isobe", "Shigeko Yazawa", "Teruo Tanaka", "Yasuhiro Inagami", "Yoshiko Tamaki"], "https://doi.org/10.1145/165939.165966", 10, "ics", 1993]], "Ikuo Nakata": [0, ["A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers", ["Hiroshi Nakamura", "Taisuke Boku", "Hideo Wada", "Hiromitsu Imori", "Ikuo Nakata", "Yasuhiro Inagami", "Kisaburo Nakazawa", "Yoshiyuki Yamashita"], "https://doi.org/10.1145/165939.165998", 10, "ics", 1993]], "Yuetsu Kodama": [0, ["EMC-Y: Parallel Processing Element Optimizing Communication and Computation", ["Yuetsu Kodama", "Yasuhito Koumura", "Mitsuhisa Sato", "Hirohumi Sakane", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/165939.165967", 8, "ics", 1993], ["Super-Threading: Architectural and Software Mechanisms for Optimizing Parallel Computation", ["Shuichi Sakai", "Kazuaki Okamoto", "Hiroshi Matsuoka", "Hideo Hirono", "Yuetsu Kodama", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165976", 10, "ics", 1993]], "Kazuaki Murakami": [0, ["A Micro-Vectorprocessor Architecture: Performance Modeling and Benchmarking", ["Takashi Hashimoto", "Kazuaki Murakami", "Tetsuo Hironaka", "Hiroto Yasuura"], "https://doi.org/10.1145/165939.166000", 10, "ics", 1993]], "Kevin B. Theobald": [0, ["Speculative Execution and Branch Prediction on Parallel Machines", ["Kevin B. Theobald", "Guang R. Gao", "Laurie J. Hendren"], "https://doi.org/10.1145/165939.165958", 10, "ics", 1993]], "Dennis B. Creamer": [0, ["A Cellular Automation Methodology for Solving the Wave Equation", ["James B. Cole", "Rudolph A. Krutar", "Dennis B. Creamer", "Susan K. Numrich"], "https://doi.org/10.1145/165939.166009", 9, "ics", 1993]], "Yasuhito Koumura": [0, ["EMC-Y: Parallel Processing Element Optimizing Communication and Computation", ["Yuetsu Kodama", "Yasuhito Koumura", "Mitsuhisa Sato", "Hirohumi Sakane", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/165939.165967", 8, "ics", 1993]], "Shigeko Yazawa": [0, ["Scalable Parallel Memory Architecture with a Skew Scheme", ["Tadayuki Sakakibara", "Katsuyoshi Kitai", "Tadaaki Isobe", "Shigeko Yazawa", "Teruo Tanaka", "Yasuhiro Inagami", "Yoshiko Tamaki"], "https://doi.org/10.1145/165939.165966", 10, "ics", 1993]], "Hirohumi Sakane": [0, ["EMC-Y: Parallel Processing Element Optimizing Communication and Computation", ["Yuetsu Kodama", "Yasuhito Koumura", "Mitsuhisa Sato", "Hirohumi Sakane", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/165939.165967", 8, "ics", 1993]], "Arjan J. C. van Gemund": [0, ["Performance Prediction of Parallel Processing Systems: The PAMELA Methodology", ["Arjan J. C. van Gemund"], "https://doi.org/10.1145/165939.166002", 10, "ics", 1993]], "Harry A. G. Wijshoff": [0, ["Managing Pages in Shared Virtual Memory Systems: Getting the Compiler into the Game", ["Elana D. Granston", "Harry A. G. Wijshoff"], "https://doi.org/10.1145/165939.165944", 10, "ics", 1993], ["Compilation Techniques for Sparse Matrix Computations", ["Aart J. C. Bik", "Harry A. G. Wijshoff"], "https://doi.org/10.1145/165939.166023", 9, "ics", 1993]], "Rajeev Dujari": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Prithviraj Banerjee": [0, ["PARADIGM: A Compiler for Automatic Data Distribution on Multicomputers", ["Manish Gupta", "Prithviraj Banerjee"], "https://doi.org/10.1145/165939.165959", 10, "ics", 1993]], "Hikaru Samukawa": [0, ["A Proposal of Level 3 Interface for Band and Skyline Matrix Factorization Subroutine", ["Hikaru Samukawa"], "https://doi.org/10.1145/165939.166019", 10, "ics", 1993]], "Koray Oner": [0, ["Effects of Memory Latencies on Non-Blocking Processor/Cache Architectures", ["Koray Oner", "Michel Dubois"], "https://doi.org/10.1145/165939.166006", 10, "ics", 1993]], "Yoshinori Yamaguchi": [0, ["EMC-Y: Parallel Processing Element Optimizing Communication and Computation", ["Yuetsu Kodama", "Yasuhito Koumura", "Mitsuhisa Sato", "Hirohumi Sakane", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/165939.165967", 8, "ics", 1993]], "Guang R. Gao": [0, ["Speculative Execution and Branch Prediction on Parallel Machines", ["Kevin B. Theobald", "Guang R. Gao", "Laurie J. Hendren"], "https://doi.org/10.1145/165939.165958", 10, "ics", 1993]], "Giuseppe Gambolati": [0, ["Parallel Eigenanalysis for Nested Grids", ["Giorgio Pini", "Giuseppe Gambolati"], "https://doi.org/10.1145/165939.165980", 7, "ics", 1993]], "Santosh G. Abraham": [0, ["Evaluating the Communication Performance of MPPs Using Synthetic Sparse Matrix Multiplication Workloads", ["Eric L. Boyd", "John-David Wellman", "Santosh G. Abraham", "Edward S. Davidson"], "https://doi.org/10.1145/165939.165974", 11, "ics", 1993]], "Yale N. Patt": [0, ["Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache", ["Tse-Yu Yeh", "Deborah T. Marr", "Yale N. Patt"], "https://doi.org/10.1145/165939.165956", 10, "ics", 1993]], "Yoshiko Tamaki": [0, ["Scalable Parallel Memory Architecture with a Skew Scheme", ["Tadayuki Sakakibara", "Katsuyoshi Kitai", "Tadaaki Isobe", "Shigeko Yazawa", "Teruo Tanaka", "Yasuhiro Inagami", "Yoshiko Tamaki"], "https://doi.org/10.1145/165939.165966", 10, "ics", 1993], ["Parallel Processing Architecture for the Hitachi S-3800 Shared-Memory Vector Multiprocessor", ["Katsuyoshi Kitai", "Tadaaki Isobe", "Yoshikazu Tanaka", "Yoshiko Tamaki", "Masakazu Fukagawa", "Teruo Tanaka", "Yasuhiro Inagami"], "https://doi.org/10.1145/165939.165982", 10, "ics", 1993]], "James B. Cole": [0, ["A Cellular Automation Methodology for Solving the Wave Equation", ["James B. Cole", "Rudolph A. Krutar", "Dennis B. Creamer", "Susan K. Numrich"], "https://doi.org/10.1145/165939.166009", 9, "ics", 1993]], "Eric L. Boyd": [0, ["Evaluating the Communication Performance of MPPs Using Synthetic Sparse Matrix Multiplication Workloads", ["Eric L. Boyd", "John-David Wellman", "Santosh G. Abraham", "Edward S. Davidson"], "https://doi.org/10.1145/165939.165974", 11, "ics", 1993]], "Yoshikazu Tanaka": [0, ["Parallel Processing Architecture for the Hitachi S-3800 Shared-Memory Vector Multiprocessor", ["Katsuyoshi Kitai", "Tadaaki Isobe", "Yoshikazu Tanaka", "Yoshiko Tamaki", "Masakazu Fukagawa", "Teruo Tanaka", "Yasuhiro Inagami"], "https://doi.org/10.1145/165939.165982", 10, "ics", 1993]], "Yvon Jegou": [0, ["Speculative Prefetching", ["Yvon Jegou", "Olivier Temam"], "https://doi.org/10.1145/165939.165954", 10, "ics", 1993]], "Peiyi Tang": [0, ["Exact Side Effects for Interprocedural Dependence Analysis", ["Peiyi Tang"], "https://doi.org/10.1145/165939.165964", 10, "ics", 1993]], "Yasuhiro Inagami": [0, ["Scalable Parallel Memory Architecture with a Skew Scheme", ["Tadayuki Sakakibara", "Katsuyoshi Kitai", "Tadaaki Isobe", "Shigeko Yazawa", "Teruo Tanaka", "Yasuhiro Inagami", "Yoshiko Tamaki"], "https://doi.org/10.1145/165939.165966", 10, "ics", 1993], ["Parallel Processing Architecture for the Hitachi S-3800 Shared-Memory Vector Multiprocessor", ["Katsuyoshi Kitai", "Tadaaki Isobe", "Yoshikazu Tanaka", "Yoshiko Tamaki", "Masakazu Fukagawa", "Teruo Tanaka", "Yasuhiro Inagami"], "https://doi.org/10.1145/165939.165982", 10, "ics", 1993], ["A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers", ["Hiroshi Nakamura", "Taisuke Boku", "Hideo Wada", "Hiromitsu Imori", "Ikuo Nakata", "Yasuhiro Inagami", "Kisaburo Nakazawa", "Yoshiyuki Yamashita"], "https://doi.org/10.1145/165939.165998", 10, "ics", 1993]], "Srinivas Aluru": [0, ["A Massively Parallel Optimizer for Expression Evaluation", ["Srinivas Aluru", "John L. Gustafson"], "https://doi.org/10.1145/165939.165960", 10, "ics", 1993]], "John L. Gustafson": [0, ["A Massively Parallel Optimizer for Expression Evaluation", ["Srinivas Aluru", "John L. Gustafson"], "https://doi.org/10.1145/165939.165960", 10, "ics", 1993]], "H. T. Ghogomu": [0, ["A High-Performance Parallel Database Architecture", ["Clement H. C. Leung", "H. T. Ghogomu"], "https://doi.org/10.1145/165939.166015", 10, "ics", 1993]], "Masakazu Fukagawa": [0, ["Parallel Processing Architecture for the Hitachi S-3800 Shared-Memory Vector Multiprocessor", ["Katsuyoshi Kitai", "Tadaaki Isobe", "Yoshikazu Tanaka", "Yoshiko Tamaki", "Masakazu Fukagawa", "Teruo Tanaka", "Yasuhiro Inagami"], "https://doi.org/10.1145/165939.165982", 10, "ics", 1993]], "Hiromitsu Imori": [0, ["A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers", ["Hiroshi Nakamura", "Taisuke Boku", "Hideo Wada", "Hiromitsu Imori", "Ikuo Nakata", "Yasuhiro Inagami", "Kisaburo Nakazawa", "Yoshiyuki Yamashita"], "https://doi.org/10.1145/165939.165998", 10, "ics", 1993]], "Ravi Ponnusamy": [0, ["Graph Contraction for Physical Optimization Methods: A Quality-Cost Tradeoff for Mapping Data on Parallel Computers", ["Nashat Mansour", "Ravi Ponnusamy", "Alok N. Choudhary", "Geoffrey C. Fox"], "https://doi.org/10.1145/165939.165942", 10, "ics", 1993]], "Tadaaki Isobe": [0, ["Scalable Parallel Memory Architecture with a Skew Scheme", ["Tadayuki Sakakibara", "Katsuyoshi Kitai", "Tadaaki Isobe", "Shigeko Yazawa", "Teruo Tanaka", "Yasuhiro Inagami", "Yoshiko Tamaki"], "https://doi.org/10.1145/165939.165966", 10, "ics", 1993], ["Parallel Processing Architecture for the Hitachi S-3800 Shared-Memory Vector Multiprocessor", ["Katsuyoshi Kitai", "Tadaaki Isobe", "Yoshikazu Tanaka", "Yoshiko Tamaki", "Masakazu Fukagawa", "Teruo Tanaka", "Yasuhiro Inagami"], "https://doi.org/10.1145/165939.165982", 10, "ics", 1993]], "Nashat Mansour": [0, ["Graph Contraction for Physical Optimization Methods: A Quality-Cost Tradeoff for Mapping Data on Parallel Computers", ["Nashat Mansour", "Ravi Ponnusamy", "Alok N. Choudhary", "Geoffrey C. Fox"], "https://doi.org/10.1145/165939.165942", 10, "ics", 1993]], "John Nguyen": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Philippe Laffont": [0, ["The NuMesh: A Modular, Scalable Communications Substrate", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10, "ics", 1993]], "Daniel A. Reed": [0, ["File Archive Activity in a Supercomputing Environment", ["David W. Jensen", "Daniel A. Reed"], "https://doi.org/10.1145/165939.166018", 10, "ics", 1993]], "John-David Wellman": [0, ["Evaluating the Communication Performance of MPPs Using Synthetic Sparse Matrix Multiplication Workloads", ["Eric L. Boyd", "John-David Wellman", "Santosh G. Abraham", "Edward S. Davidson"], "https://doi.org/10.1145/165939.165974", 11, "ics", 1993]], "Taisuke Boku": [0, ["A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers", ["Hiroshi Nakamura", "Taisuke Boku", "Hideo Wada", "Hiromitsu Imori", "Ikuo Nakata", "Yasuhiro Inagami", "Kisaburo Nakazawa", "Yoshiyuki Yamashita"], "https://doi.org/10.1145/165939.165998", 10, "ics", 1993]], "David A. Padua": [0, ["Static and Dynamic Evaluation of Data Dependence Analysis", ["Paul Petersen", "David A. Padua"], "https://doi.org/10.1145/165939.165961", 10, "ics", 1993]], "Hans P. Zima": [0, ["A Static Parameter Based Performance Prediction Tool for Parallel Programs", ["Thomas Fahringer", "Hans P. Zima"], "https://doi.org/10.1145/165939.165971", 13, "ics", 1993]], "Hideo Wada": [0, ["A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers", ["Hiroshi Nakamura", "Taisuke Boku", "Hideo Wada", "Hiromitsu Imori", "Ikuo Nakata", "Yasuhiro Inagami", "Kisaburo Nakazawa", "Yoshiyuki Yamashita"], "https://doi.org/10.1145/165939.165998", 10, "ics", 1993]], "Rudolph A. Krutar": [0, ["A Cellular Automation Methodology for Solving the Wave Equation", ["James B. Cole", "Rudolph A. Krutar", "Dennis B. Creamer", "Susan K. Numrich"], "https://doi.org/10.1145/165939.166009", 9, "ics", 1993]], "Hiroshi Nakamura": [0, ["A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers", ["Hiroshi Nakamura", "Taisuke Boku", "Hideo Wada", "Hiromitsu Imori", "Ikuo Nakata", "Yasuhiro Inagami", "Kisaburo Nakazawa", "Yoshiyuki Yamashita"], "https://doi.org/10.1145/165939.165998", 10, "ics", 1993]], "Alok N. Choudhary": [0, ["Graph Contraction for Physical Optimization Methods: A Quality-Cost Tradeoff for Mapping Data on Parallel Computers", ["Nashat Mansour", "Ravi Ponnusamy", "Alok N. Choudhary", "Geoffrey C. Fox"], "https://doi.org/10.1145/165939.165942", 10, "ics", 1993], ["An Experimental Performance Evaluation of Touchstone Delta Concurrent File System", ["Rajesh Bordawekar", "Alok N. Choudhary", "Juan Miguel del Rosario"], "https://doi.org/10.1145/165939.166013", 10, "ics", 1993]], "Sholin Kyo": [0, ["Data Stream Control Optimization in Dataflow Architectures", ["Sholin Kyo", "Satoshi Sekiguchi", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165950", 10, "ics", 1993]]}