<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de sio.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2040/hardware_regs/include/hardware/regs/sio.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : SIO</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : Single-cycle IO block</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//                  Provides core-local and inter-core hardware for the two</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//                  processors, with single-cycle access.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifndef _HARDWARE_REGS_SIO_H</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#define _HARDWARE_REGS_SIO_H</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// Register    : SIO_CPUID</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// Description : Processor core identifier</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//               Value is 0 when read from processor core 0, and 1 when read</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//               from processor core 1.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9300bcf7a3cf2720da606fa3933106fd">   23</a></span><span class="preprocessor">#define SIO_CPUID_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a44788718c229927c19999deaff00c59a">   24</a></span><span class="preprocessor">#define SIO_CPUID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac7d4536f6c65c6e9171d47306d63ab77">   25</a></span><span class="preprocessor">#define SIO_CPUID_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adfc7a99bae5c8efa993d694a5c11da10">   26</a></span><span class="preprocessor">#define SIO_CPUID_MSB    _u(31)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a88f83c54a5929660a82d20eca8b8fa19">   27</a></span><span class="preprocessor">#define SIO_CPUID_LSB    _u(0)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a267746708396709914fe23080a78b1b7">   28</a></span><span class="preprocessor">#define SIO_CPUID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// Register    : SIO_GPIO_IN</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// Description : Input value for GPIO pins</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//               Input value for GPIO0...29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5a444595f7c4bf4845a2fdaa9f5d8af">   33</a></span><span class="preprocessor">#define SIO_GPIO_IN_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f98c2134abdc58c8571de2c643bf847">   34</a></span><span class="preprocessor">#define SIO_GPIO_IN_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad0e475d38a7fe172786b684881c938bc">   35</a></span><span class="preprocessor">#define SIO_GPIO_IN_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a10d994c6bc7ea02771dd15418cbaa8b2">   36</a></span><span class="preprocessor">#define SIO_GPIO_IN_MSB    _u(29)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6a041fb5ecf038f3107e001643e9d32">   37</a></span><span class="preprocessor">#define SIO_GPIO_IN_LSB    _u(0)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a46f4282e710d73f675ccd8cb4a4e607d">   38</a></span><span class="preprocessor">#define SIO_GPIO_IN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// Register    : SIO_GPIO_HI_IN</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// Description : Input value for QSPI pins</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//               Input value on QSPI IO in order 0..5: SCLK, SSn, SD0, SD1, SD2,</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//               SD3</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a136d9de3543bf88b85515cd1d89c2dfa">   44</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa13c12094ff95aacd401dc9eca9b2481">   45</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a70a7e2d7067da06f6f80443dcb85e715">   46</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae230e459612db2b5a51a32886fb0cb67">   47</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_MSB    _u(5)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af9482a611e2fe3bcacbd1140ed243759">   48</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_LSB    _u(0)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a258018390223d89d9f43b7f2e0ca3b6c">   49</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// Register    : SIO_GPIO_OUT</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// Description : GPIO output value</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//               Set output level (1/0 -&gt; high/low) for GPIO0...29.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//               Reading back gives the last value written, NOT the input value</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//               from the pins.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               If core 0 and core 1 both write to GPIO_OUT simultaneously (or</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//               to a SET/CLR/XOR alias),</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//               the result is as though the write from core 0 took place first,</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//               and the write from core 1 was then applied to that intermediate</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               result.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a720f729f56d1c5d946886dace093f3ea">   61</a></span><span class="preprocessor">#define SIO_GPIO_OUT_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afea2f7cce6ad0371b1c123501b0d092e">   62</a></span><span class="preprocessor">#define SIO_GPIO_OUT_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aac9060f558987064a207b53145ffb48b">   63</a></span><span class="preprocessor">#define SIO_GPIO_OUT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a891c2d8f4cb98318290e0457609604ba">   64</a></span><span class="preprocessor">#define SIO_GPIO_OUT_MSB    _u(29)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6385197cdf17498e8e849f2e9b983ff7">   65</a></span><span class="preprocessor">#define SIO_GPIO_OUT_LSB    _u(0)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9d34c24d53fec58207f0e11a5806f3fb">   66</a></span><span class="preprocessor">#define SIO_GPIO_OUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">// Register    : SIO_GPIO_OUT_SET</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// Description : GPIO output value set</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//               Perform an atomic bit-set on GPIO_OUT, i.e. `GPIO_OUT |= wdata`</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af7d113a5dce88ac1ec844afe6451d95f">   71</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab954b8d79d7abfa711da22ff0e30a5b8">   72</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9cbfcf4acb13d81805276accc96f9fb9">   73</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a70639c10d91832e9df2671efd373e47c">   74</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_MSB    _u(29)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4170d2bc961c6cd262dce735b249af3b">   75</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_LSB    _u(0)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4bd60fff457dc36c5052fd87c102310f">   76</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">// Register    : SIO_GPIO_OUT_CLR</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">// Description : GPIO output value clear</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">//               Perform an atomic bit-clear on GPIO_OUT, i.e. `GPIO_OUT &amp;=</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">//               ~wdata`</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea535a1397193cdbd5079b927d31f20c">   82</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7f97ebb0761c6714a9d307725296d30d">   83</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adfd9afd5aad0c3ab7a4aed1c50ea733b">   84</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a267073b90aad0eb9776fc9edd7d0b7e4">   85</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_MSB    _u(29)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6dc406de40d2993deff01ca1f564b9ba">   86</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_LSB    _u(0)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad32f3a6717f079697953b74281d44751">   87</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">// Register    : SIO_GPIO_OUT_XOR</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">// Description : GPIO output value XOR</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//               Perform an atomic bitwise XOR on GPIO_OUT, i.e. `GPIO_OUT ^=</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//               wdata`</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3586293d6b9a6c85e768bb9f276215c0">   93</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac62c3a0a2a1cc8d297e2cd93fdce6c85">   94</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5542c0578c3680ed3d61fa08c36a714">   95</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aed83b3811d321a877a85d2f17a9e1d44">   96</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_MSB    _u(29)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a82d52e06583c549ae209844345d7526c">   97</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_LSB    _u(0)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad21e13098236d8bed59ace41f9ca91d4">   98</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// Register    : SIO_GPIO_OE</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">// Description : GPIO output enable</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               Set output enable (1/0 -&gt; output/input) for GPIO0...29.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">//               Reading back gives the last value written.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">//               If core 0 and core 1 both write to GPIO_OE simultaneously (or</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">//               to a SET/CLR/XOR alias),</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               the result is as though the write from core 0 took place first,</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//               and the write from core 1 was then applied to that intermediate</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//               result.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a88e5e690f195d28bfef2d7605c2d1329">  109</a></span><span class="preprocessor">#define SIO_GPIO_OE_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5c19a0708103f5d43905eab9f9040be7">  110</a></span><span class="preprocessor">#define SIO_GPIO_OE_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a04013ac1133a6158d91654ab3921968d">  111</a></span><span class="preprocessor">#define SIO_GPIO_OE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a80f750d359625e782efb0538ed5f47d6">  112</a></span><span class="preprocessor">#define SIO_GPIO_OE_MSB    _u(29)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a85b4c859c3ef79d83a8a04e1b85d98f1">  113</a></span><span class="preprocessor">#define SIO_GPIO_OE_LSB    _u(0)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4fa975f7973f6d3e29616de56b4a9e26">  114</a></span><span class="preprocessor">#define SIO_GPIO_OE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// Register    : SIO_GPIO_OE_SET</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">// Description : GPIO output enable set</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">//               Perform an atomic bit-set on GPIO_OE, i.e. `GPIO_OE |= wdata`</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5479438cedcf1b686352d6d31e63cf8">  119</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab75f7a64d294000486fffb9fcf58cc14">  120</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af8925e600b5b6fbb4fe7f3f54a125fe6">  121</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5a81bbeeb26fa1667480bc267d621b5">  122</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_MSB    _u(29)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d56809c7935f7f57061f13e3b5f583d">  123</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_LSB    _u(0)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0904c3631534f016af74e68c6b064ff3">  124</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">// Register    : SIO_GPIO_OE_CLR</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">// Description : GPIO output enable clear</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">//               Perform an atomic bit-clear on GPIO_OE, i.e. `GPIO_OE &amp;=</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">//               ~wdata`</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a177551af876492f700fc3000fa64e53a">  130</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad91862b392b37f68428f7251da5dd53a">  131</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad75a968368f62c57c590b3d6993fc5c5">  132</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a31b764695f126ce9bf3df91779c36038">  133</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_MSB    _u(29)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afa09f2240435121caff07671867750bc">  134</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_LSB    _u(0)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaabbe9260df6bd82812b293609dbcf81">  135</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">// Register    : SIO_GPIO_OE_XOR</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">// Description : GPIO output enable XOR</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">//               Perform an atomic bitwise XOR on GPIO_OE, i.e. `GPIO_OE ^=</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">//               wdata`</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adf83e7ae3d00f03c69f366a0485915cf">  141</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa60d4e993792505ba645058c38e62c71">  142</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3ba77f86420d1556ba2ce1e21cbb40ff">  143</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8ede36bd20bcf3ed325c8c2f7339ba68">  144</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_MSB    _u(29)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a68ff328896daa5b347b67cfd56210869">  145</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_LSB    _u(0)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a07ff9d26da5c1985547d87ff9a9946cf">  146</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// Register    : SIO_GPIO_HI_OUT</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// Description : QSPI output value</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//               Set output level (1/0 -&gt; high/low) for QSPI IO0...5.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//               Reading back gives the last value written, NOT the input value</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//               from the pins.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//               If core 0 and core 1 both write to GPIO_HI_OUT simultaneously</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">//               (or to a SET/CLR/XOR alias),</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">//               the result is as though the write from core 0 took place first,</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">//               and the write from core 1 was then applied to that intermediate</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">//               result.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6bb39fff71b46e893ea4413e454ba58b">  158</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a72efced329929c19f15a5c81e1030783">  159</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a18f2a2e75ae4083ed19702b649fbfcf4">  160</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa8d134391b092b850c3ea1591293f155">  161</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_MSB    _u(5)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a125a34c954e5f9b718f94a1b9b817a54">  162</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_LSB    _u(0)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac4de4022a20c3dafb1b5d24614af4106">  163</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">// Register    : SIO_GPIO_HI_OUT_SET</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">// Description : QSPI output value set</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//               Perform an atomic bit-set on GPIO_HI_OUT, i.e. `GPIO_HI_OUT |=</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">//               wdata`</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac666a26957f415ee2ad50290b091e095">  169</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aac96a6802993b5dc6c1c03b760461cdf">  170</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaa6dbe0dd074c675bd4b536e4a9c4748">  171</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af0518a8998b639c483ad0cf4248a4592">  172</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_MSB    _u(5)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a50a57bb33aee8261a591119994834c17">  173</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_LSB    _u(0)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aee524b2717beb60fe3be859c45a73ad5">  174</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// Register    : SIO_GPIO_HI_OUT_CLR</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// Description : QSPI output value clear</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">//               Perform an atomic bit-clear on GPIO_HI_OUT, i.e. `GPIO_HI_OUT</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">//               &amp;= ~wdata`</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3b957dec0f0ae1a4e85da75f98c0aa5">  180</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac15439ce6ac4e77f6f1c6d00dd35c351">  181</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abce7719ba402c111c552ec4b5cabacd4">  182</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7391cf5e15c238c50afbcff02a5adce6">  183</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_MSB    _u(5)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4aabb5e8a007d2826fcbb22aedd6f26d">  184</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_LSB    _u(0)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae7e7284d20d3ed6b51bf7825c5525e57">  185</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// Register    : SIO_GPIO_HI_OUT_XOR</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">// Description : QSPI output value XOR</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">//               Perform an atomic bitwise XOR on GPIO_HI_OUT, i.e. `GPIO_HI_OUT</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">//               ^= wdata`</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7e6156fb7586c152a3d2314c303dc8bb">  191</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7d6fb0f373b08c9f7eccd7277c99d662">  192</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaee0f4665074f96f85116b74995c5eb7">  193</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4f77ce142b10e88624145111fc680994">  194</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_MSB    _u(5)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a434f54c531b0dfdf2fb3404cdeeeb632">  195</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_LSB    _u(0)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adc66388eac7a2c258ed5bde1d26af322">  196</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// Register    : SIO_GPIO_HI_OE</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">// Description : QSPI output enable</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">//               Set output enable (1/0 -&gt; output/input) for QSPI IO0...5.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">//               Reading back gives the last value written.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">//               If core 0 and core 1 both write to GPIO_HI_OE simultaneously</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">//               (or to a SET/CLR/XOR alias),</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">//               the result is as though the write from core 0 took place first,</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//               and the write from core 1 was then applied to that intermediate</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               result.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a640b40d445e074e7d42a06b8e8417f7a">  207</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a89b371c11f72b121122bdb7046519269">  208</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa0bd788afb0c1a4a56697e349c8d42d9">  209</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4cf69a8ce035a434bc47187a4ca7b99d">  210</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_MSB    _u(5)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a977cf7dd3ed4db57da279a6892f7f6e0">  211</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_LSB    _u(0)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab2c44a45432dac9b17e0dca65ee09998">  212</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">// Register    : SIO_GPIO_HI_OE_SET</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">// Description : QSPI output enable set</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">//               Perform an atomic bit-set on GPIO_HI_OE, i.e. `GPIO_HI_OE |=</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">//               wdata`</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abb93ee9e44976136a6a95c192423798b">  218</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3e16fccc430c78c27bbfe29df4f4245">  219</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a43a24cef7bf24194124db4c5f43fd4b3">  220</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3bfb4236d27f97004daccc539890ab90">  221</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_MSB    _u(5)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a29a5904349d4aff70498fb2ba0d8847d">  222</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_LSB    _u(0)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af1b7aadfdf5122462d1a54fc1d672ecb">  223</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">// Register    : SIO_GPIO_HI_OE_CLR</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">// Description : QSPI output enable clear</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">//               Perform an atomic bit-clear on GPIO_HI_OE, i.e. `GPIO_HI_OE &amp;=</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">//               ~wdata`</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5dd799afc540e17d756fe9b4f688d4e8">  229</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aba010cedc3feacb092328a82e464c4b0">  230</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0646f7e4a6a431a18c3bd55b0889fdfa">  231</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a924212103026550c2c5fda2ed22eb07b">  232</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_MSB    _u(5)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af7c51994aee94b013f156d7e2eb29872">  233</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_LSB    _u(0)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a014aebd33870a668efc6b0ad43e443f4">  234</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">// Register    : SIO_GPIO_HI_OE_XOR</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">// Description : QSPI output enable XOR</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">//               Perform an atomic bitwise XOR on GPIO_HI_OE, i.e. `GPIO_HI_OE</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">//               ^= wdata`</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1fcf5d330c7912ecdbbc39e7e6d5eda3">  240</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1be5854903afc7fecff6bc995b810148">  241</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a039a3ba2a5ef06741a1b63d03e2cea4c">  242</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac85a72c3f4cd01dd00aeec83e48d4dea">  243</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_MSB    _u(5)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a921492c1dfddb8ad898272be1ce5bc42">  244</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_LSB    _u(0)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a240be7676f44105af8079edfe8e08c59">  245</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">// Register    : SIO_FIFO_ST</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">// Description : Status register for inter-core FIFOs (mailboxes).</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">//               There is one FIFO in the core 0 -&gt; core 1 direction, and one</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">//               core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">//               Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">//               write side of 0-&gt;1 FIFO (TX).</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">//               Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">//               write side of 1-&gt;0 FIFO (TX).</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">//               The SIO IRQ for each core is the logical OR of the VLD, WOF and</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">//               ROE fields of its FIFO_ST register.</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0c4d3f83afe2c6efbcdcfcf39eff7974">  257</a></span><span class="preprocessor">#define SIO_FIFO_ST_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a26b471a40a518cad1b77155f938e3e89">  258</a></span><span class="preprocessor">#define SIO_FIFO_ST_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a72e2b164011ae063579379b2b5aa619e">  259</a></span><span class="preprocessor">#define SIO_FIFO_ST_RESET  _u(0x00000002)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">// Field       : SIO_FIFO_ST_ROE</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">// Description : Sticky flag indicating the RX FIFO was read when empty. This</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">//               read was ignored by the FIFO.</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5c722c24e78e3c8a088c7c5cd812aa10">  264</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad38f516158473cdd5bfbda5e5e3b2ed2">  265</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3aa09769318c734b333a658e27d1971">  266</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_MSB    _u(3)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a05aaa9ced7ea81bc3e669bda4baf3a42">  267</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_LSB    _u(3)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac3d69641e8c50b7b09b8ff91fc229932">  268</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">// Field       : SIO_FIFO_ST_WOF</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">// Description : Sticky flag indicating the TX FIFO was written when full. This</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">//               write was ignored by the FIFO.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac1c99164bd04876ea88c63bc84b393f1">  273</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a82536ac138c2381810780785881a625f">  274</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0f7bcd51a86dcbc3d9fa13f82d60036d">  275</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_MSB    _u(2)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9dc5048c08f3a87d0f0c7a9aa4e07b57">  276</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_LSB    _u(2)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9a45130ddf0f2ee80fc42df9ad3256bd">  277</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// Field       : SIO_FIFO_ST_RDY</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">// Description : Value is 1 if this core&#39;s TX FIFO is not full (i.e. if FIFO_WR</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">//               is ready for more data)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae52962a27801a6e8fb758298e71e74dd">  282</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa598466783b7d6a10bd1644ff0e70754">  283</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a132ba81cd673aa4825017c240ca4e872">  284</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_MSB    _u(1)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acd7f6a3c4c0054db4ea04fcf1e658130">  285</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_LSB    _u(1)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa3766f8cf1e2b1ec5d3341a21f58a60a">  286</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">// Field       : SIO_FIFO_ST_VLD</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">// Description : Value is 1 if this core&#39;s RX FIFO is not empty (i.e. if FIFO_RD</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">//               is valid)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac7bbd7bf09093fd5afe60594c739bd6a">  291</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa005af6aff749af02615e9899c5ed262">  292</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a200f9f75245ce86cf14ef3c32081a63c">  293</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_MSB    _u(0)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aba3a0ff85f156b1d2eb9c74a7ce6a52a">  294</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_LSB    _u(0)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5bd732d4114d6b3c7a3e6127a3771eb6">  295</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// Register    : SIO_FIFO_WR</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// Description : Write access to this core&#39;s TX FIFO</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2677957e5a05b68982b1286e997c4876">  299</a></span><span class="preprocessor">#define SIO_FIFO_WR_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f9912303c5d92c5b006829903131544">  300</a></span><span class="preprocessor">#define SIO_FIFO_WR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9bf1a9889257d5c9f7821ed30b066a5e">  301</a></span><span class="preprocessor">#define SIO_FIFO_WR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adbb5057954b632ff604af45050f36082">  302</a></span><span class="preprocessor">#define SIO_FIFO_WR_MSB    _u(31)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab9b7f62fc774c5f5fe854c6b28abcc94">  303</a></span><span class="preprocessor">#define SIO_FIFO_WR_LSB    _u(0)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a139402b0430e6d036471181ad2ac048b">  304</a></span><span class="preprocessor">#define SIO_FIFO_WR_ACCESS &quot;WF&quot;</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">// Register    : SIO_FIFO_RD</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">// Description : Read access to this core&#39;s RX FIFO</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6df173586bb9cdfd098bc29fd01e9b0">  308</a></span><span class="preprocessor">#define SIO_FIFO_RD_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a99c8820a3745e7aded6f07efb4e75525">  309</a></span><span class="preprocessor">#define SIO_FIFO_RD_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af9e92fc064e0edc5260c719930975709">  310</a></span><span class="preprocessor">#define SIO_FIFO_RD_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6a6d31b59eb5e8c639d7af69c5fe5032">  311</a></span><span class="preprocessor">#define SIO_FIFO_RD_MSB    _u(31)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4617b196263cf85ad096a40fc4a358bf">  312</a></span><span class="preprocessor">#define SIO_FIFO_RD_LSB    _u(0)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a492ccb800f5054c1543f8d1ada246432">  313</a></span><span class="preprocessor">#define SIO_FIFO_RD_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">// Register    : SIO_SPINLOCK_ST</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">// Description : Spinlock state</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">//               A bitmap containing the state of all 32 spinlocks (1=locked).</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">//               Mainly intended for debugging.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4f8c44943c48c3101f9f4382d2d874d8">  319</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad6138e8f9a059318c254f84663b86d8c">  320</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a486ea95edbecdd884e1df0fd3598ca63">  321</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd12b86723fc5cae14fe9ef902314e52">  322</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_MSB    _u(31)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4d041dc5e8a4ac005f5fbff4815d15ce">  323</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_LSB    _u(0)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6301ffba092bd575fe74cec8139c6238">  324</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">// Register    : SIO_DIV_UDIVIDEND</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">// Description : Divider unsigned dividend</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">//               Write to the DIVIDEND operand of the divider, i.e. the p in `p</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">//               / q`.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">//               Any operand write starts a new calculation. The results appear</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">//               in QUOTIENT, REMAINDER.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">//               UDIVIDEND/SDIVIDEND are aliases of the same internal register.</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               The U alias starts an</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">//               unsigned calculation, and the S alias starts a signed</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">//               calculation.</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aec760ef0fd2741bd54cfc9d4dcc12239">  336</a></span><span class="preprocessor">#define SIO_DIV_UDIVIDEND_OFFSET _u(0x00000060)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0fed7f7c556c7dc1409b9d49c60d5c7b">  337</a></span><span class="preprocessor">#define SIO_DIV_UDIVIDEND_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a973fba10aedd34dc5464554b2917ee06">  338</a></span><span class="preprocessor">#define SIO_DIV_UDIVIDEND_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1f4ff6ee7aa3a5be2c6b68340a4ce20e">  339</a></span><span class="preprocessor">#define SIO_DIV_UDIVIDEND_MSB    _u(31)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a509109ae979fd02a5798f55c76d00285">  340</a></span><span class="preprocessor">#define SIO_DIV_UDIVIDEND_LSB    _u(0)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae61fd663146555cc26b6dee2b5b1723e">  341</a></span><span class="preprocessor">#define SIO_DIV_UDIVIDEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// Register    : SIO_DIV_UDIVISOR</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">// Description : Divider unsigned divisor</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">//               Write to the DIVISOR operand of the divider, i.e. the q in `p /</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">//               q`.</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">//               Any operand write starts a new calculation. The results appear</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">//               in QUOTIENT, REMAINDER.</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">//               UDIVISOR/SDIVISOR are aliases of the same internal register.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">//               The U alias starts an</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">//               unsigned calculation, and the S alias starts a signed</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">//               calculation.</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a59602ab6f251738461d7afa037c467af">  353</a></span><span class="preprocessor">#define SIO_DIV_UDIVISOR_OFFSET _u(0x00000064)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aecacc709bcd24caa2797d2dafee149d2">  354</a></span><span class="preprocessor">#define SIO_DIV_UDIVISOR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa01683d6fb6b1f2b11bdbf8252ad971f">  355</a></span><span class="preprocessor">#define SIO_DIV_UDIVISOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace7f8118e23b0e4fa17d7a5e6901d333">  356</a></span><span class="preprocessor">#define SIO_DIV_UDIVISOR_MSB    _u(31)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aae53f3915721c3fbd607501987fa7fcc">  357</a></span><span class="preprocessor">#define SIO_DIV_UDIVISOR_LSB    _u(0)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0b7c89db886f73bd2c20ecfbdf44cd5b">  358</a></span><span class="preprocessor">#define SIO_DIV_UDIVISOR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">// Register    : SIO_DIV_SDIVIDEND</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">// Description : Divider signed dividend</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">//               The same as UDIVIDEND, but starts a signed calculation, rather</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">//               than unsigned.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace93290dff2fef3bbc9088efedf259a1">  364</a></span><span class="preprocessor">#define SIO_DIV_SDIVIDEND_OFFSET _u(0x00000068)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afb0cb5dfec54688f4329da57a26eda4d">  365</a></span><span class="preprocessor">#define SIO_DIV_SDIVIDEND_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2a5afdd989cb15c97abe0313d9d4922a">  366</a></span><span class="preprocessor">#define SIO_DIV_SDIVIDEND_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1c751a373dc191607b669dee2088b741">  367</a></span><span class="preprocessor">#define SIO_DIV_SDIVIDEND_MSB    _u(31)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8876b089f04bfd0520a2379eac1c7f4c">  368</a></span><span class="preprocessor">#define SIO_DIV_SDIVIDEND_LSB    _u(0)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af40353d3c7fab0b9044386977d28559b">  369</a></span><span class="preprocessor">#define SIO_DIV_SDIVIDEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">// Register    : SIO_DIV_SDIVISOR</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">// Description : Divider signed divisor</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">//               The same as UDIVISOR, but starts a signed calculation, rather</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">//               than unsigned.</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c8113bc190c2ae6d9748d434d87049d">  375</a></span><span class="preprocessor">#define SIO_DIV_SDIVISOR_OFFSET _u(0x0000006c)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a240e450b59a9cf5510eed9c1252b5798">  376</a></span><span class="preprocessor">#define SIO_DIV_SDIVISOR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a62facf9f87d0fa823a975efc432395fe">  377</a></span><span class="preprocessor">#define SIO_DIV_SDIVISOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a70afa1867581ff27cb0f4348ae31195f">  378</a></span><span class="preprocessor">#define SIO_DIV_SDIVISOR_MSB    _u(31)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af5000d6c285aaa5b37594592a7ee135a">  379</a></span><span class="preprocessor">#define SIO_DIV_SDIVISOR_LSB    _u(0)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0785fd035bf61c1786a099c451bcd048">  380</a></span><span class="preprocessor">#define SIO_DIV_SDIVISOR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">// Register    : SIO_DIV_QUOTIENT</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">// Description : Divider result quotient</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">//               The result of `DIVIDEND / DIVISOR` (division). Contents</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">//               undefined while CSR_READY is low.</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">//               For signed calculations, QUOTIENT is negative when the signs of</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">//               DIVIDEND and DIVISOR differ.</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">//               This register can be written to directly, for context</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">//               save/restore purposes. This halts any</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">//               in-progress calculation and sets the CSR_READY and CSR_DIRTY</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">//               flags.</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">//               Reading from QUOTIENT clears the CSR_DIRTY flag, so should read</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">//               results in the order</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">//               REMAINDER, QUOTIENT if CSR_DIRTY is used.</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a29d32b80811eb0085ad763cfc8a145d8">  395</a></span><span class="preprocessor">#define SIO_DIV_QUOTIENT_OFFSET _u(0x00000070)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9c90443bdafb3de839726521f599dc6d">  396</a></span><span class="preprocessor">#define SIO_DIV_QUOTIENT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5e1a155b9d72563cb8e2f985390555cb">  397</a></span><span class="preprocessor">#define SIO_DIV_QUOTIENT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a157429c13596c4f0d085d34a7d766265">  398</a></span><span class="preprocessor">#define SIO_DIV_QUOTIENT_MSB    _u(31)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1bb10030396572f388da80c12cb8c8d9">  399</a></span><span class="preprocessor">#define SIO_DIV_QUOTIENT_LSB    _u(0)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1c066432aa6cb2a03ccb473dc983f76c">  400</a></span><span class="preprocessor">#define SIO_DIV_QUOTIENT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// Register    : SIO_DIV_REMAINDER</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// Description : Divider result remainder</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">//               The result of `DIVIDEND % DIVISOR` (modulo). Contents undefined</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">//               while CSR_READY is low.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">//               For signed calculations, REMAINDER is negative only when</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">//               DIVIDEND is negative.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">//               This register can be written to directly, for context</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">//               save/restore purposes. This halts any</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">//               in-progress calculation and sets the CSR_READY and CSR_DIRTY</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">//               flags.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9ba3f062a4b97bbec30e7a06c9177989">  412</a></span><span class="preprocessor">#define SIO_DIV_REMAINDER_OFFSET _u(0x00000074)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab576eeb5d05b1f634b16a34d142dbca0">  413</a></span><span class="preprocessor">#define SIO_DIV_REMAINDER_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a348ea89aa1fe9d662ffaf4802bdd83e4">  414</a></span><span class="preprocessor">#define SIO_DIV_REMAINDER_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afce5f7061eda6b8293796ee7beaba19f">  415</a></span><span class="preprocessor">#define SIO_DIV_REMAINDER_MSB    _u(31)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acf031304cc0caecf899e8ffa513d5dfe">  416</a></span><span class="preprocessor">#define SIO_DIV_REMAINDER_LSB    _u(0)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73cf2c520d11f893ad9a1f5aa0b5e4de">  417</a></span><span class="preprocessor">#define SIO_DIV_REMAINDER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// Register    : SIO_DIV_CSR</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">// Description : Control and status register for divider.</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af916858613e6017aa6e31a250f13eef3">  421</a></span><span class="preprocessor">#define SIO_DIV_CSR_OFFSET _u(0x00000078)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae4a75bade00a0894182ed24025aa9bb5">  422</a></span><span class="preprocessor">#define SIO_DIV_CSR_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace5ee5508a7d48b9ef1577b4fc7a3155">  423</a></span><span class="preprocessor">#define SIO_DIV_CSR_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">// Field       : SIO_DIV_CSR_DIRTY</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// Description : Changes to 1 when any register is written, and back to 0 when</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">//               QUOTIENT is read.</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">//               Software can use this flag to make save/restore more efficient</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">//               (skip if not DIRTY).</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">//               If the flag is used in this way, it&#39;s recommended to either</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">//               read QUOTIENT only,</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">//               or REMAINDER and then QUOTIENT, to prevent data loss on context</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">//               switch.</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa550a1bded1c81da8fbc7ae349237b43">  434</a></span><span class="preprocessor">#define SIO_DIV_CSR_DIRTY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a006ea16cbda2f839b2cb0a311195d4cd">  435</a></span><span class="preprocessor">#define SIO_DIV_CSR_DIRTY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8d2f772d2f42db8aeb695e01796678e6">  436</a></span><span class="preprocessor">#define SIO_DIV_CSR_DIRTY_MSB    _u(1)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab87694ea520b9f47916876916dd99c1a">  437</a></span><span class="preprocessor">#define SIO_DIV_CSR_DIRTY_LSB    _u(1)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac18d1dd7b3518c64bd935a4069c6ff50">  438</a></span><span class="preprocessor">#define SIO_DIV_CSR_DIRTY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">// Field       : SIO_DIV_CSR_READY</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// Description : Reads as 0 when a calculation is in progress, 1 otherwise.</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">//               Writing an operand (xDIVIDEND, xDIVISOR) will immediately start</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">//               a new calculation, no</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">//               matter if one is already in progress.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//               Writing to a result register will immediately terminate any in-</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">//               progress calculation</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">//               and set the READY and DIRTY flags.</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6b9cb1da51bd09fb1aca99c5769c7704">  448</a></span><span class="preprocessor">#define SIO_DIV_CSR_READY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a61702f86f719d530515e2ba8665e9bf7">  449</a></span><span class="preprocessor">#define SIO_DIV_CSR_READY_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9b614166403627ab5b62cb0ac1614526">  450</a></span><span class="preprocessor">#define SIO_DIV_CSR_READY_MSB    _u(0)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5aa732fb032e23ca0f383989969151da">  451</a></span><span class="preprocessor">#define SIO_DIV_CSR_READY_LSB    _u(0)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a86c2a77570bf7f79f27fb6c512ec74b9">  452</a></span><span class="preprocessor">#define SIO_DIV_CSR_READY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">// Register    : SIO_INTERP0_ACCUM0</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">// Description : Read/write access to accumulator 0</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1858ddd9d7e42e3fdfb8edf96ea9a2fb">  456</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_OFFSET _u(0x00000080)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a079ef509883cedf3d83349cc3641579f">  457</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a75efdc91dce75b7f7e74f2f95b97ec52">  458</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa712b7706114252b6901d50171146f84">  459</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_MSB    _u(31)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a07484251cda8696897e8da44b49bebdf">  460</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_LSB    _u(0)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae4246a5edd665b5c80b884092b8a8f77">  461</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">// Register    : SIO_INTERP0_ACCUM1</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">// Description : Read/write access to accumulator 1</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab4c8a438fb8630835797a9fdc30794ca">  465</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_OFFSET _u(0x00000084)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4244c267d953d86c6b9c201e5c59c1e2">  466</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a19f8937a4c5e8b8b34b040fd3c3dbbed">  467</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2da0d50dbeac3575181e54f98c27b614">  468</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_MSB    _u(31)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5367104afc6f7be974ff7c300baa5e7a">  469</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_LSB    _u(0)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a75356817f06041eb3a0562ff41f98556">  470</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">// Register    : SIO_INTERP0_BASE0</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">// Description : Read/write access to BASE0 register.</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1901a2787babc0845838fd0ad846236">  474</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_OFFSET _u(0x00000088)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8d3515b16fd1d25bea31980f422f632b">  475</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad308dd19970fc43288a76ec863170b58">  476</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeeaea032672514007f17c0f875ed0195">  477</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_MSB    _u(31)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa71310e591798b9a58c7ea3265b3e8ec">  478</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aef4f1dfbd1c285ce428698b66386ca68">  479</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// Register    : SIO_INTERP0_BASE1</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// Description : Read/write access to BASE1 register.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a426d4400a5e32a0cf6ecb5b89cff8fc4">  483</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_OFFSET _u(0x0000008c)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a05f7ad1d6bb4b69e6141fb4c849cec52">  484</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6bf86c1f246a85287f92647af884390c">  485</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abda1075a829f50d5835a500b3dddb383">  486</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_MSB    _u(31)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2d68b4593e7cb2ca450a9b91a87fa9d6">  487</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_LSB    _u(0)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aabc9c68d8bd36ef9223f20fc8c8bf28c">  488</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">// Register    : SIO_INTERP0_BASE2</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">// Description : Read/write access to BASE2 register.</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac78ca216f90db564aa15535b27834766">  492</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_OFFSET _u(0x00000090)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad427ca97b1f8ccb26e82dfb3b1fdf9be">  493</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5df960c45e4a117b083463b4afd206f1">  494</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6ef3885c9a95563c675151f076cc631f">  495</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_MSB    _u(31)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e93c92d5ac77798681dae8045ca46d4">  496</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_LSB    _u(0)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a351c91f648735d1ac52f39cabd21d6d7">  497</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">// Register    : SIO_INTERP0_POP_LANE0</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">// Description : Read LANE0 result, and simultaneously write lane results to</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">//               both accumulators (POP).</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a884262fb8e97f2ff421c9991efeab1c1">  502</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_OFFSET _u(0x00000094)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4e250b331f4b086e9b8c3e182844eff8">  503</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4a767dfa2bca750b795deffcc44a587a">  504</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a36626f50aacfff30df3f1dba2f9a50b8">  505</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_MSB    _u(31)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af0c998b89ed4c6a2da247d6a2c40098b">  506</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aefd2c739615dfedee98719564904085a">  507</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">// Register    : SIO_INTERP0_POP_LANE1</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">// Description : Read LANE1 result, and simultaneously write lane results to</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">//               both accumulators (POP).</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5fd6c3bec40e4a57b5a1ee973596548f">  512</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_OFFSET _u(0x00000098)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7ca27248830cc8f1af8b75b18a8c8dd3">  513</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac52aedb9f6050fa9020995888d62d502">  514</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c1292988ed48d5447aecb2ee5d4d4cc">  515</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_MSB    _u(31)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af30d67c886f69263d1ab8e9f312677dd">  516</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_LSB    _u(0)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae2a7d325c79f6d806ab2eb8df9834873">  517</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">// Register    : SIO_INTERP0_POP_FULL</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">// Description : Read FULL result, and simultaneously write lane results to both</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">//               accumulators (POP).</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a731019870a0a81cc5bc4f1e402381352">  522</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_OFFSET _u(0x0000009c)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af7f510034c5241a920e270b1ce2c26da">  523</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5d22d8e741c79700ecf3a3dce0dd0a4">  524</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a43fe4f65cbe2755b42cea6d1bf733059">  525</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_MSB    _u(31)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8d43b582c0fed5b9aa0c7dcab7cb510">  526</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_LSB    _u(0)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a26596f91330b28b13baabe7dae350325">  527</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">// Register    : SIO_INTERP0_PEEK_LANE0</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// Description : Read LANE0 result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3f6f248779f24c88bcc81e0477d5572d">  531</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_OFFSET _u(0x000000a0)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a186180a3b8739190b26c562be8bc4cb2">  532</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af0517934bd4a6c51aebb154196e49411">  533</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5470908856c1244fd25b058c9db417ca">  534</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_MSB    _u(31)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0ad90f9c0001e11717d55f2498e45f29">  535</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4c2dcbdb4cf124f706404fc490bc378b">  536</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">// Register    : SIO_INTERP0_PEEK_LANE1</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">// Description : Read LANE1 result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a235a210f7950a731660c37a306f774e8">  540</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_OFFSET _u(0x000000a4)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9634b18bac1b053829a3aa618c4831f5">  541</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab983e2066782fcc405554acb098c1f1a">  542</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaf4b8c57a51fbe71e9b51c95e4fdd6a7">  543</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_MSB    _u(31)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace72537983224755e49a4bbb18b67f82">  544</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_LSB    _u(0)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acdf89180f0070624375e8a012af0b16f">  545</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">// Register    : SIO_INTERP0_PEEK_FULL</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">// Description : Read FULL result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4d013cb496925f5e8b647aa99b3a2a45">  549</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_OFFSET _u(0x000000a8)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4d9e94ec9ff5c5bc153d3efe9ee08343">  550</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a69bd3646b6d8853d7276fcd8d233a52f">  551</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2cf2bb60714a926eff093d3edc84adff">  552</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_MSB    _u(31)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a05dc03c22fb32e87f7d330240e08e822">  553</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_LSB    _u(0)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab3b8959004b514e76037681b87b8dbfa">  554</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">// Register    : SIO_INTERP0_CTRL_LANE0</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">// Description : Control register for lane 0</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeba4bad438f370c1ba75b0f9db2bb4ec">  558</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OFFSET _u(0x000000ac)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a35c413ebf84bafd2a33c0bd71d934e87">  559</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BITS   _u(0x03bfffff)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abe25fcfee46129959c1b0b4912de59ae">  560</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_OVERF</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">// Description : Set if either OVERF0 or OVERF1 is set.</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6afc4a11ccceaf10c176365b863b594c">  564</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a06b0371388d72825de71e8d06010480c">  565</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a34a918ea5414ff401c23f6dde3d2ccae">  566</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_MSB    _u(25)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9b8c4b064b8a4d2fbe6c3d5c7a247745">  567</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_LSB    _u(25)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad3cfecef34f0efeb177900799b515553">  568</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_OVERF1</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">// Description : Indicates if any masked-off MSBs in ACCUM1 are set.</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6f1629a9bfccc1bbe8f9d4298e7b1a47">  572</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5513f547f26600f1b8d3ffe38de7b526">  573</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3ae641adb7b773cf703ca032e06ed9b4">  574</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_MSB    _u(24)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aff22e05f5a5a4ed2c4b1ff5ab7a37be2">  575</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_LSB    _u(24)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac6f57a7e0691db3e066260aabca39e4e">  576</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_OVERF0</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">// Description : Indicates if any masked-off MSBs in ACCUM0 are set.</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a07f78a07dde8aac09f5646a6548e8c95">  580</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8581d861f3c2ecc661bebeaf7c3f101e">  581</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1168c71fce36202b703c04b00b1ea85f">  582</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_MSB    _u(23)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a541570fdf1a3f3394fb7c1bfd5c19fb4">  583</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_LSB    _u(23)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2d6b1c1101e3a1ea6ee88e1377da886b">  584</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_BLEND</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">// Description : Only present on INTERP0 on each core. If BLEND mode is enabled:</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">//               - LANE1 result is a linear interpolation between BASE0 and</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">//               BASE1, controlled</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">//               by the 8 LSBs of lane 1 shift and mask value (a fractional</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">//               number between</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">//               0 and 255/256ths)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">//               - LANE0 result does not have BASE0 added (yields only the 8</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">//               LSBs of lane 1 shift+mask value)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">//               - FULL result does not have lane 1 shift+mask value added</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">//               (BASE2 + lane 0 shift+mask)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">//               LANE1 SIGNED flag controls whether the interpolation is signed</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">//               or unsigned.</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8468ad3298398b11af87be10ea8e631">  599</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3d3ae7e3e718535de614d301f7c9b2f0">  600</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3ba1bd0c5da8ab04e3f03707c18f46de">  601</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_MSB    _u(21)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6932ee6c926d03f01c6ff67c5aacaa26">  602</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_LSB    _u(21)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a45c33d640adc1ab55d1d1b922f4c6ae7">  603</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_FORCE_MSB</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">// Description : ORed into bits 29:28 of the lane result presented to the</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">//               processor on the bus.</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">//               No effect on the internal 32-bit datapath. Handy for using a</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">//               lane to generate sequence</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">//               of pointers into flash or SRAM.</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acd03698d74336694801d2774b1efde05">  611</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f8220fd8ebb743a863c8a78f472fc25">  612</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3bcde9da64f68a2794df144bc4e97c5e">  613</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_MSB    _u(20)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9833b7c78bbfa0ea5ddec6d6dfc4b635">  614</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_LSB    _u(19)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acbcb46d9dd03175effd8539d0268693d">  615</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_ADD_RAW</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">// Description : If 1, mask + shift is bypassed for LANE0 result. This does not</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">//               affect FULL result.</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8ee08ef31dbfc9dcd1660d977dce3bcd">  620</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8d3f50d37b5997f4394d0fe7f3a13f16">  621</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab533c8dd8431b3b5df11c5a22a999bd2">  622</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_MSB    _u(18)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a59c01e68e214e2ae783649385ea132e7">  623</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_LSB    _u(18)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6921c3afc8b2b448981cb3249691afd7">  624</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_CROSS_RESULT</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s result into this lane&#39;s</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">//               accumulator on POP.</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7848ed1b64d90d3cde6669557352a012">  629</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abf7e54a8b7d4e2847583207936714e78">  630</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7c2c6c3a9f30f72a3f6051fdf24386c6">  631</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_MSB    _u(17)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5632475b48db655033ef291e81458ddb">  632</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_LSB    _u(17)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a477188e5e18411e81555ce390b1fa2be">  633</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_CROSS_INPUT</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s accumulator into this lane&#39;s</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">//               shift + mask hardware.</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">//               Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//               before the shift+mask bypass)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa6e9082018a8209375c08a012a1dd497">  640</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aad87897a5390bbd81bc9b08791702524">  641</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7d73fc6d0ba456bb2565ff238b554919">  642</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_MSB    _u(16)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac6c7230afa0974b19d14448c1ff513b5">  643</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_LSB    _u(16)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab77d9cd6705af5bdd015257867f4bddb">  644</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_SIGNED</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">// Description : If SIGNED is set, the shifted and masked accumulator value is</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">//               sign-extended to 32 bits</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">//               before adding to BASE0, and LANE0 PEEK/POP appear extended to</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">//               32 bits when read by processor.</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a888303a5d219aa897d0322c010497f36">  651</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac581d8d9d62f259e2a5e6f8390af44c9">  652</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a752283d9802036470d1ca1a85d95352c">  653</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_MSB    _u(15)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a00391c3bd8f518ee663a557135973a55">  654</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_LSB    _u(15)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a85c1fdca09ea2d498e19db51412061f3">  655</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_MASK_MSB</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">// Description : The most-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">//               Setting MSB &lt; LSB may cause chip to turn inside-out</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a11d116deb7b4db67e1a41f87d4693079">  661</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acba7d092a8e8c4f40ed47d749b50c243">  662</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_BITS   _u(0x00007c00)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab86b1359517f85a6c21e396e1f2d7ff9">  663</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_MSB    _u(14)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abca8483ed62d0b9dcd72fd55dfae35f9">  664</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_LSB    _u(10)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4a5f0d34dfc2469d7f9778c3b14bb2ed">  665</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_MASK_LSB</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">// Description : The least-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acbb7467a3fe1ddd63e1df83adcf3803d">  670</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a33b8e218778b040268a7ed7462508650">  671</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_BITS   _u(0x000003e0)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3a734a50f05aab95d8c7a3ca31cf040a">  672</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_MSB    _u(9)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af272cf7a28856494160ce3c9b4f4bd8d">  673</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_LSB    _u(5)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1150ca8c11703bc3966b8832379e162b">  674</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_SHIFT</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">// Description : Logical right-shift applied to accumulator before masking</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae2e847c1f2d943a53782a942dc7fddce">  678</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a02a37828a4c1cb4763d6557e414dae49">  679</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a744d993b7ff0bd3954e2e2c6bb4c93c1">  680</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_MSB    _u(4)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2a946617bacdd8ddb3845f3ea163b051">  681</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a425c02906364010bad2839921120dfd0">  682</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">// Register    : SIO_INTERP0_CTRL_LANE1</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">// Description : Control register for lane 1</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a54cbcc6a9eef986dbc9d6d2de0520093">  686</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_OFFSET _u(0x000000b0)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad828d64a567a0e12292bed1784638037">  687</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_BITS   _u(0x001fffff)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab84ec54c3509b43369b78546da1e8538">  688</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_FORCE_MSB</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">// Description : ORed into bits 29:28 of the lane result presented to the</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">//               processor on the bus.</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">//               No effect on the internal 32-bit datapath. Handy for using a</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">//               lane to generate sequence</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">//               of pointers into flash or SRAM.</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a724f89dc24002df8360f5cc009bc23cc">  696</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9d21c8c5c753461f68ec07df682ccce3">  697</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8b3f2237a925ba55ee521349b1ce3618">  698</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_MSB    _u(20)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a16c8da7bc119ddd475e564eaa415a4a6">  699</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_LSB    _u(19)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6642bb6ac6b723afe3f5c5e3bab62eb7">  700</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_ADD_RAW</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">// Description : If 1, mask + shift is bypassed for LANE1 result. This does not</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">//               affect FULL result.</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a82fac2984066896d4cf1e866cb1e23d0">  705</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa74f50a8a6d6fcf48f29d66230a145d8">  706</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d533b2292ad7f9c725aad91e0abe00c">  707</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_MSB    _u(18)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5b2e309825f1d3bd5f98fd96d78161e3">  708</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_LSB    _u(18)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5daed471a93326fdc5e6e545dbd0d781">  709</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_CROSS_RESULT</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s result into this lane&#39;s</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">//               accumulator on POP.</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a89e23ab2aa69ee9e2f5aa8af5113d4af">  714</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1db518a82f9751ad44318a980c73a64">  715</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e1955876473ca75f5b583e94c97b0ae">  716</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_MSB    _u(17)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9c272a399ee0c7e7aac7309085a6d1a4">  717</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_LSB    _u(17)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a70aaa4228fa879d616779350f3cfac5e">  718</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_CROSS_INPUT</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s accumulator into this lane&#39;s</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">//               shift + mask hardware.</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">//               Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">//               before the shift+mask bypass)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea5ed584a90c1544d876b197ac216542">  725</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9b82000455960bbb5cd08ddebe8b526d">  726</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4def101fac240b25d501fb615afb52d0">  727</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_MSB    _u(16)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a263fa785f0a4be6d6fe43491e9b01a">  728</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_LSB    _u(16)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6100533ccd938f1ffabc6dd19065cda">  729</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_SIGNED</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">// Description : If SIGNED is set, the shifted and masked accumulator value is</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">//               sign-extended to 32 bits</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">//               before adding to BASE1, and LANE1 PEEK/POP appear extended to</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">//               32 bits when read by processor.</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1f7c8b72363bd827cacf140c3198add5">  736</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aac73177c78d3dfa5905e4b8aa88a1425">  737</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a78c9e22ee549b4e02b160b8005fa22e9">  738</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_MSB    _u(15)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5bc56450e8d52d2b1548cbe2e211e61f">  739</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_LSB    _u(15)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a082c9a498749a2d187cd8151f80c98f5">  740</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_MASK_MSB</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">// Description : The most-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">//               Setting MSB &lt; LSB may cause chip to turn inside-out</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7e159fffc41ee8e2d0b766c8fae79220">  746</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0b921d5835a9e98eb5e707aee4a5fded">  747</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_BITS   _u(0x00007c00)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9f00df184c9d81053491310328cc90aa">  748</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_MSB    _u(14)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abe79ee653b9f852ae12cd2e79460d19f">  749</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_LSB    _u(10)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a664da56858ec384a7c4014f2d4fa8e26">  750</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_MASK_LSB</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">// Description : The least-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2457701a8b0fabe386b1b63f47565464">  755</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd4e00ad4a365c7655854c872b05e310">  756</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_BITS   _u(0x000003e0)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa107f70d56ea06a79b18251d47ae53de">  757</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_MSB    _u(9)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1bc65b4af6dd4ef305f926b550297216">  758</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_LSB    _u(5)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a81e888b1f0fe692880931faa65178b42">  759</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_SHIFT</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">// Description : Logical right-shift applied to accumulator before masking</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6d5f0438b6d8031e9c84a86610a2821">  763</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e03bc655491b93942e78cf799e3793a">  764</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1e0bd8178cd7efb01c839b84219ff126">  765</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_MSB    _u(4)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6cccfd7ba7388a29ad71908c676efce7">  766</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6130df50f95474047ef4275b95f839fd">  767</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">// Register    : SIO_INTERP0_ACCUM0_ADD</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">// Description : Values written here are atomically added to ACCUM0</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">//               Reading yields lane 0&#39;s raw shift and mask value (BASE0 not</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">//               added).</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5b897bb9284092e2c6a488e593e601b">  773</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_OFFSET _u(0x000000b4)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aebe1b348984fd2bb9633f9bc1d782192">  774</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a84ed791706f7b9b11d5b27624989fd1e">  775</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6b8b1ac85f04ef1fcc2f072717e69fa">  776</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_MSB    _u(23)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a84c684ddea8794625d15e5ada896b8e9">  777</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_LSB    _u(0)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1253cf0e8b288fe6a801aa088876166">  778</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">// Register    : SIO_INTERP0_ACCUM1_ADD</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">// Description : Values written here are atomically added to ACCUM1</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">//               Reading yields lane 1&#39;s raw shift and mask value (BASE1 not</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">//               added).</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a380173ca9f993ca32617de905ec86e33">  784</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_OFFSET _u(0x000000b8)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5abf1981d116d88d0579083cf8fe89fa">  785</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af24564b8c54474ed23c4e98f1f68f3df">  786</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac71c42b6eb1d1f23eef3c4da28c6929a">  787</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_MSB    _u(23)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a43f8ab1738c87fec2f9bb9c251dc9f78">  788</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_LSB    _u(0)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e4d829876c5e111e823439b375c642c">  789</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">// Register    : SIO_INTERP0_BASE_1AND0</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">// Description : On write, the lower 16 bits go to BASE0, upper bits to BASE1</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">//               simultaneously.</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">//               Each half is sign-extended to 32 bits if that lane&#39;s SIGNED</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">//               flag is set.</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1e8f310e7b35109ac2fef7ef06cab1f7">  796</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_OFFSET _u(0x000000bc)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1ec145bd443ddbace16896bf3386b1c2">  797</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2e837574ac92fa711d84038fa5f41c92">  798</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae462068f6a42b21ec3eb34919ecb8921">  799</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_MSB    _u(31)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a768735f59382d673ce31afbf63586622">  800</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_LSB    _u(0)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8b3063ca98e467904a4b5746ee283caa">  801</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">// Register    : SIO_INTERP1_ACCUM0</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">// Description : Read/write access to accumulator 0</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa91b0709e211b18c9bf2665ef6b1a37e">  805</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_OFFSET _u(0x000000c0)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaf8f5213d964ad167ed5b222dad0f568">  806</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a01a1db1c408fffe0b3ec8dbff15d2085">  807</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a17b83f30d52f0467d5d9c1c0f7198c2c">  808</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_MSB    _u(31)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeabee35cf41874ee8dd2b62fb68473aa">  809</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_LSB    _u(0)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa2fcdfd261b4f2c20ac570d23973c964">  810</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">// Register    : SIO_INTERP1_ACCUM1</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">// Description : Read/write access to accumulator 1</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac2710344bca08a858881931f804c78bf">  814</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_OFFSET _u(0x000000c4)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a81645a6dd147620c1fcc0411e62ff828">  815</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa37425c4a1ea9fa8dfe44f892c919d3f">  816</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad106f9600ab0e9b4454d4332eb322c63">  817</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_MSB    _u(31)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad20c850a45e56d4e152f16da7dd4f2d5">  818</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_LSB    _u(0)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4d3ca2490ad1d5cf6cbb68b0182d845d">  819</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">// Register    : SIO_INTERP1_BASE0</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">// Description : Read/write access to BASE0 register.</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acd9862571e2da98dd4ac2f27656d6719">  823</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_OFFSET _u(0x000000c8)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8a2aa68c03db9ad03fb61fa9da745f0b">  824</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac8f41c0807e26f80d72097976d9684b1">  825</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9cfe08cf6ccf007d779912f481c7b21e">  826</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_MSB    _u(31)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abb0cbd97fa968cdebf546337a8d539ad">  827</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a28e8f758593258a05ddb0712de4a3887">  828</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">// Register    : SIO_INTERP1_BASE1</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">// Description : Read/write access to BASE1 register.</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0dbe38dacdc033d42d041837bf6e7ffd">  832</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_OFFSET _u(0x000000cc)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73d65360ddef6bbf87a2c08203d0184f">  833</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1baabb557cbf78f62fa86b65b6d032c9">  834</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5181ef51bc6a4733b133044808ce3a6e">  835</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_MSB    _u(31)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afedc950882098a54d2b1aed1bda07f36">  836</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_LSB    _u(0)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4cb3de4571d7885336f6648fdf981bd">  837</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">// Register    : SIO_INTERP1_BASE2</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment">// Description : Read/write access to BASE2 register.</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adcf92c591971ccf78a2f74527c635830">  841</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_OFFSET _u(0x000000d0)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a81d8d2ec617f38f24b02ef24d4cb9184">  842</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4cf7639cd805f3d0f8b2f87e683d6b62">  843</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab4b0cd017ffc8022c83382dff9b8bbbf">  844</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_MSB    _u(31)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aca0bd86a52c357574dff8d134502bee6">  845</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_LSB    _u(0)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a297bf235afc0d446236383bf3ebb1358">  846</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">// Register    : SIO_INTERP1_POP_LANE0</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">// Description : Read LANE0 result, and simultaneously write lane results to</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">//               both accumulators (POP).</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6579cf03c5430299d0fe9f28cf7905cc">  851</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_OFFSET _u(0x000000d4)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1eccc8e410ce61720e443b48e4cf4607">  852</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a44fe56dd9cadc047a6757d266aa91758">  853</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2a2ee86d78194acc9d111a53180c0404">  854</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_MSB    _u(31)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a834caf00bf7578cbf26c4c8ed529d851">  855</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea96a4eaa5f0da94ce796c49a3a713ad">  856</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">// Register    : SIO_INTERP1_POP_LANE1</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">// Description : Read LANE1 result, and simultaneously write lane results to</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">//               both accumulators (POP).</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acf877c5947de75e52312738b0e393686">  861</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_OFFSET _u(0x000000d8)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f459afa00b1007e0af355938c32cbaf">  862</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a21d7bd31379ddc6ec23e67c14743d74c">  863</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5843302955fb7894fa6f1a8fb32a2b44">  864</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_MSB    _u(31)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8dd246a400d8c5aba147afcc0ee774e7">  865</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_LSB    _u(0)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a54d957c36c23ee7c10b8ace3e544f950">  866</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">// Register    : SIO_INTERP1_POP_FULL</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">// Description : Read FULL result, and simultaneously write lane results to both</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">//               accumulators (POP).</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a24107ff0c47cf5fb0bea6de43d249b0e">  871</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_OFFSET _u(0x000000dc)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3608ffb45a9e4dbb6cd4564134bb41b3">  872</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2ec67471b01e221c21114031b0a70158">  873</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab39237b2d82be9be99d94f87de253bab">  874</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_MSB    _u(31)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2b15c3ebe838b0b7ff5cb9908e1856c4">  875</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_LSB    _u(0)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae38755e8d32c087f8caae0b56e8cef1e">  876</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">// Register    : SIO_INTERP1_PEEK_LANE0</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">// Description : Read LANE0 result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3215c1d5234a07188f4ca8156b04f2b">  880</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_OFFSET _u(0x000000e0)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa0ef9749e035467137af9fe1698a023d">  881</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8b1c100b83818518b27f7db0b20faf03">  882</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a09cf4f32f6e0285afd69ba4d2c7d8a4a">  883</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_MSB    _u(31)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4494f1359282146b65e08218a72c851d">  884</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a795c9d253bb7df8b5787b537b1b18458">  885</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">// Register    : SIO_INTERP1_PEEK_LANE1</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">// Description : Read LANE1 result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0ee4afe50a1c23218793b2ac6384f4cd">  889</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_OFFSET _u(0x000000e4)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a61298ed9e22366dc538992eabbcbc4d5">  890</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f5bb44465e831b2a0399eadb895ff06">  891</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5b8c8bdaee584a35c68b3e70daf7ae0c">  892</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_MSB    _u(31)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af8956c1042b444d3b7bd6ebf4295c777">  893</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_LSB    _u(0)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a26b35ac24ae031664d2c09d72a9a4c2a">  894</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment">// Register    : SIO_INTERP1_PEEK_FULL</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment">// Description : Read FULL result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab46c71d38223667f409abd802c6d505d">  898</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_OFFSET _u(0x000000e8)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8ea037b2277078dea598b6a2f3967ef">  899</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a35b5a9d402e3bf63c1976dc02442c2d6">  900</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab10954cce77a49b5397e5263b98f270e">  901</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_MSB    _u(31)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a14d30c879940d79c1321017bf97cdf6d">  902</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_LSB    _u(0)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0189a71e6edfd921b3d671c8b1eb43d0">  903</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">// Register    : SIO_INTERP1_CTRL_LANE0</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">// Description : Control register for lane 0</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7132fba50fa3c82d43517030cdc7bcb4">  907</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OFFSET _u(0x000000ec)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad81bf190b39765a6755562e9cf974af0">  908</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_BITS   _u(0x03dfffff)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac050ef8bef96fb17eaca049924f157cf">  909</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_OVERF</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">// Description : Set if either OVERF0 or OVERF1 is set.</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6da13b3ab3b7f6ecebd833cd0290cbb4">  913</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1dd3bf84995bb8caf794a157b212fb6b">  914</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73d467a0aebe39adbed51e9ed50bbbbb">  915</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_MSB    _u(25)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a99b677c726437f4ca8fe3112c63fab26">  916</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_LSB    _u(25)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3375964f7fb50f60caec27f272a40019">  917</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_OVERF1</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">// Description : Indicates if any masked-off MSBs in ACCUM1 are set.</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7b21e5ced7fbd3423da5158ea4fdf24e">  921</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7c45e981077cb73ad890dbda0e78a548">  922</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a88daff8417a53e083eee8f52a962de50">  923</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_MSB    _u(24)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac011c5dacf52b5203289bb01bf868a35">  924</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_LSB    _u(24)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7049477d2ed66dd5aca907536fc249ae">  925</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_OVERF0</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">// Description : Indicates if any masked-off MSBs in ACCUM0 are set.</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aee452426e6ce46e783664aa8336bc875">  929</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4dfb0c6089321729ad41f44d26bc12f5">  930</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1149c6d39fe568056e356f26a3e1dcc">  931</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_MSB    _u(23)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1353b6be16d2ea61d88b383c5338d82">  932</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_LSB    _u(23)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad940211d25ed03fa1498da5476f240ec">  933</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_CLAMP</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">// Description : Only present on INTERP1 on each core. If CLAMP mode is enabled:</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">//               - LANE0 result is shifted and masked ACCUM0, clamped by a lower</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">//               bound of</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">//               BASE0 and an upper bound of BASE1.</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">//               - Signedness of these comparisons is determined by</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">//               LANE0_CTRL_SIGNED</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7d443a3c75c3fe0ef1f04425a5e0c9b3">  942</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab0455413e86dd74a52071e8a7df1cdd6">  943</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac2e3cddeb971fd563da955856ba4669c">  944</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_MSB    _u(22)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6578a7f9927fdaac4eeca4a5197e37b">  945</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_LSB    _u(22)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2b18af7f0439381c7f4a0c115c528e70">  946</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_FORCE_MSB</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">// Description : ORed into bits 29:28 of the lane result presented to the</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">//               processor on the bus.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">//               No effect on the internal 32-bit datapath. Handy for using a</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">//               lane to generate sequence</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">//               of pointers into flash or SRAM.</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f88ca8ddc4dc535619e685925fbbfc7">  954</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a12a1d1b6a6a7b360b46e0b8376514ff6">  955</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7b593f7110604a865efb940c1d59e193">  956</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_MSB    _u(20)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abe5546ebf9ea8d3065347b2e501f43ef">  957</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_LSB    _u(19)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a560732e82812df7d20eadf7e062f63c8">  958</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_ADD_RAW</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">// Description : If 1, mask + shift is bypassed for LANE0 result. This does not</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">//               affect FULL result.</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeaac4a124f81a6720990fc3d14eca925">  963</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd09e44e377ad1cbedbad727b1aa71ff">  964</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a10b3884ed5dff10f84d9cd54f9356ac4">  965</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_MSB    _u(18)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa2b4860239173fccaf4004b9a9f24d10">  966</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_LSB    _u(18)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a360ef963b99cca0d0f75c863da6a4a8b">  967</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_CROSS_RESULT</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s result into this lane&#39;s</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">//               accumulator on POP.</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7d31fe72adb5b2f6c01aa7a45abd8869">  972</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a8a9a7911594a6f98abc366a1c243a4">  973</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3dbd489192e10be0bd5a84937310e277">  974</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_MSB    _u(17)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2e5c74bbb2ac4a935e1435c2beefe6b1">  975</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_LSB    _u(17)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f4234cde0ad76a7db8c0097aa784748">  976</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_CROSS_INPUT</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s accumulator into this lane&#39;s</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">//               shift + mask hardware.</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">//               Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">//               before the shift+mask bypass)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9fd60f8e19d8a80c680069573e87c05e">  983</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac46c7ca31a743909e1dd90428cd54e91">  984</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac6b8971f4fa2b30ff7b1f5e8a22bbe04">  985</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_MSB    _u(16)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a13bcc09667151ab559ec1969681c2a5a">  986</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_LSB    _u(16)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0eaf5c215dfaff5a63b8651db9a679e3">  987</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_SIGNED</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">// Description : If SIGNED is set, the shifted and masked accumulator value is</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">//               sign-extended to 32 bits</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">//               before adding to BASE0, and LANE0 PEEK/POP appear extended to</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">//               32 bits when read by processor.</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4cda6c45351dd768a9b7ce5c829ce9b4">  994</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa570683b485c6b6380ea9cd6cca59576">  995</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7614a047f0a18c803bb383272fbdc5f3">  996</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_MSB    _u(15)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa6596da6882dc231a45f2a5a23d5ac92">  997</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_LSB    _u(15)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9651e42cc36a4fe48ffb63fbd81c81b9">  998</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_MASK_MSB</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">// Description : The most-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">//               Setting MSB &lt; LSB may cause chip to turn inside-out</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0bbc341ea11de552c0bf8bbd664a52fe"> 1004</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af517197a719eaa893eeab250323c7425"> 1005</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_BITS   _u(0x00007c00)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac0e5e5a676f3789b9852b0cbc98c024d"> 1006</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_MSB    _u(14)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac17c4c2f93ef53e366ea422e6d5f2803"> 1007</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_LSB    _u(10)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afc685501b3f42df142f311e6312d20ae"> 1008</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_MASK_LSB</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">// Description : The least-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab999e55e5a6bdbf1819a408dd3f4d00c"> 1013</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a759acaf8ccd31eca0004c339ae01b06c"> 1014</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_BITS   _u(0x000003e0)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad3d780991edb64c13bf4ad233c5fded0"> 1015</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_MSB    _u(9)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a900000041d5420aad4256539d48abe71"> 1016</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_LSB    _u(5)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2c37c01debb3eff67adc229c8776b0b3"> 1017</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_SHIFT</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">// Description : Logical right-shift applied to accumulator before masking</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac981bba44f9e6e479f774b08b33d6058"> 1021</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad8055c9b1cdea850f44ad37bc3193242"> 1022</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a36f18169f1182066ef9865ae6022b743"> 1023</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_MSB    _u(4)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab2f65c0fcb46c8179103d11a18b1b928"> 1024</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae5213e7382e876d05a9f665f590f141f"> 1025</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">// Register    : SIO_INTERP1_CTRL_LANE1</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">// Description : Control register for lane 1</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4048c0e0adc092688983a3e622aa1dff"> 1029</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_OFFSET _u(0x000000f0)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af51a769d1c3e2b7d4758b4e8d03eb24d"> 1030</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_BITS   _u(0x001fffff)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a121d0a896351cf5403e0f2fb99c644c9"> 1031</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_FORCE_MSB</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">// Description : ORed into bits 29:28 of the lane result presented to the</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">//               processor on the bus.</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">//               No effect on the internal 32-bit datapath. Handy for using a</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">//               lane to generate sequence</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">//               of pointers into flash or SRAM.</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73753424224743e57ee11d20989d43a7"> 1039</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad914bde265384fa4481d85208570a293"> 1040</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa003d0bfce823e352bb27c0dcf9dec14"> 1041</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_MSB    _u(20)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae4c7ddb18aa52ef631c4cf6db6b5bd89"> 1042</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_LSB    _u(19)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab130294a078c801ef0a29ce36ceacdaa"> 1043</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_ADD_RAW</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">// Description : If 1, mask + shift is bypassed for LANE1 result. This does not</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">//               affect FULL result.</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aab96073baa523ab95d811a1bd04309d3"> 1048</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae26288431c39ff4dc8c6f5183a130ae3"> 1049</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a243a60c544841a4d8e3c2d243e7453b3"> 1050</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_MSB    _u(18)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a30eb964a2fdf966aab9ef02e06141758"> 1051</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_LSB    _u(18)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae2364786e9c8310449b409f38ecaefb4"> 1052</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_CROSS_RESULT</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s result into this lane&#39;s</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">//               accumulator on POP.</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af461d190671aa8d5f89f9da28def0f25"> 1057</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5fa1751b1b279865e2098ca0c6d2d2c"> 1058</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a296c4141519e6102e28628fee5199f8c"> 1059</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_MSB    _u(17)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa43056975566c68dfa2f56b7201b1d98"> 1060</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_LSB    _u(17)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a63aca0f9765d7fc9c498c13044e4ae5d"> 1061</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_CROSS_INPUT</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s accumulator into this lane&#39;s</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">//               shift + mask hardware.</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">//               Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">//               before the shift+mask bypass)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af3005e6233defd5826a75e9ef3bcf900"> 1068</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acb8febe20b768df5c5e66bb5f5ad3a3d"> 1069</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a61d871f176db5d9f233ad7e5a8f01d94"> 1070</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_MSB    _u(16)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa43bf6a5511f84199df1a7df1a502920"> 1071</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_LSB    _u(16)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a877e8e2a776d38660dd1fa7998bbfb4b"> 1072</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_SIGNED</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">// Description : If SIGNED is set, the shifted and masked accumulator value is</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">//               sign-extended to 32 bits</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">//               before adding to BASE1, and LANE1 PEEK/POP appear extended to</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">//               32 bits when read by processor.</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a01c6985ee6086b2a35092a79e589b7fd"> 1079</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aed689ac2cb8485ca97ab61704fbbc530"> 1080</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4ef3e84c1afafacad3f835d44bde51a4"> 1081</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_MSB    _u(15)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6dd75d080aed2a5f77980c0fa035cf9"> 1082</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_LSB    _u(15)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adb054afdaa891937b4c176605291d1a5"> 1083</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_MASK_MSB</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">// Description : The most-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">//               Setting MSB &lt; LSB may cause chip to turn inside-out</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a77afdddab59aee4bc5d43eab12af5933"> 1089</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a312d618b3fb94d74260f8ccd3bed7b"> 1090</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_BITS   _u(0x00007c00)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1f34370df45f6cd0e8d0fd4fcb844822"> 1091</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_MSB    _u(14)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1ec8f0bcd35be425450c50be8d862e40"> 1092</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_LSB    _u(10)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0d6201a23ed2ca5fa9d772d3b8937cd2"> 1093</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_MASK_LSB</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">// Description : The least-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa424cd3bcaa628cbdb2c5aef4d147939"> 1098</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a310cd536bd531ca23579a6efca927648"> 1099</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_BITS   _u(0x000003e0)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9ed866236cd8fe8a44e0b772a0ca3f73"> 1100</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_MSB    _u(9)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a590f28c74894dc924127e422d867637e"> 1101</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_LSB    _u(5)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeca0441f39f38067f575475d8d3272d8"> 1102</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_SHIFT</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment">// Description : Logical right-shift applied to accumulator before masking</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a39c54843cb3d3a7c6636d88c6aaabd5d"> 1106</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a78f38ad34554b4204ca89c198488631d"> 1107</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea53c2ba4356dc19ca773ad1c92e9609"> 1108</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_MSB    _u(4)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a423c4039451f526ff9d2152d2fb26923"> 1109</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a65897bc774b8df6a866d2a61769c6d30"> 1110</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">// Register    : SIO_INTERP1_ACCUM0_ADD</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">// Description : Values written here are atomically added to ACCUM0</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">//               Reading yields lane 0&#39;s raw shift and mask value (BASE0 not</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">//               added).</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4fd99360d5420e0ee91ff919919c4a07"> 1116</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_OFFSET _u(0x000000f4)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6f75d63c2a7887e442e80a1572b4a0d9"> 1117</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0e400005e1011daba76e9708a2ce0bb3"> 1118</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1d5bfb1df47c5d6d639559aa62a80e41"> 1119</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_MSB    _u(23)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6129b180122e87903906024ac46982b8"> 1120</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_LSB    _u(0)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4d15db43c40a68f0b9a9617c538f766"> 1121</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">// Register    : SIO_INTERP1_ACCUM1_ADD</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">// Description : Values written here are atomically added to ACCUM1</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">//               Reading yields lane 1&#39;s raw shift and mask value (BASE1 not</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">//               added).</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac8e2ccb563323ffac1cf722939800802"> 1127</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_OFFSET _u(0x000000f8)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a55783811fe335e3e482a23f88c929f3e"> 1128</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9276205877554d0af17385fa9caedaca"> 1129</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1f170a099e5f17b5300f2cc70bfc3eb0"> 1130</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_MSB    _u(23)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0f71860df0fc11e3c8c46fed3932ac56"> 1131</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_LSB    _u(0)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a77200c7dcf8b9585a93c6e837a8e0c17"> 1132</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">// Register    : SIO_INTERP1_BASE_1AND0</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">// Description : On write, the lower 16 bits go to BASE0, upper bits to BASE1</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">//               simultaneously.</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">//               Each half is sign-extended to 32 bits if that lane&#39;s SIGNED</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">//               flag is set.</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3f2455daec62217ff621a0bfc8653951"> 1139</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_OFFSET _u(0x000000fc)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a797aa754b58dc88b9ab51fb553c2f82e"> 1140</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af968f559c45acbae48f1a622d003531b"> 1141</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9126cd0b4fd741ea0de40a4849c73fcc"> 1142</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_MSB    _u(31)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6ae104d7630ce485441c9fb50a8fce73"> 1143</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_LSB    _u(0)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2818cf731071376285f10d72b47a87e7"> 1144</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment">// Register    : SIO_SPINLOCK0</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">//</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a71f8a50a7d145b19677cc8e4b8f578e8"> 1155</a></span><span class="preprocessor">#define SIO_SPINLOCK0_OFFSET _u(0x00000100)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a988eff3c5e1cce7acc6f3cb70a90c946"> 1156</a></span><span class="preprocessor">#define SIO_SPINLOCK0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a703c0119c3b38cbe742d1a1a5b6037ec"> 1157</a></span><span class="preprocessor">#define SIO_SPINLOCK0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0ac9c484746914d9b844239b8608e0aa"> 1158</a></span><span class="preprocessor">#define SIO_SPINLOCK0_MSB    _u(31)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa93022874bacd81bec84d8b97b05cb4a"> 1159</a></span><span class="preprocessor">#define SIO_SPINLOCK0_LSB    _u(0)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7eb4258d73511b140f0b27acd7a254d1"> 1160</a></span><span class="preprocessor">#define SIO_SPINLOCK0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">// Register    : SIO_SPINLOCK1</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">//</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3c07cd84b54c845024c442d72e2b7687"> 1171</a></span><span class="preprocessor">#define SIO_SPINLOCK1_OFFSET _u(0x00000104)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a954d912729fb312c5db4dd47a8c3943d"> 1172</a></span><span class="preprocessor">#define SIO_SPINLOCK1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa225d105e1c33207bc1695c64f23d963"> 1173</a></span><span class="preprocessor">#define SIO_SPINLOCK1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac1fe4ec6abd64d601592ea15368c6444"> 1174</a></span><span class="preprocessor">#define SIO_SPINLOCK1_MSB    _u(31)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4d607c8c7bc438f85a4cda26aad8542"> 1175</a></span><span class="preprocessor">#define SIO_SPINLOCK1_LSB    _u(0)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a01bfb3189fd621e7dbc72cf65b3e3406"> 1176</a></span><span class="preprocessor">#define SIO_SPINLOCK1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">// Register    : SIO_SPINLOCK2</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">//</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5977d59f8f5c3b175b1a64584447ff5a"> 1187</a></span><span class="preprocessor">#define SIO_SPINLOCK2_OFFSET _u(0x00000108)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7edab615ae7b0011002bc81a4da5abfc"> 1188</a></span><span class="preprocessor">#define SIO_SPINLOCK2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aedc76d38c73e2da678c38a18fc17ad4f"> 1189</a></span><span class="preprocessor">#define SIO_SPINLOCK2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae26b988c2c215204092cd713dcdbd6de"> 1190</a></span><span class="preprocessor">#define SIO_SPINLOCK2_MSB    _u(31)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a47ecc4a8ebd926fad1073a6c6c1697c9"> 1191</a></span><span class="preprocessor">#define SIO_SPINLOCK2_LSB    _u(0)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac3a479a11bc17afc008a878d69159e2f"> 1192</a></span><span class="preprocessor">#define SIO_SPINLOCK2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">// Register    : SIO_SPINLOCK3</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">//</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a951d58551adac611dc73b9001c34caf0"> 1203</a></span><span class="preprocessor">#define SIO_SPINLOCK3_OFFSET _u(0x0000010c)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a82f081657fb327f69c9a11499cd1835c"> 1204</a></span><span class="preprocessor">#define SIO_SPINLOCK3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4ed11771c9dc36bd2c99f32c459af30d"> 1205</a></span><span class="preprocessor">#define SIO_SPINLOCK3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4ea27946f479cc67a37aa8b6003b5808"> 1206</a></span><span class="preprocessor">#define SIO_SPINLOCK3_MSB    _u(31)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5e26a2a3f4f1279393d52a4d533345d"> 1207</a></span><span class="preprocessor">#define SIO_SPINLOCK3_LSB    _u(0)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5c6b29150a2444ab8c0f473724ea7dab"> 1208</a></span><span class="preprocessor">#define SIO_SPINLOCK3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">// Register    : SIO_SPINLOCK4</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">//</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac281a36877ef3420c81e2ea0011a73f5"> 1219</a></span><span class="preprocessor">#define SIO_SPINLOCK4_OFFSET _u(0x00000110)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a61acd3f327febe4255a23a4bec6758c8"> 1220</a></span><span class="preprocessor">#define SIO_SPINLOCK4_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3d56f9c7d111b3b951f75e40062f14b2"> 1221</a></span><span class="preprocessor">#define SIO_SPINLOCK4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a776e3c1045bc5f70ca22a91a130f9fd8"> 1222</a></span><span class="preprocessor">#define SIO_SPINLOCK4_MSB    _u(31)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6c76ca7be3d83504927468a2b5bfee79"> 1223</a></span><span class="preprocessor">#define SIO_SPINLOCK4_LSB    _u(0)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acb51214dc1d6b78c646658f6673bf28c"> 1224</a></span><span class="preprocessor">#define SIO_SPINLOCK4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">// Register    : SIO_SPINLOCK5</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">//</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e9ffa3df07de5cd77e468b9b460e10f"> 1235</a></span><span class="preprocessor">#define SIO_SPINLOCK5_OFFSET _u(0x00000114)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8d6636d2237da61dbf2793eb8145b8b1"> 1236</a></span><span class="preprocessor">#define SIO_SPINLOCK5_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae7d27b25d7c96cc75f5ba86f5659654a"> 1237</a></span><span class="preprocessor">#define SIO_SPINLOCK5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9385cd22a71459db93da5cb52897a506"> 1238</a></span><span class="preprocessor">#define SIO_SPINLOCK5_MSB    _u(31)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afc3e9b4cfd78a3f6e97e1d9c6934aed7"> 1239</a></span><span class="preprocessor">#define SIO_SPINLOCK5_LSB    _u(0)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a94b11de7b5b8cca68f48ff0ef439a4dd"> 1240</a></span><span class="preprocessor">#define SIO_SPINLOCK5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">// Register    : SIO_SPINLOCK6</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment">//</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0469ff7aa5185e796034980cd88aecd2"> 1251</a></span><span class="preprocessor">#define SIO_SPINLOCK6_OFFSET _u(0x00000118)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#add17fd8a73002c28591e20445452cd74"> 1252</a></span><span class="preprocessor">#define SIO_SPINLOCK6_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aca30d7365b833843385aecb903972b5c"> 1253</a></span><span class="preprocessor">#define SIO_SPINLOCK6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a44766ebf5018ec8e0a07428e739ab3e6"> 1254</a></span><span class="preprocessor">#define SIO_SPINLOCK6_MSB    _u(31)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea487ae6c5b9f977d8787225d965bef0"> 1255</a></span><span class="preprocessor">#define SIO_SPINLOCK6_LSB    _u(0)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a99244266f490716ce1484ac543424842"> 1256</a></span><span class="preprocessor">#define SIO_SPINLOCK6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">// Register    : SIO_SPINLOCK7</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">//</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af5a5a3cefddb89e1f140a052df488672"> 1267</a></span><span class="preprocessor">#define SIO_SPINLOCK7_OFFSET _u(0x0000011c)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7870543e2da4534c8b97beace8ab6c5e"> 1268</a></span><span class="preprocessor">#define SIO_SPINLOCK7_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6b7bc57fcdde8bf4340e79a46c23db0c"> 1269</a></span><span class="preprocessor">#define SIO_SPINLOCK7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a83cc2c8190a78382bcbf2bedcab96121"> 1270</a></span><span class="preprocessor">#define SIO_SPINLOCK7_MSB    _u(31)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8387bfb292f07903ba9600e3b3880637"> 1271</a></span><span class="preprocessor">#define SIO_SPINLOCK7_LSB    _u(0)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae672d414f061c405a57967c2fa520ae0"> 1272</a></span><span class="preprocessor">#define SIO_SPINLOCK7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment">// Register    : SIO_SPINLOCK8</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">//</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a21df074f5330b3acfec2df2094f89380"> 1283</a></span><span class="preprocessor">#define SIO_SPINLOCK8_OFFSET _u(0x00000120)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7744d65c83d31dd11c175bcc67500e9c"> 1284</a></span><span class="preprocessor">#define SIO_SPINLOCK8_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3891868331e4d4fe237f91dab5622841"> 1285</a></span><span class="preprocessor">#define SIO_SPINLOCK8_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab0f8c0aae5cb4a1c916f94fc5393aa59"> 1286</a></span><span class="preprocessor">#define SIO_SPINLOCK8_MSB    _u(31)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a091b55416f1ed2b97459d24ce88e84ed"> 1287</a></span><span class="preprocessor">#define SIO_SPINLOCK8_LSB    _u(0)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2a6d5998061df281c48e8d6565359bd8"> 1288</a></span><span class="preprocessor">#define SIO_SPINLOCK8_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">// Register    : SIO_SPINLOCK9</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment">//</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af35ce2b75fbf9eefa0ad28536c6d8827"> 1299</a></span><span class="preprocessor">#define SIO_SPINLOCK9_OFFSET _u(0x00000124)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a95b32fc6e81fff337d40e08a5271e91c"> 1300</a></span><span class="preprocessor">#define SIO_SPINLOCK9_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad56074be82d4b419b81ebda877e6b9e2"> 1301</a></span><span class="preprocessor">#define SIO_SPINLOCK9_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a12380fb2395b665a59841c6a301ed663"> 1302</a></span><span class="preprocessor">#define SIO_SPINLOCK9_MSB    _u(31)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2ef3841d1d106f1b1c0886c447d645c5"> 1303</a></span><span class="preprocessor">#define SIO_SPINLOCK9_LSB    _u(0)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac1278578f01a4659a359e6a1f0a6ac9e"> 1304</a></span><span class="preprocessor">#define SIO_SPINLOCK9_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">// Register    : SIO_SPINLOCK10</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">//</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4d35cdbf049680f30467d8eebfb8d63"> 1315</a></span><span class="preprocessor">#define SIO_SPINLOCK10_OFFSET _u(0x00000128)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a14031daa1c8a842f9efb85316bcadad6"> 1316</a></span><span class="preprocessor">#define SIO_SPINLOCK10_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a50de4f60e660345c67ae5ab9ed5784cd"> 1317</a></span><span class="preprocessor">#define SIO_SPINLOCK10_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6f6f0958bb4bf4fa68430d84305c415d"> 1318</a></span><span class="preprocessor">#define SIO_SPINLOCK10_MSB    _u(31)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a21827e384e725aa1c12d2466a0d82a70"> 1319</a></span><span class="preprocessor">#define SIO_SPINLOCK10_LSB    _u(0)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab7d44e7b9f57ac1ac331e9929b2ee730"> 1320</a></span><span class="preprocessor">#define SIO_SPINLOCK10_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">// Register    : SIO_SPINLOCK11</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">//</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3679f9a08a590e0560cf09fbd5003e92"> 1331</a></span><span class="preprocessor">#define SIO_SPINLOCK11_OFFSET _u(0x0000012c)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9fa4c11224a26a60f2efc3a967d8db37"> 1332</a></span><span class="preprocessor">#define SIO_SPINLOCK11_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a952c38c40865d3c37d949a3974f1a922"> 1333</a></span><span class="preprocessor">#define SIO_SPINLOCK11_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad90bfeceec99e23f77e4d6612dc34b1a"> 1334</a></span><span class="preprocessor">#define SIO_SPINLOCK11_MSB    _u(31)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5c283933df747b893aaeac2b07a37d08"> 1335</a></span><span class="preprocessor">#define SIO_SPINLOCK11_LSB    _u(0)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab3a6623ea29159595f10b1bfb179e575"> 1336</a></span><span class="preprocessor">#define SIO_SPINLOCK11_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">// Register    : SIO_SPINLOCK12</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">//</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c418393cf9f7822767021332c77bb41"> 1347</a></span><span class="preprocessor">#define SIO_SPINLOCK12_OFFSET _u(0x00000130)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6d22da8663886babe3ccaa4ad1eb47c"> 1348</a></span><span class="preprocessor">#define SIO_SPINLOCK12_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a804b1b5286d07dc8f366566f3add9498"> 1349</a></span><span class="preprocessor">#define SIO_SPINLOCK12_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2972c3a624cae6ff7ebcc4b137814115"> 1350</a></span><span class="preprocessor">#define SIO_SPINLOCK12_MSB    _u(31)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaa65079d174b890acad13f4c403a4991"> 1351</a></span><span class="preprocessor">#define SIO_SPINLOCK12_LSB    _u(0)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ada0b2b67a139755f8be44a20cf7d8bfc"> 1352</a></span><span class="preprocessor">#define SIO_SPINLOCK12_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment">// Register    : SIO_SPINLOCK13</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment">//</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa0256a8243227afa64cbc91c4007d71b"> 1363</a></span><span class="preprocessor">#define SIO_SPINLOCK13_OFFSET _u(0x00000134)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a85d63c0f8917a6efce2b6b40d0f03fd9"> 1364</a></span><span class="preprocessor">#define SIO_SPINLOCK13_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a45f7bb9fc496b849aec1b57d66731b70"> 1365</a></span><span class="preprocessor">#define SIO_SPINLOCK13_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3a6e74c834640c95dad7f9325fbc7d36"> 1366</a></span><span class="preprocessor">#define SIO_SPINLOCK13_MSB    _u(31)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a33bae665f2318cfe50e0509fb62655af"> 1367</a></span><span class="preprocessor">#define SIO_SPINLOCK13_LSB    _u(0)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3a2c000b37e07e4c57772765db35fd58"> 1368</a></span><span class="preprocessor">#define SIO_SPINLOCK13_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">// Register    : SIO_SPINLOCK14</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment">//</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a791904bb24ee050f8101064fe49e0fa3"> 1379</a></span><span class="preprocessor">#define SIO_SPINLOCK14_OFFSET _u(0x00000138)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afff9b7f5abba7356849ec50b2ee091b1"> 1380</a></span><span class="preprocessor">#define SIO_SPINLOCK14_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0d402449e46b3c402e294b34208e6af8"> 1381</a></span><span class="preprocessor">#define SIO_SPINLOCK14_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c11147d7fa4c81e14aa875a915c9a37"> 1382</a></span><span class="preprocessor">#define SIO_SPINLOCK14_MSB    _u(31)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3138cd419effcd8769e48ebd96dd480c"> 1383</a></span><span class="preprocessor">#define SIO_SPINLOCK14_LSB    _u(0)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8652e6aeadf3e6cf64c8f0daf0dc4c49"> 1384</a></span><span class="preprocessor">#define SIO_SPINLOCK14_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">// Register    : SIO_SPINLOCK15</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">//</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abbaf224f897fd794f23f63129b0c981a"> 1395</a></span><span class="preprocessor">#define SIO_SPINLOCK15_OFFSET _u(0x0000013c)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a66929f924d0af1b7d2ce4273ee39e6f8"> 1396</a></span><span class="preprocessor">#define SIO_SPINLOCK15_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0351c47ca3070e508144d230f1115e66"> 1397</a></span><span class="preprocessor">#define SIO_SPINLOCK15_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2b368bf25b41d638fbadfb272c1600ff"> 1398</a></span><span class="preprocessor">#define SIO_SPINLOCK15_MSB    _u(31)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a66b1d0f879c9e09d3bb1c235f598cc50"> 1399</a></span><span class="preprocessor">#define SIO_SPINLOCK15_LSB    _u(0)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4463c1434173020f8792bbb62cd90d9d"> 1400</a></span><span class="preprocessor">#define SIO_SPINLOCK15_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">// Register    : SIO_SPINLOCK16</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment">//</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab4d58bd00b056549baa0f4a606bb0647"> 1411</a></span><span class="preprocessor">#define SIO_SPINLOCK16_OFFSET _u(0x00000140)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a963b37846ad2b8969ad95c12b8cd9100"> 1412</a></span><span class="preprocessor">#define SIO_SPINLOCK16_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae527d1eecaa13a856338316bc9f1543f"> 1413</a></span><span class="preprocessor">#define SIO_SPINLOCK16_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af8c72f381204e878568c29d7be713d55"> 1414</a></span><span class="preprocessor">#define SIO_SPINLOCK16_MSB    _u(31)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a71968f359fac9810b86da50dbad1b96d"> 1415</a></span><span class="preprocessor">#define SIO_SPINLOCK16_LSB    _u(0)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d8eb1439ceb5a17d9a7d8509f7328c0"> 1416</a></span><span class="preprocessor">#define SIO_SPINLOCK16_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">// Register    : SIO_SPINLOCK17</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">//</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#add52176e51eeb8466e70d8cd271e1552"> 1427</a></span><span class="preprocessor">#define SIO_SPINLOCK17_OFFSET _u(0x00000144)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af9814438868328ce138702a6ddff0c1b"> 1428</a></span><span class="preprocessor">#define SIO_SPINLOCK17_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8062bceed8d82639dbf03f7b0c8858f"> 1429</a></span><span class="preprocessor">#define SIO_SPINLOCK17_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6b66b4be919f175d168b7e7639bfb2a4"> 1430</a></span><span class="preprocessor">#define SIO_SPINLOCK17_MSB    _u(31)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a790e2795c3034eed5eff532374480186"> 1431</a></span><span class="preprocessor">#define SIO_SPINLOCK17_LSB    _u(0)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3efb7b7ab9b42fcd319695facb1108db"> 1432</a></span><span class="preprocessor">#define SIO_SPINLOCK17_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">// Register    : SIO_SPINLOCK18</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">//</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af898910832675d05f1b8889ac75883ad"> 1443</a></span><span class="preprocessor">#define SIO_SPINLOCK18_OFFSET _u(0x00000148)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6816ea48ced7c72703ee9550d9e92afd"> 1444</a></span><span class="preprocessor">#define SIO_SPINLOCK18_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0de54be02ce3fd5f2411c4400ea44781"> 1445</a></span><span class="preprocessor">#define SIO_SPINLOCK18_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad2ace0759d7e357b9c9b35a2d11132ca"> 1446</a></span><span class="preprocessor">#define SIO_SPINLOCK18_MSB    _u(31)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8eb4e54ca214a60a0b94786c75092e70"> 1447</a></span><span class="preprocessor">#define SIO_SPINLOCK18_LSB    _u(0)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acbad71c151723a41e61ddfe4b56ab956"> 1448</a></span><span class="preprocessor">#define SIO_SPINLOCK18_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment">// Register    : SIO_SPINLOCK19</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment">//</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a826c8749fff437b9c810efdb910dc373"> 1459</a></span><span class="preprocessor">#define SIO_SPINLOCK19_OFFSET _u(0x0000014c)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f5a77b6b1223b7dbd51ca3a3d3eeb9f"> 1460</a></span><span class="preprocessor">#define SIO_SPINLOCK19_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa9fc84949a0e8146990fd4e84bac2fa1"> 1461</a></span><span class="preprocessor">#define SIO_SPINLOCK19_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adfccb64d6d873927ca715262bfd0096e"> 1462</a></span><span class="preprocessor">#define SIO_SPINLOCK19_MSB    _u(31)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adff5633e35416c892de0ca2c294f6ada"> 1463</a></span><span class="preprocessor">#define SIO_SPINLOCK19_LSB    _u(0)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b19671307ec58c7100ef6fbf0fc4b8c"> 1464</a></span><span class="preprocessor">#define SIO_SPINLOCK19_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">// Register    : SIO_SPINLOCK20</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment">//</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4358635a1e9a0c7e0752866b343dec7c"> 1475</a></span><span class="preprocessor">#define SIO_SPINLOCK20_OFFSET _u(0x00000150)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1461d3776349b5740428a9e6e95537a7"> 1476</a></span><span class="preprocessor">#define SIO_SPINLOCK20_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afc0457bbd5e1d1287e6f08ef45898d35"> 1477</a></span><span class="preprocessor">#define SIO_SPINLOCK20_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac0265e0f8deca833d396527ad118c18a"> 1478</a></span><span class="preprocessor">#define SIO_SPINLOCK20_MSB    _u(31)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a75bcc68dbe3f1ecd90dcd4470e135b42"> 1479</a></span><span class="preprocessor">#define SIO_SPINLOCK20_LSB    _u(0)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5572e1ab80aeb9ddf7ed3c279acc63d7"> 1480</a></span><span class="preprocessor">#define SIO_SPINLOCK20_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">// Register    : SIO_SPINLOCK21</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">//</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acd2f3cdd252234a30267f243746dcc60"> 1491</a></span><span class="preprocessor">#define SIO_SPINLOCK21_OFFSET _u(0x00000154)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adeeda33f7aaf5571c09d301742e7ee15"> 1492</a></span><span class="preprocessor">#define SIO_SPINLOCK21_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae88f99331b4f47108e6af1a83f6cf320"> 1493</a></span><span class="preprocessor">#define SIO_SPINLOCK21_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e42d1512ed0f3f82d412ff62c1b2b9e"> 1494</a></span><span class="preprocessor">#define SIO_SPINLOCK21_MSB    _u(31)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5985898db57515f9524ca2f28e656c73"> 1495</a></span><span class="preprocessor">#define SIO_SPINLOCK21_LSB    _u(0)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a04dc3382a04926e08405cfec9aa15561"> 1496</a></span><span class="preprocessor">#define SIO_SPINLOCK21_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">// Register    : SIO_SPINLOCK22</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">//</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2d476e1eec48a0e73fd4fd1f3cfa636b"> 1507</a></span><span class="preprocessor">#define SIO_SPINLOCK22_OFFSET _u(0x00000158)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad50f752b25b18e4b09938739118178be"> 1508</a></span><span class="preprocessor">#define SIO_SPINLOCK22_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8fae05777d5fabe8dd9a4220a4927704"> 1509</a></span><span class="preprocessor">#define SIO_SPINLOCK22_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6d596785385693e1ee3526b09c185e91"> 1510</a></span><span class="preprocessor">#define SIO_SPINLOCK22_MSB    _u(31)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7c7ca5ab5116b8aca975442a077bb7a8"> 1511</a></span><span class="preprocessor">#define SIO_SPINLOCK22_LSB    _u(0)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac4b69e14b9f87ec2fa722d9122a6641f"> 1512</a></span><span class="preprocessor">#define SIO_SPINLOCK22_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">// Register    : SIO_SPINLOCK23</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">//</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a279cf9c694c48caa54369cba3c031ad7"> 1523</a></span><span class="preprocessor">#define SIO_SPINLOCK23_OFFSET _u(0x0000015c)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa15ddef89fe3ccd5ee3f9201ff966813"> 1524</a></span><span class="preprocessor">#define SIO_SPINLOCK23_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afcb3294db5a18f904f3fb740e939c0fc"> 1525</a></span><span class="preprocessor">#define SIO_SPINLOCK23_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7bfe49b089f4c7793bdd815d0ea2c3fd"> 1526</a></span><span class="preprocessor">#define SIO_SPINLOCK23_MSB    _u(31)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a291c8dbe8b5f357f55146e6515e69b63"> 1527</a></span><span class="preprocessor">#define SIO_SPINLOCK23_LSB    _u(0)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aee2ae2501e19d29db8dea4c14b163788"> 1528</a></span><span class="preprocessor">#define SIO_SPINLOCK23_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="comment">// Register    : SIO_SPINLOCK24</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">//</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a413fce44db7a15eacd524ea5e8e56f09"> 1539</a></span><span class="preprocessor">#define SIO_SPINLOCK24_OFFSET _u(0x00000160)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a59698d6f6c1ce8d92040db50242223d6"> 1540</a></span><span class="preprocessor">#define SIO_SPINLOCK24_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9c09870e8d6d02d51ef45de0c28ec1f2"> 1541</a></span><span class="preprocessor">#define SIO_SPINLOCK24_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6568a14888478014599103fb11299a59"> 1542</a></span><span class="preprocessor">#define SIO_SPINLOCK24_MSB    _u(31)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a192ffa0e88d8ede6765558da9e82ee59"> 1543</a></span><span class="preprocessor">#define SIO_SPINLOCK24_LSB    _u(0)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa114a755bc35e7fe6b20c771506e1868"> 1544</a></span><span class="preprocessor">#define SIO_SPINLOCK24_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">// Register    : SIO_SPINLOCK25</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">//</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aec2d8abe195b17d4c81929056f526985"> 1555</a></span><span class="preprocessor">#define SIO_SPINLOCK25_OFFSET _u(0x00000164)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a95ed2fc0175d8b192f623a7745625a7e"> 1556</a></span><span class="preprocessor">#define SIO_SPINLOCK25_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4a353fd5b425cee73912cbd0dc0102f9"> 1557</a></span><span class="preprocessor">#define SIO_SPINLOCK25_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a555b119ca71cd7a02a120b48da16be02"> 1558</a></span><span class="preprocessor">#define SIO_SPINLOCK25_MSB    _u(31)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a68434621d1e82c0dbbc6986495af2379"> 1559</a></span><span class="preprocessor">#define SIO_SPINLOCK25_LSB    _u(0)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad34af296e8edc0094f6aaaedd176cbdf"> 1560</a></span><span class="preprocessor">#define SIO_SPINLOCK25_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment">// Register    : SIO_SPINLOCK26</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment">//</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a284f77ba2095178eb6478180b1369e2f"> 1571</a></span><span class="preprocessor">#define SIO_SPINLOCK26_OFFSET _u(0x00000168)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3168262bb7d8ef43a2d2095b8ee5c7eb"> 1572</a></span><span class="preprocessor">#define SIO_SPINLOCK26_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5c18c18c01452cc96045b9f739b0d1e"> 1573</a></span><span class="preprocessor">#define SIO_SPINLOCK26_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a74011e31930c99781edb2742abd1c5df"> 1574</a></span><span class="preprocessor">#define SIO_SPINLOCK26_MSB    _u(31)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a66a7ffbacfccb9bb655934ea18214513"> 1575</a></span><span class="preprocessor">#define SIO_SPINLOCK26_LSB    _u(0)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8a1291de60d5b540de820148168c4fa"> 1576</a></span><span class="preprocessor">#define SIO_SPINLOCK26_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">// Register    : SIO_SPINLOCK27</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">//</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7e98602d7911428e6e405975bbdf5305"> 1587</a></span><span class="preprocessor">#define SIO_SPINLOCK27_OFFSET _u(0x0000016c)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5e2b418a27164dfcf4b31c513bd357f9"> 1588</a></span><span class="preprocessor">#define SIO_SPINLOCK27_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad5b7efc771f8d593bd1ba406c0086cae"> 1589</a></span><span class="preprocessor">#define SIO_SPINLOCK27_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aec936ce5c453ba595a0d83d091e87179"> 1590</a></span><span class="preprocessor">#define SIO_SPINLOCK27_MSB    _u(31)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5009cdf57001164d0a2fe5917b380dab"> 1591</a></span><span class="preprocessor">#define SIO_SPINLOCK27_LSB    _u(0)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae38247673ead7b15d332e0017f6a971d"> 1592</a></span><span class="preprocessor">#define SIO_SPINLOCK27_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">// Register    : SIO_SPINLOCK28</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">//</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a040690b3a923ada44877f082b791ea61"> 1603</a></span><span class="preprocessor">#define SIO_SPINLOCK28_OFFSET _u(0x00000170)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3d0641ccde8d65086281e312687072a9"> 1604</a></span><span class="preprocessor">#define SIO_SPINLOCK28_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a895a39b4ad7216dc4dd6145c1a399ab2"> 1605</a></span><span class="preprocessor">#define SIO_SPINLOCK28_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a11d009c1d167077d0f1ab7023e2aad98"> 1606</a></span><span class="preprocessor">#define SIO_SPINLOCK28_MSB    _u(31)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6ae32137d02997d2ca9a368f4b3d00b"> 1607</a></span><span class="preprocessor">#define SIO_SPINLOCK28_LSB    _u(0)</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afec13773427793fcdb35c324dc95adc3"> 1608</a></span><span class="preprocessor">#define SIO_SPINLOCK28_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment">// Register    : SIO_SPINLOCK29</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">//</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac3de16ee8d15c5568ad7853849856068"> 1619</a></span><span class="preprocessor">#define SIO_SPINLOCK29_OFFSET _u(0x00000174)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac1797e849b23336520bbe3961db8e339"> 1620</a></span><span class="preprocessor">#define SIO_SPINLOCK29_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9aa8c32d71cc0a06a5eb757b630f2ea3"> 1621</a></span><span class="preprocessor">#define SIO_SPINLOCK29_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d3c29b88062517f6fb19f396b369192"> 1622</a></span><span class="preprocessor">#define SIO_SPINLOCK29_MSB    _u(31)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2688d7635553b8a73aaecc66223a2943"> 1623</a></span><span class="preprocessor">#define SIO_SPINLOCK29_LSB    _u(0)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a516b1342e52ce557fb267d90a90fa60a"> 1624</a></span><span class="preprocessor">#define SIO_SPINLOCK29_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">// Register    : SIO_SPINLOCK30</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment">//</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a881ac9fa0ad80093c36df07b2d45bf42"> 1635</a></span><span class="preprocessor">#define SIO_SPINLOCK30_OFFSET _u(0x00000178)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6fd91b9cf81eae91fdd49973987fc9ed"> 1636</a></span><span class="preprocessor">#define SIO_SPINLOCK30_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a847f3a208384983ec5491ce65df31601"> 1637</a></span><span class="preprocessor">#define SIO_SPINLOCK30_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a50d58490a357e3953eb44071c7b7e3e4"> 1638</a></span><span class="preprocessor">#define SIO_SPINLOCK30_MSB    _u(31)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6bed12f2a912a17c747a04e2275b5dd3"> 1639</a></span><span class="preprocessor">#define SIO_SPINLOCK30_LSB    _u(0)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9470f749cfdcce2c9f642b59112c4033"> 1640</a></span><span class="preprocessor">#define SIO_SPINLOCK30_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">// Register    : SIO_SPINLOCK31</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment">//</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b153fc49eb1fe1c2e681850b1320dc7"> 1651</a></span><span class="preprocessor">#define SIO_SPINLOCK31_OFFSET _u(0x0000017c)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9b468d9e89af01ce0029866dfebad7c4"> 1652</a></span><span class="preprocessor">#define SIO_SPINLOCK31_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a809c863a04e0c6c5f8297c0b455adbd5"> 1653</a></span><span class="preprocessor">#define SIO_SPINLOCK31_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab7f94c2a746b7ad560e5849c13788318"> 1654</a></span><span class="preprocessor">#define SIO_SPINLOCK31_MSB    _u(31)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c3a18d258d12b9da891549a5e289bba"> 1655</a></span><span class="preprocessor">#define SIO_SPINLOCK31_LSB    _u(0)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a176237109c0fee7601e75368aca6526d"> 1656</a></span><span class="preprocessor">#define SIO_SPINLOCK31_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_SIO_H</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html">sio.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
