INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/MIDSEM/TIME_DISPLAY_Using_7_Segment_Display_MIDSEM/TIME_DISPLAY_Using_7_Segment_Display_MIDSEM.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
