// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * MPC8315E family device tree. This file supports the following chips:
 *
 * MPC8314:  Without SATA controllers, without security engine
 * MPC8314E: Without SATA controllers, with    security engine
 * MPC8315:  With    SATA controllers, without security engine
 * MPC8315E: With    SATA controllers, with    security engine
 *
 * Copyright 2007 Freescale Semiconductor Inc.
 * Copyright 2024 J. Neusch√§fer
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	compatible = "fsl,mpc8315e";
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8315@0 {
			device_type = "cpu";
			reg = <0x0>;
			d-cache-line-size = <32>;
			i-cache-line-size = <32>;
			d-cache-size = <16384>;
			i-cache-size = <16384>;
			timebase-frequency = <0>;	// from bootloader
			bus-frequency = <0>;		// from bootloader
			clock-frequency = <0>;		// from bootloader
		};
	};

	memory {
		device_type = "memory";
		reg = <0 0>;
	};

	localbus: localbus@e0005000 {
		#address-cells = <2>;
		#size-cells = <1>;
		compatible = "fsl,mpc8315-elbc", "fsl,elbc", "simple-bus";
		reg = <0xe0005000 0x1000>;
		interrupts = <77 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&ipic>;
		status = "disabled";
	};

	immr@e0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		compatible = "fsl,mpc8315-immr", "simple-bus";
		ranges = <0 0xe0000000 0x00100000>;
		reg = <0xe0000000 0x00000200>;
		bus-frequency = <0>;

		wdt: wdt@200 {
			device_type = "watchdog";
			compatible = "mpc83xx_wdt";
			reg = <0x200 0x100>;
		};

		i2c: i2c@3000 {
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <0>;
			compatible = "fsl-i2c";
			reg = <0x3000 0x100>;
			interrupts = <14 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			dfsrr;
			status = "disabled";
		};

		spi: spi@7000 {
			cell-index = <0>;
			compatible = "fsl,spi";
			reg = <0x7000 0x1000>;
			interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			mode = "cpu";
			status = "disabled";
		};

		dma@82a8 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,mpc8315-dma", "fsl,elo-dma";
			reg = <0x82a8 4>;
			ranges = <0 0x8100 0x1a8>;
			interrupt-parent = <&ipic>;
			interrupts = <71 IRQ_TYPE_LEVEL_LOW>;
			cell-index = <0>;
			dma-channel@0 {
				compatible = "fsl,mpc8315-dma-channel", "fsl,elo-dma-channel";
				reg = <0 0x80>;
				cell-index = <0>;
				interrupt-parent = <&ipic>;
				interrupts = <71 IRQ_TYPE_LEVEL_LOW>;
			};
			dma-channel@80 {
				compatible = "fsl,mpc8315-dma-channel", "fsl,elo-dma-channel";
				reg = <0x80 0x80>;
				cell-index = <1>;
				interrupt-parent = <&ipic>;
				interrupts = <71 IRQ_TYPE_LEVEL_LOW>;
			};
			dma-channel@100 {
				compatible = "fsl,mpc8315-dma-channel", "fsl,elo-dma-channel";
				reg = <0x100 0x80>;
				cell-index = <2>;
				interrupt-parent = <&ipic>;
				interrupts = <71 IRQ_TYPE_LEVEL_LOW>;
			};
			dma-channel@180 {
				compatible = "fsl,mpc8315-dma-channel", "fsl,elo-dma-channel";
				reg = <0x180 0x28>;
				cell-index = <3>;
				interrupt-parent = <&ipic>;
				interrupts = <71 IRQ_TYPE_LEVEL_LOW>;
			};
		};

		usb: usb@23000 {
			compatible = "fsl-usb2-dr";
			reg = <0x23000 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&ipic>;
			interrupts = <38 IRQ_TYPE_LEVEL_LOW>;
			phy_type = "utmi";
			status = "disabled";
		};

		enet0: ethernet@24000 {
			#address-cells = <1>;
			#size-cells = <1>;
			cell-index = <0>;
			device_type = "network";
			model = "eTSEC";
			compatible = "gianfar";
			reg = <0x24000 0x1000>;
			ranges = <0x0 0x24000 0x1000>;
			local-mac-address = [ 00 00 00 00 00 00 ];
			interrupts = <32 IRQ_TYPE_LEVEL_LOW>,
				     <33 IRQ_TYPE_LEVEL_LOW>,
				     <34 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			status = "disabled";

			mdio0: mdio@520 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,gianfar-mdio";
				reg = <0x520 0x20>;
				status = "disabled";
			};
		};

		enet1: ethernet@25000 {
			#address-cells = <1>;
			#size-cells = <1>;
			cell-index = <1>;
			device_type = "network";
			model = "eTSEC";
			compatible = "gianfar";
			reg = <0x25000 0x1000>;
			ranges = <0x0 0x25000 0x1000>;
			local-mac-address = [ 00 00 00 00 00 00 ];
			interrupts = <35 IRQ_TYPE_LEVEL_LOW>,
				     <36 IRQ_TYPE_LEVEL_LOW>,
				     <37 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			status = "disabled";

			mdio1: mdio@520 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,gianfar-tbi";
				reg = <0x520 0x20>;
				status = "disabled";
			};
		};

		serial0: serial@4500 {
			cell-index = <0>;
			device_type = "serial";
			compatible = "fsl,ns16550", "ns16550";
			reg = <0x4500 0x100>;
			clock-frequency = <133333333>;
			interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			status = "disabled";
		};

		serial1: serial@4600 {
			cell-index = <1>;
			device_type = "serial";
			compatible = "fsl,ns16550", "ns16550";
			reg = <0x4600 0x100>;
			clock-frequency = <133333333>;
			interrupts = <10 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			status = "disabled";
		};

		security: crypto@30000 {
			compatible = "fsl,sec3.3", "fsl,sec3.1", "fsl,sec3.0",
				     "fsl,sec2.4", "fsl,sec2.2", "fsl,sec2.1",
				     "fsl,sec2.0";
			reg = <0x30000 0x10000>;
			interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			fsl,num-channels = <4>;
			fsl,channel-fifo-len = <24>;
			fsl,exec-units-mask = <0x97c>;
			fsl,descriptor-types-mask = <0x3a30abf>;
		};

		sata0: sata@18000 {
			compatible = "fsl,mpc8315-sata", "fsl,pq-sata";
			reg = <0x18000 0x1000>;
			cell-index = <1>;
			interrupts = <44 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			status = "disabled";
		};

		sata1: sata@19000 {
			compatible = "fsl,mpc8315-sata", "fsl,pq-sata";
			reg = <0x19000 0x1000>;
			cell-index = <2>;
			interrupts = <45 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			status = "disabled";
		};

		gtm1: timer@500 {
			compatible = "fsl,mpc8315-gtm", "fsl,gtm";
			reg = <0x500 0x100>;
			interrupts = <90 IRQ_TYPE_LEVEL_LOW>,
				     <78 IRQ_TYPE_LEVEL_LOW>,
				     <84 IRQ_TYPE_LEVEL_LOW>,
				     <72 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			clock-frequency = <133333333>;
		};

		timer@600 {
			compatible = "fsl,mpc8315-gtm", "fsl,gtm";
			reg = <0x600 0x100>;
			interrupts = <91 IRQ_TYPE_LEVEL_LOW>,
				     <79 IRQ_TYPE_LEVEL_LOW>,
				     <85 IRQ_TYPE_LEVEL_LOW>,
				     <73 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			clock-frequency = <133333333>;
		};

		/* IPIC
		 * interrupts cell = <intr #, type>
		 */
		ipic: interrupt-controller@700 {
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <2>;
			reg = <0x700 0x100>;
			device_type = "ipic";
		};

		ipic-msi@7c0 {
			compatible = "fsl,ipic-msi";
			reg = <0x7c0 0x40>;
			msi-available-ranges = <0 0x100>;
			interrupts = <0x43 IRQ_TYPE_LEVEL_LOW>,
				     <0x4  IRQ_TYPE_LEVEL_LOW>,
				     <0x51 IRQ_TYPE_LEVEL_LOW>,
				     <0x52 IRQ_TYPE_LEVEL_LOW>,
				     <0x56 IRQ_TYPE_LEVEL_LOW>,
				     <0x57 IRQ_TYPE_LEVEL_LOW>,
				     <0x58 IRQ_TYPE_LEVEL_LOW>,
				     <0x59 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = < &ipic >;
		};

		pmc: power@b00 {
			compatible = "fsl,mpc8315-pmc", "fsl,mpc8313-pmc",
				     "fsl,mpc8349-pmc";
			reg = <0xb00 0x100 0xa00 0x100>;
			interrupts = <80 IRQ_TYPE_LEVEL_LOW>;
			interrupt-parent = <&ipic>;
			fsl,mpc8313-wakeup-timer = <&gtm1>;
		};
	};

	pci0: pci@e0008500 {
		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
		interrupt-map = <
				/* IDSEL 0x0E -mini PCI */
				 0x7000 0x0 0x0 0x1 &ipic 18 IRQ_TYPE_LEVEL_LOW
				 0x7000 0x0 0x0 0x2 &ipic 18 IRQ_TYPE_LEVEL_LOW
				 0x7000 0x0 0x0 0x3 &ipic 18 IRQ_TYPE_LEVEL_LOW
				 0x7000 0x0 0x0 0x4 &ipic 18 IRQ_TYPE_LEVEL_LOW

				/* IDSEL 0x0F -mini PCI */
				 0x7800 0x0 0x0 0x1 &ipic 17 IRQ_TYPE_LEVEL_LOW
				 0x7800 0x0 0x0 0x2 &ipic 17 IRQ_TYPE_LEVEL_LOW
				 0x7800 0x0 0x0 0x3 &ipic 17 IRQ_TYPE_LEVEL_LOW
				 0x7800 0x0 0x0 0x4 &ipic 17 IRQ_TYPE_LEVEL_LOW

				/* IDSEL 0x10 - PCI slot */
				 0x8000 0x0 0x0 0x1 &ipic 48 IRQ_TYPE_LEVEL_LOW
				 0x8000 0x0 0x0 0x2 &ipic 17 IRQ_TYPE_LEVEL_LOW
				 0x8000 0x0 0x0 0x3 &ipic 48 IRQ_TYPE_LEVEL_LOW
				 0x8000 0x0 0x0 0x4 &ipic 17 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&ipic>;
		interrupts = <66 IRQ_TYPE_LEVEL_LOW>;
		bus-range = <0x0 0x0>;
		ranges = <0x02000000 0 0x90000000 0x90000000 0 0x10000000
			  0x42000000 0 0x80000000 0x80000000 0 0x10000000
			  0x01000000 0 0x00000000 0xe0300000 0 0x00100000>;
		clock-frequency = <66666666>;
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
		reg = <0xe0008500 0x100		/* internal registers */
		       0xe0008300 0x8>;		/* config space access registers */
		compatible = "fsl,mpc8349-pci";
		device_type = "pci";
		status = "disabled";
	};

	pci1: pcie@e0009000 {
		#address-cells = <3>;
		#size-cells = <2>;
		#interrupt-cells = <1>;
		device_type = "pci";
		compatible = "fsl,mpc8315-pcie", "fsl,mpc8314-pcie";
		reg = <0xe0009000 0x00001000>;
		ranges = <0x02000000 0 0xa0000000 0xa0000000 0 0x10000000
		          0x01000000 0 0x00000000 0xb1000000 0 0x00800000>;
		bus-range = <0 255>;
		interrupt-map-mask = <0xf800 0 0 7>;
		interrupt-map = <0 0 0 1 &ipic 1 IRQ_TYPE_LEVEL_LOW
				 0 0 0 2 &ipic 1 IRQ_TYPE_LEVEL_LOW
				 0 0 0 3 &ipic 1 IRQ_TYPE_LEVEL_LOW
				 0 0 0 4 &ipic 1 IRQ_TYPE_LEVEL_LOW>;
		clock-frequency = <0>;
		status = "disabled";
	};

	pci2: pcie@e000a000 {
		#address-cells = <3>;
		#size-cells = <2>;
		#interrupt-cells = <1>;
		device_type = "pci";
		compatible = "fsl,mpc8315-pcie", "fsl,mpc8314-pcie";
		reg = <0xe000a000 0x00001000>;
		ranges = <0x02000000 0 0xc0000000 0xc0000000 0 0x10000000
			  0x01000000 0 0x00000000 0xd1000000 0 0x00800000>;
		bus-range = <0 255>;
		interrupt-map-mask = <0xf800 0 0 7>;
		interrupt-map = <0 0 0 1 &ipic 2 IRQ_TYPE_LEVEL_LOW
				 0 0 0 2 &ipic 2 IRQ_TYPE_LEVEL_LOW
				 0 0 0 3 &ipic 2 IRQ_TYPE_LEVEL_LOW
				 0 0 0 4 &ipic 2 IRQ_TYPE_LEVEL_LOW>;
		clock-frequency = <0>;
		status = "disabled";
	};
};
