Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Bit_Counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Bit_Counter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Bit_Counter"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : Bit_Counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Training_Program\Lab\Bit_Counter\Bit_Counter.v" into library work
Parsing module <Bit_Counter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Bit_Counter>.
WARNING:HDLCompiler:413 - "D:\Training_Program\Lab\Bit_Counter\Bit_Counter.v" Line 128: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\Training_Program\Lab\Bit_Counter\Bit_Counter.v" Line 173: Assignment to DISLAY_STATE ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Bit_Counter>.
    Related source file is "D:\Training_Program\Lab\Bit_Counter\Bit_Counter.v".
        idle = 0
        ready = 1
        process = 2
        finish = 3
    Found 4-bit register for signal <sum_in>.
    Found 2-bit register for signal <current_state>.
    Found 8-bit register for signal <data_in>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Reset              | i_rst_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <sum_in[3]_GND_1_o_add_8_OUT> created at line 128.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_reg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <o_done> created at line 145
WARNING:Xst:737 - Found 1-bit latch for signal <sum_reg[3]_GND_1_o_DLATCH_20_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWR_11_o_GND_1_o_DLATCH_21_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_reg[3]_GND_1_o_DLATCH_22_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <sum_reg<2>> created at line 145
WARNING:Xst:737 - Found 1-bit latch for signal <sum_reg[3]_GND_1_o_DLATCH_24_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <sum_reg<1>> created at line 145
    Found 1-bit tristate buffer for signal <sum_reg<0>> created at line 145
WARNING:Xst:737 - Found 1-bit latch for signal <X_18_o_GND_18_o_DLATCH_17_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWR_10_o_GND_18_o_DLATCH_18_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   7 Latch(s).
	inferred   6 Multiplexer(s).
	inferred   4 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Bit_Counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 7
 1-bit latch                                           : 7
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Bit_Counter>.
The following registers are absorbed into counter <sum_in>: 1 register on signal <sum_in>.
Unit <Bit_Counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    X_18_o_GND_18_o_DLATCH_17_q in unit <Bit_Counter>
    PWR_10_o_GND_18_o_DLATCH_18_q in unit <Bit_Counter>


Optimizing unit <Bit_Counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Bit_Counter, actual ratio is 0.
FlipFlop current_state_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Bit_Counter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 27
#      INV                         : 3
#      LUT2                        : 4
#      LUT3                        : 13
#      LUT4                        : 3
#      LUT5                        : 1
#      LUT6                        : 2
#      VCC                         : 1
# FlipFlops/Latches                : 22
#      FDC                         : 3
#      FDCE                        : 4
#      FDE                         : 8
#      LD                          : 2
#      LDC                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 11
#      OBUF                        : 1
#      OBUFT                       : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              17  out of  54576     0%  
 Number of Slice LUTs:                   26  out of  27288     0%  
    Number used as Logic:                26  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     27
   Number with an unused Flip Flop:      10  out of     27    37%  
   Number with an unused LUT:             1  out of     27     3%  
   Number of fully used LUT-FF pairs:    16  out of     27    59%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    218     7%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                 | Load  |
----------------------------------------------------------------+---------------------------------------+-------+
i_clk                                                           | BUFGP                                 | 15    |
GND_1_o_GND_1_o_OR_34_o(GND_1_o_GND_1_o_OR_34_o1:O)             | NONE(*)(PWR_11_o_GND_1_o_DLATCH_21_q) | 5     |
PWR_10_o_GND_18_o_DLATCH_18_q_G(X_18_o_GND_18_o_DLATCH_17_q_G:O)| NONE(*)(PWR_10_o_GND_18_o_DLATCH_18_q)| 2     |
----------------------------------------------------------------+---------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.518ns (Maximum Frequency: 397.125MHz)
   Minimum input arrival time before clock: 3.648ns
   Maximum output required time after clock: 4.504ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 2.518ns (frequency: 397.125MHz)
  Total number of paths / destination ports: 51 / 19
-------------------------------------------------------------------------
Delay:               2.518ns (Levels of Logic = 2)
  Source:            data_in_1 (FF)
  Destination:       current_state_FSM_FFd2 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: data_in_1 to current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  data_in_1 (data_in_1)
     LUT6:I0->O            1   0.203   0.580  current_state_FSM_FFd2-In_SW0 (N01)
     LUT6:I5->O            1   0.205   0.000  current_state_FSM_FFd2-In (current_state_FSM_FFd2-In)
     FDC:D                     0.102          current_state_FSM_FFd2
    ----------------------------------------
    Total                      2.518ns (0.957ns logic, 1.561ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 28 / 26
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 2)
  Source:            i_rst_n (PAD)
  Destination:       sum_in_0 (FF)
  Destination Clock: i_clk rising

  Data Path: i_rst_n to sum_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.882  i_rst_n_IBUF (i_rst_n_IBUF)
     INV:I->O             12   0.206   0.908  i_rst_n_inv1_INV_0 (i_rst_n_inv)
     FDC:CLR                   0.430          current_state_FSM_FFd1
    ----------------------------------------
    Total                      3.648ns (1.858ns logic, 1.790ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_OR_34_o'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 2)
  Source:            i_rst_n (PAD)
  Destination:       PWR_11_o_GND_1_o_DLATCH_21_q (LATCH)
  Destination Clock: GND_1_o_GND_1_o_OR_34_o falling

  Data Path: i_rst_n to PWR_11_o_GND_1_o_DLATCH_21_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.882  i_rst_n_IBUF (i_rst_n_IBUF)
     INV:I->O             12   0.206   0.908  i_rst_n_inv1_INV_0 (i_rst_n_inv)
     LDC:CLR                   0.430          PWR_11_o_GND_1_o_DLATCH_21_q
    ----------------------------------------
    Total                      3.648ns (1.858ns logic, 1.790ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PWR_10_o_GND_18_o_DLATCH_18_q_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.141ns (Levels of Logic = 1)
  Source:            i_rst_n (PAD)
  Destination:       PWR_10_o_GND_18_o_DLATCH_18_q (LATCH)
  Destination Clock: PWR_10_o_GND_18_o_DLATCH_18_q_G falling

  Data Path: i_rst_n to PWR_10_o_GND_18_o_DLATCH_18_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.882  i_rst_n_IBUF (i_rst_n_IBUF)
     LD:D                      0.037          PWR_10_o_GND_18_o_DLATCH_18_q
    ----------------------------------------
    Total                      2.141ns (1.259ns logic, 0.882ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_GND_1_o_OR_34_o'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              4.504ns (Levels of Logic = 2)
  Source:            PWR_11_o_GND_1_o_DLATCH_21_q (LATCH)
  Destination:       o_sum<2> (PAD)
  Source Clock:      GND_1_o_GND_1_o_OR_34_o falling

  Data Path: PWR_11_o_GND_1_o_DLATCH_21_q to o_sum<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.579  PWR_11_o_GND_1_o_DLATCH_21_q (PWR_11_o_GND_1_o_DLATCH_21_q)
     INV:I->O              3   0.206   0.650  PWR_11_o_GND_1_o_DLATCH_21_q_inv1_INV_0 (PWR_11_o_GND_1_o_DLATCH_21_q_inv)
     OBUFT:T->O                2.571          o_sum_2_OBUFT (o_sum<2>)
    ----------------------------------------
    Total                      4.504ns (3.275ns logic, 1.229ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PWR_10_o_GND_18_o_DLATCH_18_q_G'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 2)
  Source:            PWR_10_o_GND_18_o_DLATCH_18_q (LATCH)
  Destination:       o_done (PAD)
  Source Clock:      PWR_10_o_GND_18_o_DLATCH_18_q_G falling

  Data Path: PWR_10_o_GND_18_o_DLATCH_18_q to o_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  PWR_10_o_GND_18_o_DLATCH_18_q (PWR_10_o_GND_18_o_DLATCH_18_q)
     INV:I->O              1   0.206   0.579  PWR_10_o_GND_18_o_DLATCH_18_q_inv1_INV_0 (PWR_10_o_GND_18_o_DLATCH_18_q_inv)
     OBUFT:T->O                2.571          o_done_OBUFT (o_done)
    ----------------------------------------
    Total                      4.433ns (3.275ns logic, 1.158ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GND_1_o_GND_1_o_OR_34_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |         |         |    1.803|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PWR_10_o_GND_18_o_DLATCH_18_q_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |         |         |    1.803|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    2.518|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.82 secs
 
--> 

Total memory usage is 4486272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

