Classic Timing Analyzer report for ea01m02e02JK
Mon May 07 15:33:24 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.236 ns                                       ; SET            ; inst~_emulated ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.282 ns                                       ; inst~_emulated ; Q              ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.382 ns                                      ; SET            ; Q              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.849 ns                                      ; J              ; inst~_emulated ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst~_emulated ; inst~_emulated ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst~_emulated ; inst~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 0.922 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To             ; To Clock ;
+-------+--------------+------------+------+----------------+----------+
; N/A   ; None         ; 5.236 ns   ; SET  ; inst~_emulated ; CLK      ;
; N/A   ; None         ; 5.007 ns   ; CLR  ; inst~_emulated ; CLK      ;
; N/A   ; None         ; 4.207 ns   ; K    ; inst~_emulated ; CLK      ;
; N/A   ; None         ; 4.079 ns   ; J    ; inst~_emulated ; CLK      ;
+-------+--------------+------------+------+----------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From           ; To ; From Clock ;
+-------+--------------+------------+----------------+----+------------+
; N/A   ; None         ; 7.282 ns   ; inst~_emulated ; Q  ; CLK        ;
+-------+--------------+------------+----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.382 ns       ; SET  ; Q  ;
; N/A   ; None              ; 11.153 ns       ; CLR  ; Q  ;
+-------+-------------------+-----------------+------+----+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To             ; To Clock ;
+---------------+-------------+-----------+------+----------------+----------+
; N/A           ; None        ; -3.849 ns ; J    ; inst~_emulated ; CLK      ;
; N/A           ; None        ; -3.977 ns ; K    ; inst~_emulated ; CLK      ;
; N/A           ; None        ; -4.777 ns ; CLR  ; inst~_emulated ; CLK      ;
; N/A           ; None        ; -5.006 ns ; SET  ; inst~_emulated ; CLK      ;
+---------------+-------------+-----------+------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 07 15:33:21 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ea01m02e02JK -c ea01m02e02JK --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "inst~_emulated" and destination register "inst~_emulated"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.922 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
            Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X64_Y19_N2; Fanout = 2; COMB Node = 'inst~head_lut'
            Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.838 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'inst~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.922 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
            Info: Total cell delay = 0.384 ns ( 41.65 % )
            Info: Total interconnect delay = 0.538 ns ( 58.35 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 1.868 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
                Info: Total cell delay = 1.536 ns ( 82.23 % )
                Info: Total interconnect delay = 0.332 ns ( 17.77 % )
            Info: - Longest clock path from clock "CLK" to source register is 1.868 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
                Info: Total cell delay = 1.536 ns ( 82.23 % )
                Info: Total interconnect delay = 0.332 ns ( 17.77 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "inst~_emulated" (data pin = "SET", clock pin = "CLK") is 5.236 ns
    Info: + Longest pin to register delay is 7.140 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; PIN Node = 'SET'
        Info: 2: + IC(5.382 ns) + CELL(0.419 ns) = 6.663 ns; Loc. = LCCOMB_X64_Y19_N2; Fanout = 2; COMB Node = 'inst~head_lut'
        Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 7.056 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'inst~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.140 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.515 ns ( 21.22 % )
        Info: Total interconnect delay = 5.625 ns ( 78.78 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 1.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.536 ns ( 82.23 % )
        Info: Total interconnect delay = 0.332 ns ( 17.77 % )
Info: tco from clock "CLK" to destination pin "Q" through register "inst~_emulated" is 7.282 ns
    Info: + Longest clock path from clock "CLK" to source register is 1.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.536 ns ( 82.23 % )
        Info: Total interconnect delay = 0.332 ns ( 17.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.164 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X64_Y19_N2; Fanout = 2; COMB Node = 'inst~head_lut'
        Info: 3: + IC(1.901 ns) + CELL(2.818 ns) = 5.164 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.968 ns ( 57.47 % )
        Info: Total interconnect delay = 2.196 ns ( 42.53 % )
Info: Longest tpd from source pin "SET" to destination pin "Q" is 11.382 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; PIN Node = 'SET'
    Info: 2: + IC(5.382 ns) + CELL(0.419 ns) = 6.663 ns; Loc. = LCCOMB_X64_Y19_N2; Fanout = 2; COMB Node = 'inst~head_lut'
    Info: 3: + IC(1.901 ns) + CELL(2.818 ns) = 11.382 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'Q'
    Info: Total cell delay = 4.099 ns ( 36.01 % )
    Info: Total interconnect delay = 7.283 ns ( 63.99 % )
Info: th for register "inst~_emulated" (data pin = "J", clock pin = "CLK") is -3.849 ns
    Info: + Longest clock path from clock "CLK" to destination register is 1.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.536 ns ( 82.23 % )
        Info: Total interconnect delay = 0.332 ns ( 17.77 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.983 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'J'
        Info: 2: + IC(4.782 ns) + CELL(0.275 ns) = 5.899 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'inst~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.983 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.201 ns ( 20.07 % )
        Info: Total interconnect delay = 4.782 ns ( 79.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 129 megabytes
    Info: Processing ended: Mon May 07 15:33:24 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


