Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct  3 19:24:38 2024
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_led_timing_summary_routed.rpt -pb uart_led_timing_summary_routed.pb -rpx uart_led_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_led
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.035        0.000                      0                  112        0.163        0.000                      0                  112        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk_pin        {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             5.943        0.000                      0                  103        0.163        0.000                      0                  103        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk_pin              7.242        0.000                      0                    1        0.269        0.000                      0                    1  
clk_pin        virtual_clock        0.035        0.000                      0                    8        1.275        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.058ns (26.932%)  route 2.870ns (73.068%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=5, routed)           0.973     7.070    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[2]
    SLICE_X110Y40        LUT4 (Prop_lut4_I0_O)        0.152     7.222 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.839     8.061    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X112Y40        LUT4 (Prop_lut4_I3_O)        0.326     8.387 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.440     8.827    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X110Y40        LUT4 (Prop_lut4_I0_O)        0.124     8.951 r  uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.618     9.569    uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X110Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697    15.180    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.434    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X110Y40        FDRE (Setup_fdre_C_D)       -0.067    15.512    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.058ns (30.663%)  route 2.392ns (69.337%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=5, routed)           0.973     7.070    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[2]
    SLICE_X110Y40        LUT4 (Prop_lut4_I0_O)        0.152     7.222 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.839     8.061    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X112Y40        LUT4 (Prop_lut4_I3_O)        0.326     8.387 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.580     8.967    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X110Y40        LUT4 (Prop_lut4_I0_O)        0.124     9.091 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     9.091    uart_rx_i0/uart_rx_ctl_i0/state__1[1]
    SLICE_X110Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697    15.180    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.434    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X110Y40        FDRE (Setup_fdre_C_D)        0.031    15.610    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 1.061ns (33.237%)  route 2.131ns (66.763%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=5, routed)           0.973     7.070    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[2]
    SLICE_X110Y40        LUT5 (Prop_lut5_I3_O)        0.124     7.194 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.723     7.917    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X110Y40        LUT4 (Prop_lut4_I1_O)        0.154     8.071 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2/O
                         net (fo=2, routed)           0.435     8.506    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.327     8.833 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.833    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1_n_0
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.459    15.640    
                         clock uncertainty           -0.035    15.605    
    SLICE_X110Y41        FDRE (Setup_fdre_C_D)        0.031    15.636    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 1.061ns (33.286%)  route 2.127ns (66.714%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=5, routed)           0.973     7.070    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[2]
    SLICE_X110Y40        LUT5 (Prop_lut5_I3_O)        0.124     7.194 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.723     7.917    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X110Y40        LUT4 (Prop_lut4_I1_O)        0.154     8.071 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2/O
                         net (fo=2, routed)           0.430     8.501    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.327     8.828 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.828    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1_n_0
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.459    15.640    
                         clock uncertainty           -0.035    15.605    
    SLICE_X110Y41        FDRE (Setup_fdre_C_D)        0.032    15.637    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 1.072ns (36.432%)  route 1.870ns (63.568%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.877     5.639    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDRE (Prop_fdre_C_Q)         0.419     6.058 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.970     7.029    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X112Y40        LUT3 (Prop_lut3_I2_O)        0.325     7.354 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.409     7.762    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X111Y40        LUT6 (Prop_lut6_I3_O)        0.328     8.090 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.491     8.582    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697    15.180    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X112Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.437    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y40        FDRE (Setup_fdre_C_CE)      -0.169    15.413    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 1.072ns (36.432%)  route 1.870ns (63.568%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.877     5.639    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDRE (Prop_fdre_C_Q)         0.419     6.058 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.970     7.029    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X112Y40        LUT3 (Prop_lut3_I2_O)        0.325     7.354 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.409     7.762    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X111Y40        LUT6 (Prop_lut6_I3_O)        0.328     8.090 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.491     8.582    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697    15.180    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X112Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.437    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y40        FDRE (Setup_fdre_C_CE)      -0.169    15.413    uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 1.072ns (37.709%)  route 1.771ns (62.291%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.877     5.639    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDRE (Prop_fdre_C_Q)         0.419     6.058 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.970     7.029    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X112Y40        LUT3 (Prop_lut3_I2_O)        0.325     7.354 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.409     7.762    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X111Y40        LUT6 (Prop_lut6_I3_O)        0.328     8.090 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.392     8.482    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X110Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697    15.180    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.434    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X110Y40        FDRE (Setup_fdre_C_CE)      -0.205    15.374    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 1.072ns (37.709%)  route 1.771ns (62.291%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.877     5.639    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDRE (Prop_fdre_C_Q)         0.419     6.058 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.970     7.029    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X112Y40        LUT3 (Prop_lut3_I2_O)        0.325     7.354 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.409     7.762    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X111Y40        LUT6 (Prop_lut6_I3_O)        0.328     8.090 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.392     8.482    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X110Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697    15.180    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.434    15.614    
                         clock uncertainty           -0.035    15.579    
    SLICE_X110Y40        FDRE (Setup_fdre_C_CE)      -0.205    15.374    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.842ns (32.165%)  route 1.776ns (67.835%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X111Y41        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDSE (Prop_fdse_C_Q)         0.419     6.059 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/Q
                         net (fo=6, routed)           0.905     6.964    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]
    SLICE_X111Y41        LUT5 (Prop_lut5_I3_O)        0.299     7.263 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_3/O
                         net (fo=1, routed)           0.295     7.558    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_3_n_0
    SLICE_X111Y42        LUT3 (Prop_lut3_I1_O)        0.124     7.682 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=6, routed)           0.576     8.258    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1_n_0
    SLICE_X111Y41        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X111Y41        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                         clock pessimism              0.459    15.640    
                         clock uncertainty           -0.035    15.605    
    SLICE_X111Y41        FDSE (Setup_fdse_C_S)       -0.429    15.176    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.842ns (32.165%)  route 1.776ns (67.835%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X111Y41        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDSE (Prop_fdse_C_Q)         0.419     6.059 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/Q
                         net (fo=6, routed)           0.905     6.964    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]
    SLICE_X111Y41        LUT5 (Prop_lut5_I3_O)        0.299     7.263 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_3/O
                         net (fo=1, routed)           0.295     7.558    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_3_n_0
    SLICE_X111Y42        LUT3 (Prop_lut3_I1_O)        0.124     7.682 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=6, routed)           0.576     8.258    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1_n_0
    SLICE_X111Y41        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X111Y41        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/C
                         clock pessimism              0.459    15.640    
                         clock uncertainty           -0.035    15.605    
    SLICE_X111Y41        FDRE (Setup_fdre_C_R)       -0.429    15.176    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X111Y41        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDSE (Prop_fdse_C_Q)         0.141     1.727 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=4, routed)           0.081     1.808    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1/O
                         net (fo=1, routed)           0.000     1.853    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1_n_0
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                         clock pessimism             -0.505     1.599    
    SLICE_X110Y41        FDRE (Hold_fdre_C_D)         0.091     1.690    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.453%)  route 0.122ns (39.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/Q
                         net (fo=14, routed)          0.122     1.849    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[1]
    SLICE_X112Y40        LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  uart_rx_i0/uart_rx_ctl_i0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    uart_rx_i0/uart_rx_ctl_i0/state[0]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X112Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X112Y40        FDRE (Hold_fdre_C_D)         0.121     1.720    uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/old_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X111Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y40        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.110     1.837    led_ctl_i0/rx_data_rdy
    SLICE_X112Y41        FDRE                                         r  led_ctl_i0/old_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    led_ctl_i0/CLK
    SLICE_X112Y41        FDRE                                         r  led_ctl_i0/old_rx_data_rdy_reg/C
                         clock pessimism             -0.502     1.602    
    SLICE_X112Y41        FDRE (Hold_fdre_C_D)         0.060     1.662    led_ctl_i0/old_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X110Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/Q
                         net (fo=6, routed)           0.109     1.836    uart_rx_i0/uart_rx_ctl_i0/state_reg_n_0_[1]
    SLICE_X111Y40        LUT6 (Prop_lut6_I3_O)        0.045     1.881 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1_n_0
    SLICE_X111Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X111Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.091     1.690    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.149     1.876    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X112Y40        LUT6 (Prop_lut6_I2_O)        0.045     1.921 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    uart_rx_i0/uart_rx_ctl_i0/state__1[0]
    SLICE_X112Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X112Y40        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X112Y40        FDRE (Hold_fdre_C_D)         0.121     1.720    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.633     1.580    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X112Y31        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y31        FDRE (Prop_fdre_C_Q)         0.164     1.744 r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.112     1.856    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg_n_0
    SLICE_X112Y32        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.903     2.097    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X112Y32        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism             -0.502     1.595    
    SLICE_X112Y32        FDRE (Hold_fdre_C_D)         0.059     1.654    uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X112Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.123     1.873    led_ctl_i0/D[6]
    SLICE_X112Y43        FDRE                                         r  led_ctl_i0/char_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.911     2.105    led_ctl_i0/CLK
    SLICE_X112Y43        FDRE                                         r  led_ctl_i0/char_data_reg[6]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y43        FDRE (Hold_fdre_C_D)         0.063     1.666    led_ctl_i0/char_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 led_ctl_i0/char_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/led_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.028%)  route 0.142ns (42.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    led_ctl_i0/CLK
    SLICE_X113Y41        FDRE                                         r  led_ctl_i0/char_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  led_ctl_i0/char_data_reg[0]/Q
                         net (fo=2, routed)           0.142     1.869    led_ctl_i0/char_data[0]
    SLICE_X113Y43        LUT3 (Prop_lut3_I0_O)        0.048     1.917 r  led_ctl_i0/led_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.917    led_ctl_i0/led_o[4]_i_1_n_0
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.911     2.105    led_ctl_i0/CLK
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[4]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X113Y43        FDRE (Hold_fdre_C_D)         0.107     1.710    led_ctl_i0/led_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.638     1.585    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X112Y39        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.121     1.870    led_ctl_i0/D[3]
    SLICE_X112Y38        FDRE                                         r  led_ctl_i0/char_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.909     2.103    led_ctl_i0/CLK
    SLICE_X112Y38        FDRE                                         r  led_ctl_i0/char_data_reg[3]/C
                         clock pessimism             -0.502     1.601    
    SLICE_X112Y38        FDRE (Hold_fdre_C_D)         0.059     1.660    led_ctl_i0/char_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X112Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.123     1.873    led_ctl_i0/D[2]
    SLICE_X112Y43        FDRE                                         r  led_ctl_i0/char_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.911     2.105    led_ctl_i0/CLK
    SLICE_X112Y43        FDRE                                         r  led_ctl_i0/char_data_reg[2]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y43        FDRE (Hold_fdre_C_D)         0.059     1.662    led_ctl_i0/char_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y41  led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y41  led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y43  led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y38  led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y41  led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y43  led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y43  led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y38  led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y43  led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y43  led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y43  led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y38  led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y38  led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y43  led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y43  led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y38  led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y38  led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y41  led_ctl_i0/char_data_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 1.470ns (18.599%)  route 6.432ns (81.401%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  btn_pin (IN)
                         net (fo=0)                   0.000     0.000    btn_pin
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           6.432     7.901    meta_harden_btn_i0/btn_pin_IBUF
    SLICE_X112Y41        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    meta_harden_btn_i0/CLK
    SLICE_X112Y41        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    15.181    
                         clock uncertainty           -0.025    15.156    
    SLICE_X112Y41        FDRE (Setup_fdre_C_D)       -0.013    15.143    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  7.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.237ns (8.017%)  route 2.725ns (91.983%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    T18                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    T18                  IBUF (Prop_ibuf_I_O)         0.237    -0.263 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           2.725     2.462    meta_harden_btn_i0/btn_pin_IBUF
    SLICE_X112Y41        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    meta_harden_btn_i0/CLK
    SLICE_X112Y41        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.025     2.129    
    SLICE_X112Y41        FDRE (Hold_fdre_C_D)         0.064     2.193    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 3.986ns (63.104%)  route 2.330ns (36.896%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.861     5.623    led_ctl_i0/CLK
    SLICE_X113Y23        FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDRE (Prop_fdre_C_Q)         0.456     6.079 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           2.330     8.410    led_pins_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    11.940 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.940    led_pins[3]
    U21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 4.093ns (64.819%)  route 2.221ns (35.181%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.861     5.623    led_ctl_i0/CLK
    SLICE_X113Y23        FDRE                                         r  led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDRE (Prop_fdre_C_Q)         0.419     6.042 r  led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           2.221     8.264    led_pins_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.674    11.938 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.938    led_pins[7]
    U14                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 3.978ns (68.509%)  route 1.829ns (31.491%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879     5.641    led_ctl_i0/CLK
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           1.829     7.926    led_pins_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    11.448 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.448    led_pins[0]
    T22                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 3.987ns (68.733%)  route 1.814ns (31.267%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.880     5.642    led_ctl_i0/CLK
    SLICE_X113Y49        FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           1.814     7.912    led_pins_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.443 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.443    led_pins[2]
    U22                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 4.131ns (71.223%)  route 1.669ns (28.777%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879     5.641    led_ctl_i0/CLK
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           1.669     7.729    led_pins_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.712    11.441 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.441    led_pins[4]
    V22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 4.122ns (71.257%)  route 1.663ns (28.743%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879     5.641    led_ctl_i0/CLK
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           1.663     7.723    led_pins_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.703    11.426 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.426    led_pins[5]
    W22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 4.103ns (71.163%)  route 1.663ns (28.837%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.880     5.642    led_ctl_i0/CLK
    SLICE_X113Y49        FDRE                                         r  led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.419     6.061 r  led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           1.663     7.724    led_pins_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.684    11.408 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.408    led_pins[6]
    U19                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 3.970ns (69.848%)  route 1.714ns (30.152%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879     5.641    led_ctl_i0/CLK
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           1.714     7.811    led_pins_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.325 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.325    led_pins[1]
    T21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                 2.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  0.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.356ns (79.127%)  route 0.358ns (20.873%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.640     1.587    led_ctl_i0/CLK
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.358     2.085    led_pins_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.300 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.300    led_pins[1]
    T21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 1.394ns (80.875%)  route 0.330ns (19.125%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.641     1.588    led_ctl_i0/CLK
    SLICE_X113Y49        FDRE                                         r  led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.128     1.716 r  led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.330     2.046    led_pins_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.266     3.312 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.312    led_pins[6]
    U19                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 1.413ns (81.079%)  route 0.330ns (18.921%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.640     1.587    led_ctl_i0/CLK
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     1.715 r  led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.330     2.045    led_pins_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.285     3.330 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.330    led_pins[5]
    W22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 1.420ns (80.769%)  route 0.338ns (19.231%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.640     1.587    led_ctl_i0/CLK
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     1.715 r  led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.338     2.053    led_pins_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.292     3.345 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.345    led_pins[4]
    V22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 1.364ns (77.298%)  route 0.401ns (22.702%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.640     1.587    led_ctl_i0/CLK
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.401     2.129    led_pins_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.352 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.352    led_pins[0]
    T22                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 1.373ns (77.405%)  route 0.401ns (22.595%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.641     1.588    led_ctl_i0/CLK
    SLICE_X113Y49        FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.401     2.130    led_pins_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.362 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.362    led_pins[2]
    U22                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 1.384ns (71.508%)  route 0.551ns (28.492%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.628     1.575    led_ctl_i0/CLK
    SLICE_X113Y23        FDRE                                         r  led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDRE (Prop_fdre_C_Q)         0.128     1.703 r  led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.551     2.254    led_pins_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.256     3.510 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.510    led_pins[7]
    U14                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.561ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 1.372ns (68.204%)  route 0.639ns (31.796%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.628     1.575    led_ctl_i0/CLK
    SLICE_X113Y23        FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.639     2.355    led_pins_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.586 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.586    led_pins[3]
    U21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  1.561    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.883ns  (logic 1.448ns (50.229%)  route 1.435ns (49.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           1.435     2.883    meta_harden_rst_i0/rst_pin_IBUF
    SLICE_X111Y39        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.697     5.180    meta_harden_rst_i0/CLK
    SLICE_X111Y39        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.216ns (27.969%)  route 0.557ns (72.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.773    meta_harden_rst_i0/rst_pin_IBUF
    SLICE_X111Y39        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.909     2.103    meta_harden_rst_i0/CLK
    SLICE_X111Y39        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C





