1744828885 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/alu.v
1744828885 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/alu_control.v
1744828886 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/branch_unit.v
1744828886 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/control_unit.v
1744828886 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/cpu.v
1744828887 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/immediate_extend_unit.v
1744828888 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/mux_2.v
1744828888 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/mux_3.v
1744828887 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/foward_unit.v
1744828888 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/pc.v
1744828889 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/register_file.v
1744828889 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/reg_arstn.v
1744828888 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/reg_arstn_en.v
1744828889 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/sram.v
1741156226 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/cpu_tb.v
1741156226 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/sky130_sram_2rw.v
1744828887 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL/harzard_detect_unit.v
1743773587 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/alu.v
1743773587 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/alu_control.v
1743773587 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/branch_unit.v
1744739196 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/control_unit.v
1744739196 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/cpu.v
1744739196 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/immediate_extend_unit.v
1743773587 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/mux_2.v
1743773587 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/mux_3.v
1743773587 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/pc.v
1744739196 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/register_file.v
1743773587 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/reg_arstn.v
1743773587 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/reg_arstn_en.v
1743773587 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/sram.v
1744739196 /users/students/r0927191/ComputerArchitecture/CA_Exercise_2025/CA_Exercises/Verilog/RTL_SOLUTION4_pipeline_hazard_MULT3/foward_unit.v
