FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c)  2018 Intel Corporation */

#ifndef _IGC_PHY_H_
/* bench 20254.3.0 28d32635f807 */
/* bench 20254.3.1 0ae36ef48dac */
/* bench 20254.3.2 9eff661a150c */
/* bench 20254.3.3 db1a03630b04 */
/* bench 20254.3.4 ea8d68ee9658 */
/* bench 20254.3.5 ec2f3ae2cd1a */
/* bench 20254.3.6 7efe5405f1aa */
/* bench 20254.3.7 4eb42a9c793e */
/* bench 20254.3.8 8726a3f3ef5b */
/* bench 20254.3.9 fc14e55b26d4 */

s32 igc_check_reset_block(struct igc_hw *hw);
s32 igc_phy_hw_reset(struct igc_hw *hw);
s32 igc_get_phy_id(struct igc_hw *hw);
s32 igc_phy_has_link(struct igc_hw *hw, u32 iterations,
		     u32 usec_interval, bool *success);
s32 igc_check_downshift(struct igc_hw *hw);
s32 igc_setup_copper_link(struct igc_hw *hw);
void igc_power_up_phy_copper(struct igc_hw *hw);
void igc_power_down_phy_copper(struct igc_hw *hw);
s32 igc_write_phy_reg_gpy(struct igc_hw *hw, u32 offset, u16 data);
s32 igc_read_phy_reg_gpy(struct igc_hw *hw, u32 offset, u16 *data);
u16 igc_read_phy_fw_version(struct igc_hw *hw);

#endif
