module wideexpr_00598(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'sb00;
  assign y1 = $unsigned({(u5)+(($signed(+({(u3)<<(s1),(ctrl[7]?1'sb0:4'sb0100),{3{u0}}})))>>>({(ctrl[2]?{4{s1}}:6'sb111011),(ctrl[6]?+(|(4'sb1101)):(-(s6))>>(-(4'b1101)))})),(((s1)^((((5'sb00110)-(3'sb111))^((s5)<<<(s4)))^(((ctrl[3]?s4:6'sb100000))>>((ctrl[3]?3'sb101:6'sb011000)))))>=((3'sb110)>>((4'sb1000)|((ctrl[6]?3'sb100:5'sb10111)))))>>($signed((ctrl[5]?(((u5)+(4'b1011))<<(s7))<((ctrl[5]?s4:{s1,s2,s5})):(((u1)|(4'b0001))<<(^(s3)))-(((4'sb0100)+(u7))&((4'sb1010)!=(s0)))))),+(s0),4'b1001});
  assign y2 = +(($unsigned(($signed(2'sb10))<(3'sb000)))|((({4{4'sb1011}})>>>((2'sb10)<<<(s7)))<(u2)));
  assign y3 = {1{-((((ctrl[2]?s1:((ctrl[6]?s4:s5))>>>(6'sb101111)))^~((((s7)^~(s4))>>({3'sb110,u3,s1}))+($signed(+(2'sb11)))))|((($signed(~^(5'sb01100)))-(+((u5)>>(s2))))<<<(s1)))}};
  assign y4 = u3;
  assign y5 = -(~&({4{(ctrl[6]?(~^(1'sb1))<((ctrl[2]?$unsigned(s1):^(s7))):(3'sb110)>=($signed(+(5'sb01100))))}}));
  assign y6 = u2;
  assign y7 = -((ctrl[2]?6'b110011:s7));
endmodule
