var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[44.7508, 28.5856, 18.8016, 29.4877, 1.51515], "total":[239575, 321281, 800, 23, 233], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1717, 12307, 36, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 18 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 18 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"ger.cl:66 (_xLoader_uX_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"ger.cl", "line":66}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"ger.cl:67 (_yLoader_uY_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"ger.cl", "line":67}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"ger.cl:68 (_aLoader_uZ_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"ger.cl", "line":68}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"ger.cl:69 (_uZ_unloader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"ger.cl", "line":69}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[0.939155, 0.588249, 0.4035, 0.663472, 0], "total_kernel_resources":[4646, 6895, 18, 0, 19], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (ger.cl:168)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":168}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_ii\' (ger.cl:173)", "type":"resource", "data":[7, 9, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":173}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_j\' (ger.cl:171)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":171}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (ger.cl:165)", "type":"resource", "data":[31, 137, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":165}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"ger.cl:168", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":168}]]}, {"name":"ger.cl:171", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":171}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:168", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":168}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:171", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":171}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:190", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":190}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:165", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":165}]]}, {"name":"ger.cl:168", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":168}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:165", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":165}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:168", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":168}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:165", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":165}]]}, {"name":"ger.cl:168", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":168}]]}, {"name":"ger.cl:171", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":171}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"ger.cl:165", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":165}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:171", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":171}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:173", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":173}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[91, 235, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[91, 235, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"ger.cl:165", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":165}]]}, {"name":"ger.cl:168", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":168}]]}, {"name":"ger.cl:171", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":171}]]}, {"name":"ger.cl:173", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":173}]]}, {"name":"ger.cl:182", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":182}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:171", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":171}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:173", "type":"resource", "data":[12.5, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":173}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:176", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":176}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:179", "type":"resource", "data":[2463, 3759, 16, 0, 0], "debug":[[{"filename":"ger.cl", "line":179}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[2463, 3759, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"ger.cl:185", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":185}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_uZ", "compute_units":1, "type":"function", "total_percent":[0.67747, 0.53839, 0.203769, 0.552893, 1.05402], "total_kernel_resources":[2580, 3482, 15, 16, 101], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_uX_s0_i\' (ger.cl:206)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":206}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uX_s0_ii\' (ger.cl:211)", "type":"resource", "data":[7, 9, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":211}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uX_s0_j\' (ger.cl:209)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":209}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_uZ.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"ger.cl:206", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":206}]]}, {"name":"ger.cl:209", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":209}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:206", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":206}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:209", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":209}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_uZ.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:259", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":259}]]}]}]}, {"name":"kernel_uZ.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:206", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":206}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:206", "type":"resource", "data":[72, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":206}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_uZ.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 3, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 3, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:206", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":206}]]}, {"name":"ger.cl:209", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":209}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:209", "type":"resource", "data":[72, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":209}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_uZ.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[615, 770, 2, 0, 88], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[615, 770, 2, 0, 88]}]}, {"name":"Feedback", "type":"resource", "data":[41, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:206", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":206}]]}, {"name":"ger.cl:209", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":209}]]}, {"name":"ger.cl:211", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":211}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 13, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:209", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":209}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:211", "type":"resource", "data":[12.5, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":211}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:213", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":213}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:216", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":216}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:219", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":219}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:249", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"ger.cl", "line":249}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":16, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"ger.cl:250", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"ger.cl", "line":250}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":16, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"ger.cl:254", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":254}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.990744, 0.546231, 0.482561, 0, 0], "total_kernel_resources":[3407, 8246, 0, 0, 63], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"ger.cl", "line":"281"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (ger.cl:268)\\n - \'_56\' (ger.cl:287)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":268}], [{"filename":"ger.cl", "line":287}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (ger.cl:268)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":268}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (ger.cl:271)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":271}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_ii\' (ger.cl:276)", "type":"resource", "data":[7, 9, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":276}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (ger.cl:274)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":274}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_jj\' (ger.cl:281)", "type":"resource", "data":[14, 45, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":281}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"ger.cl:271", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":271}]]}, {"name":"ger.cl:274", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":274}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:271", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":271}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:274", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":274}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:293", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":293}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:268", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":268}]]}, {"name":"ger.cl:271", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":271}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:268", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":268}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:271", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":271}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:268", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":268}]]}, {"name":"ger.cl:271", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":271}]]}, {"name":"ger.cl:274", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":274}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"ger.cl:268", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":268}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:274", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":274}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:276", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":276}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[71, 214, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[71, 214, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 63, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"ger.cl:268", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":268}]]}, {"name":"ger.cl:271", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":271}]]}, {"name":"ger.cl:274", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":274}]]}, {"name":"ger.cl:276", "type":"resource", "data":[15, 43, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":276}]]}, {"name":"ger.cl:287", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":287}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:276", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":276}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:278", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":278}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:281", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":281}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[44, 1287, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[44, 1287, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[376, 1647, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[266.333, 1455, 0, 0, 0]}, {"name":"ger.cl:268", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":268}]]}, {"name":"ger.cl:271", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":271}]]}, {"name":"ger.cl:274", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":274}]]}, {"name":"ger.cl:276", "type":"resource", "data":[16, 41, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":276}]]}, {"name":"ger.cl:278", "type":"resource", "data":[25, 101, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":278}]]}, {"name":"ger.cl:281", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":281}]]}, {"name":"ger.cl:283", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":283}]]}, {"name":"ger.cl:287", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":287}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":0}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":3, "data":[352, 0, 0, 0, 0]}]}, {"name":"ger.cl:274", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":274}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:281", "type":"resource", "data":[44.5, 1.5, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":281}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:285", "type":"resource", "data":[391, 2128, 0, 0, 31], "debug":[[{"filename":"ger.cl", "line":285}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"ger.cl:287", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":287}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xLoader", "compute_units":1, "type":"function", "total_percent":[0.800853, 0.497542, 0.347203, 0.737191, 0.461133], "total_kernel_resources":[3611, 5933, 20, 7, 32], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (ger.cl:78)\\n - \'_11\' (ger.cl:104)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":78}], [{"filename":"ger.cl", "line":104}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (ger.cl:78)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":78}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_i\' (ger.cl:81)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":81}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_ii\' (ger.cl:86)", "type":"resource", "data":[7, 9, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":86}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_j\' (ger.cl:84)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":84}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_xLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 158, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"ger.cl:81", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":81}]]}, {"name":"ger.cl:84", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":84}]]}, {"name":"ger.cl:96", "type":"resource", "data":[2, 28, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":96}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:81", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":81}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:84", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":84}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:113", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":113}]]}]}]}, {"name":"kernel_xLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:78", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":78}]]}, {"name":"ger.cl:81", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":81}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:78", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":78}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:81", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":81}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:78", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":78}]]}, {"name":"ger.cl:81", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":81}]]}, {"name":"ger.cl:84", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":84}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"ger.cl:78", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":78}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:84", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":84}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:86", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":86}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[292, 855, 1, 0, 13], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[292, 855, 1, 0, 13]}]}, {"name":"Feedback", "type":"resource", "data":[68, 84, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:78", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":78}]]}, {"name":"ger.cl:81", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":81}]]}, {"name":"ger.cl:84", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":84}]]}, {"name":"ger.cl:86", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":86}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:84", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":84}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:86", "type":"resource", "data":[12.5, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":86}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:97", "type":"resource", "data":[733, 156, 4, 7, 0], "debug":[[{"filename":"ger.cl", "line":97}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[733, 156, 4, 7, 0]}], "replace_name":"true"}, {"name":"ger.cl:101", "type":"resource", "data":[504, 2050, 15, 0, 0], "debug":[[{"filename":"ger.cl", "line":101}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"ger.cl:104", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":104}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:108", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":108}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_yLoader", "compute_units":1, "type":"function", "total_percent":[15.7121, 10.467, 6.27171, 10.0258, 0], "total_kernel_resources":[89070, 107171, 272, 0, 18], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (ger.cl:123)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":123}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_yLoader_s0_i\' (ger.cl:126)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":126}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_yLoader_s0_ii\' (ger.cl:131)", "type":"resource", "data":[7, 9, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":131}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_yLoader_s0_j\' (ger.cl:129)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":129}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_yLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 94, 0, 0, 0]}, {"name":"ger.cl:126", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":126}]]}, {"name":"ger.cl:129", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":129}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:126", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":126}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:129", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":129}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_yLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:155", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":155}]]}]}]}, {"name":"kernel_yLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[31, 40, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:123", "type":"resource", "data":[24, 33, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":123}]]}, {"name":"ger.cl:126", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":126}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:123", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":123}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:126", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":126}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_yLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 36, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 36, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 53, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ger.cl:123", "type":"resource", "data":[10, 36, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":123}]]}, {"name":"ger.cl:126", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":126}]]}, {"name":"ger.cl:129", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":129}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ger.cl:123", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":123}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:129", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":129}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:131", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":131}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_yLoader.B4", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[42, 205, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[42, 205, 0, 0, 0]}]}]}, {"name":"kernel_yLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3131, 69593, 4, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3131, 69593, 4, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[68, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"ger.cl:123", "type":"resource", "data":[8.66667, 36, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":123}]]}, {"name":"ger.cl:126", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":126}]]}, {"name":"ger.cl:129", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":129}]]}, {"name":"ger.cl:131", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":131}]]}, {"name":"ger.cl:147", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":147}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 28, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}, {"name":"ger.cl:129", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":129}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:131", "type":"resource", "data":[68.5, 1, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":131}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":14, "data":[56, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:134", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":134}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:143", "type":"resource", "data":[75283, 1536, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":143}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":16, "data":[75283, 1536, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"ger.cl:144", "type":"resource", "data":[8064, 32800, 240, 0, 0], "debug":[[{"filename":"ger.cl", "line":144}]], "children":[{"name":"Load", "type":"resource", "count":16, "data":[8064, 32800, 240, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"ger.cl:147", "type":"resource", "data":[360, 0, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":147}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":15, "data":[360, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ger.cl:150", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"ger.cl", "line":150}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1717,12307,36,0,0],"details":[{"text":"Global interconnect for 18 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 18 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,102,1,0,0],"debug":[[{"filename":"ger.cl","line":66}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ger.cl:66 (_xLoader_uX_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"ger.cl","line":67}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ger.cl:67 (_yLoader_uY_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"ger.cl","line":68}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ger.cl:68 (_aLoader_uZ_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"ger.cl","line":69}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ger.cl:69 (_uZ_unloader_channel)","type":"resource"}],"data":[44,4728,40,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[137,128,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (ger.cl:168)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_ii\' (ger.cl:173)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_j\' (ger.cl:171)","type":"resource"},{"data":[31,137,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (ger.cl:165)","type":"resource"},{"children":[{"count":3,"data":[123,302,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[125,302,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"ger.cl:168","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"ger.cl:171","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":165}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":165}]],"name":"ger.cl:165","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[44.5,1,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"ger.cl:173","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":176}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":176}]],"name":"ger.cl:176","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2463,3759,16,0,0],"debug":[[{"filename":"ger.cl","line":179}]],"name":"Load","type":"resource"}],"data":[2463,3759,16,0,0],"debug":[[{"filename":"ger.cl","line":179}]],"name":"ger.cl:179","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":185}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":185}]],"name":"ger.cl:185","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4646,6895,18,0,19],"debug":[[{"filename":"ger.cl","line":165}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[4646,6895,18,0,19],"total_percent":[0.939155,0.588249,0.4035,0.663472,0],"type":"function"},{"children":[{"data":[104,79,13,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uX_s0_i\' (ger.cl:206)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uX_s0_ii\' (ger.cl:211)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uX_s0_j\' (ger.cl:209)","type":"resource"},{"children":[{"count":3,"data":[647,835,2,0,88],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[647,835,2,0,88],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"33-bit Select","type":"resource"}],"data":[341,70,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"ger.cl:206","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"1-bit Or","type":"resource"}],"data":[110.5,2,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"ger.cl:209","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[12.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"ger.cl:211","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":213}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":213}]],"name":"ger.cl:213","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":216}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":216}]],"name":"ger.cl:216","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":219}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":219}]],"name":"ger.cl:219","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0,0,0,8,0],"debug":[[{"filename":"ger.cl","line":249}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"ger.cl","line":249}]],"name":"ger.cl:249","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0,0,0,8,0],"debug":[[{"filename":"ger.cl","line":250}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"ger.cl","line":250}]],"name":"ger.cl:250","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":254}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":254}]],"name":"ger.cl:254","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2580,3482,15,16,101],"debug":[[{"filename":"ger.cl","line":206}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_uZ","total_kernel_resources":[2580,3482,15,16,101],"total_percent":[0.67747,0.53839,0.203769,0.552893,1.05402],"type":"function"},{"children":[{"data":[502,1764,0,0,22],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (ger.cl:268)\\n - \'_56\' (ger.cl:287)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (ger.cl:268)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (ger.cl:271)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_ii\' (ger.cl:276)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (ger.cl:274)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_jj\' (ger.cl:281)","type":"resource"},{"children":[{"count":4,"data":[147,1568,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[352,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"}],"data":[501,1568,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"ger.cl:271","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2.5,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"ger.cl:274","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":268}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":268}]],"name":"ger.cl:268","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"ger.cl:276","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":278}]],"name":"Channel Read","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":278}]],"name":"ger.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[76.5,1.5,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"ger.cl:281","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"ger.cl","line":285}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"ger.cl","line":285}]],"name":"ger.cl:285","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":287}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":287}]],"name":"ger.cl:287","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3407,8246,0,0,63],"debug":[[{"filename":"ger.cl","line":268}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"ger.cl","line":281}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3407,8246,0,0,63],"total_percent":[0.990744,0.546231,0.482561,0,0],"type":"function"},{"children":[{"data":[141,136,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (ger.cl:78)\\n - \'_11\' (ger.cl:104)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (ger.cl:78)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_i\' (ger.cl:81)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_ii\' (ger.cl:86)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_j\' (ger.cl:84)","type":"resource"},{"children":[{"count":3,"data":[324,922,1,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[326,922,1,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"ger.cl:81","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"ger.cl:84","type":"resource"},{"children":[{"count":1,"data":[2,28,0,0,0],"debug":[[{"filename":"ger.cl","line":96}]],"name":"State","type":"resource"}],"data":[2,28,0,0,0],"debug":[[{"filename":"ger.cl","line":96}]],"name":"ger.cl:96","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":78}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":78}]],"name":"ger.cl:78","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[44.5,1,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"ger.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[733,156,4,7,0],"debug":[[{"filename":"ger.cl","line":97}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[733,156,4,7,0],"debug":[[{"filename":"ger.cl","line":97}]],"name":"ger.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"ger.cl","line":101}]],"name":"Load","type":"resource"}],"data":[504,2050,15,0,0],"debug":[[{"filename":"ger.cl","line":101}]],"name":"ger.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":104}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":104}]],"name":"ger.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"ger.cl","line":108}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"ger.cl","line":108}]],"name":"ger.cl:108","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3611,5933,20,7,32],"debug":[[{"filename":"ger.cl","line":78}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[3611,5933,20,7,32],"total_percent":[0.800853,0.497542,0.347203,0.737191,0.461133],"type":"function"},{"children":[{"data":[207,437,28,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (ger.cl:123)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_yLoader_s0_i\' (ger.cl:126)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_yLoader_s0_ii\' (ger.cl:131)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_yLoader_s0_j\' (ger.cl:129)","type":"resource"},{"children":[{"count":4,"data":[3164,69725,4,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[3196,69757,4,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"ger.cl:126","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"ger.cl:129","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":123}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":123}]],"name":"ger.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"2-bit Select","type":"resource"},{"count":14,"data":[56,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[100.5,1,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"ger.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":134}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":134}]],"name":"ger.cl:134","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[75283,1536,0,0,0],"debug":[[{"filename":"ger.cl","line":143}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[75283,1536,0,0,0],"debug":[[{"filename":"ger.cl","line":143}]],"name":"ger.cl:143","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[8064,32800,240,0,0],"debug":[[{"filename":"ger.cl","line":144}]],"name":"Load","type":"resource"}],"data":[8064,32800,240,0,0],"debug":[[{"filename":"ger.cl","line":144}]],"name":"ger.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":15,"data":[360,0,0,0,0],"debug":[[{"filename":"ger.cl","line":147}]],"name":"32-bit Integer Add","type":"resource"}],"data":[360,0,0,0,0],"debug":[[{"filename":"ger.cl","line":147}]],"name":"ger.cl:147","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":150}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":150}]],"name":"ger.cl:150","replace_name":"true","type":"resource"}],"compute_units":1,"data":[89070,107171,272,0,18],"debug":[[{"filename":"ger.cl","line":123}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_yLoader","total_kernel_resources":[89070,107171,272,0,18],"total_percent":[15.7121,10.467,6.27171,10.0258,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[105075,148829,403,23,233],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[239575,321281,800,23,233],"total_percent":[44.7508,28.5856,18.8016,29.4877,1.51515],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_uZ", "children":[{"type":"bb", "id":3, "name":"kernel_uZ.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_uZ.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_uZ.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"7"}]}, {"type":"bb", "id":6, "name":"kernel_uZ.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"8"}]}, {"type":"bb", "id":7, "name":"kernel_uZ.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":8, "name":"kernel_uZ.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":9, "name":"kernel_uZ.B6", "children":[{"type":"inst", "id":10, "name":"Channel Read", "debug":[[{"filename":"ger.cl", "line":213}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":12, "name":"Channel Read", "debug":[[{"filename":"ger.cl", "line":216}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":14, "name":"Channel Read", "debug":[[{"filename":"ger.cl", "line":219}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":16, "name":"Channel Write", "debug":[[{"filename":"ger.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"45", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":18, "name":"Loop Input", "debug":[[{"filename":"ger.cl", "line":211}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"19"}]}, {"type":"inst", "id":19, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"45", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"45", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":20, "name":"kernel_xLoader", "children":[{"type":"bb", "id":21, "name":"kernel_xLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":22, "name":"kernel_xLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":23, "name":"kernel_xLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"25"}]}, {"type":"bb", "id":24, "name":"kernel_xLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"26"}]}, {"type":"bb", "id":25, "name":"kernel_xLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":26, "name":"kernel_xLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":27, "name":"kernel_xLoader.B6", "children":[{"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"ger.cl", "line":101}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"31", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Channel Write", "debug":[[{"filename":"ger.cl", "line":108}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"161", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":30, "name":"Loop Input", "debug":[[{"filename":"ger.cl", "line":86}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"161", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"161", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":33, "name":"kernel_yLoader", "children":[{"type":"bb", "id":34, "name":"kernel_yLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":35, "name":"kernel_yLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":36, "name":"kernel_yLoader.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"38"}]}, {"type":"bb", "id":37, "name":"kernel_yLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"40"}]}, {"type":"bb", "id":38, "name":"kernel_yLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":39, "name":"kernel_yLoader.B5", "children":[{"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":48, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":52, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":53, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":54, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":55, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":56, "name":"Load", "debug":[[{"filename":"ger.cl", "line":144}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"129", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":57, "name":"Channel Write", "debug":[[{"filename":"ger.cl", "line":150}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"187", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":58, "name":"Loop Input", "debug":[[{"filename":"ger.cl", "line":131}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"59"}]}, {"type":"inst", "id":59, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"187", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"187", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":40, "name":"kernel_yLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":60, "name":"kernel_aLoader", "children":[{"type":"bb", "id":61, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":62, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":63, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"65"}]}, {"type":"bb", "id":64, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"67"}]}, {"type":"bb", "id":65, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":66, "name":"kernel_aLoader.B5", "children":[{"type":"inst", "id":68, "name":"Load", "debug":[[{"filename":"ger.cl", "line":179}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"7", "Latency":"98", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Channel Write", "debug":[[{"filename":"ger.cl", "line":185}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"106", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":70, "name":"Loop Input", "debug":[[{"filename":"ger.cl", "line":173}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"71"}]}, {"type":"inst", "id":71, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"106", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"106", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":67, "name":"kernel_aLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":72, "name":"kernel_unloader", "children":[{"type":"bb", "id":73, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":74, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":75, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"77"}]}, {"type":"bb", "id":76, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"78"}]}, {"type":"bb", "id":77, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":78, "name":"kernel_unloader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":79, "name":"kernel_unloader.B6", "children":[{"type":"inst", "id":82, "name":"Channel Read", "debug":[[{"filename":"ger.cl", "line":278}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":84, "name":"Loop Input", "debug":[[{"filename":"ger.cl", "line":276}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"81"}]}, {"type":"inst", "id":85, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":80, "name":"kernel_unloader.B7", "children":[{"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"ger.cl", "line":285}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Loop Input", "debug":[[{"filename":"ger.cl", "line":281}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"87"}]}, {"type":"inst", "id":87, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":81, "name":"kernel_unloader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":32, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":11, "name":"_aLoader_uZ_channel", "debug":[[{"filename":"ger.cl", "line":193}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":17, "name":"_uZ_unloader_channel", "debug":[[{"filename":"ger.cl", "line":193}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":15, "name":"_xLoader_uX_channel", "debug":[[{"filename":"ger.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":13, "name":"_yLoader_uY_channel", "debug":[[{"filename":"ger.cl", "line":193}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":11, "to":10}, {"from":13, "to":12}, {"from":15, "to":14}, {"from":16, "to":17}, {"from":7, "to":4}, {"from":7, "to":5}, {"from":3, "to":5}, {"from":8, "to":6}, {"from":5, "to":6}, {"from":8, "to":7}, {"from":19, "to":8}, {"from":19, "to":18}, {"from":6, "to":18}, {"from":10, "to":19}, {"from":12, "to":19}, {"from":14, "to":19}, {"from":16, "to":19}, {"from":18, "to":10}, {"from":18, "to":12}, {"from":18, "to":14}, {"from":10, "to":16}, {"from":12, "to":16}, {"from":14, "to":16}, {"from":29, "to":15}, {"from":25, "to":22}, {"from":25, "to":23}, {"from":21, "to":23}, {"from":26, "to":24}, {"from":23, "to":24}, {"from":26, "to":25}, {"from":31, "to":26}, {"from":31, "to":30}, {"from":24, "to":30}, {"from":28, "to":31}, {"from":29, "to":31}, {"from":30, "to":28}, {"from":28, "to":29}, {"from":32, "to":28}, {"from":57, "to":13}, {"from":38, "to":35}, {"from":38, "to":36}, {"from":34, "to":36}, {"from":40, "to":37}, {"from":36, "to":37}, {"from":40, "to":38}, {"from":59, "to":58}, {"from":37, "to":58}, {"from":41, "to":59}, {"from":42, "to":59}, {"from":43, "to":59}, {"from":44, "to":59}, {"from":45, "to":59}, {"from":46, "to":59}, {"from":47, "to":59}, {"from":48, "to":59}, {"from":49, "to":59}, {"from":50, "to":59}, {"from":51, "to":59}, {"from":52, "to":59}, {"from":53, "to":59}, {"from":54, "to":59}, {"from":55, "to":59}, {"from":56, "to":59}, {"from":57, "to":59}, {"from":59, "to":40}, {"from":58, "to":41}, {"from":58, "to":42}, {"from":58, "to":43}, {"from":58, "to":44}, {"from":58, "to":45}, {"from":58, "to":46}, {"from":58, "to":47}, {"from":58, "to":48}, {"from":58, "to":49}, {"from":58, "to":50}, {"from":58, "to":51}, {"from":58, "to":52}, {"from":58, "to":53}, {"from":58, "to":54}, {"from":58, "to":55}, {"from":58, "to":56}, {"from":56, "to":57}, {"from":55, "to":57}, {"from":54, "to":57}, {"from":53, "to":57}, {"from":52, "to":57}, {"from":51, "to":57}, {"from":50, "to":57}, {"from":49, "to":57}, {"from":48, "to":57}, {"from":47, "to":57}, {"from":46, "to":57}, {"from":45, "to":57}, {"from":44, "to":57}, {"from":43, "to":57}, {"from":42, "to":57}, {"from":41, "to":57}, {"from":32, "to":48}, {"from":32, "to":55}, {"from":32, "to":45}, {"from":32, "to":52}, {"from":32, "to":56}, {"from":32, "to":49}, {"from":32, "to":53}, {"from":32, "to":46}, {"from":32, "to":50}, {"from":32, "to":42}, {"from":32, "to":43}, {"from":32, "to":54}, {"from":32, "to":47}, {"from":32, "to":41}, {"from":32, "to":44}, {"from":32, "to":51}, {"from":69, "to":11}, {"from":65, "to":62}, {"from":65, "to":63}, {"from":61, "to":63}, {"from":67, "to":64}, {"from":63, "to":64}, {"from":67, "to":65}, {"from":71, "to":70}, {"from":64, "to":70}, {"from":68, "to":71}, {"from":69, "to":71}, {"from":71, "to":67}, {"from":70, "to":68}, {"from":68, "to":69}, {"from":32, "to":68}, {"from":17, "to":82}, {"from":77, "to":74}, {"from":77, "to":75}, {"from":73, "to":75}, {"from":78, "to":76}, {"from":75, "to":76}, {"from":78, "to":77}, {"from":81, "to":78}, {"from":81, "to":84}, {"from":76, "to":84}, {"from":82, "to":85}, {"from":87, "to":86}, {"from":85, "to":86}, {"from":83, "to":87}, {"from":87, "to":81}, {"from":84, "to":82}, {"from":86, "to":83}, {"from":83, "to":32}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_uZ", "data":["", "", ""], "debug":[[{"filename":"ger.cl", "line":193}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_uZ.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":206}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_uZ.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":209}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_uZ.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"ger.cl", "line":211}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"ger.cl", "line":"213"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"ger.cl", "line":"216"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"ger.cl", "line":"219"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"ger.cl", "line":"254"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"ger.cl", "line":223}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_xLoader", "data":["", "", ""], "debug":[[{"filename":"ger.cl", "line":72}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":81}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":84}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"ger.cl", "line":86}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"101"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"ger.cl", "line":"108"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"ger.cl", "line":89}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_yLoader", "data":["", "", ""], "debug":[[{"filename":"ger.cl", "line":117}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_yLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":126}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_yLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":129}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_yLoader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"ger.cl", "line":131}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"144"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"ger.cl", "line":"150"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"ger.cl", "line":134}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"ger.cl", "line":159}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":168}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":171}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"ger.cl", "line":173}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ger.cl", "line":"179"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"ger.cl", "line":"185"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"ger.cl", "line":176}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"ger.cl", "line":262}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":271}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":274}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B6", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ger.cl", "line":276}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"ger.cl", "line":281}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"ger.cl", "line":"285"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_uZ.B0":{"name":"kernel_uZ.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_uZ.B1":{"name":"kernel_uZ.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_uZ.B2":{"name":"kernel_uZ.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"206"}]}]}}, "kernel_uZ.B3":{"name":"kernel_uZ.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"209"}]}]}}, "kernel_uZ.B4":{"name":"kernel_uZ.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_uZ.B5":{"name":"kernel_uZ.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_uZ.B6":{"name":"kernel_uZ.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":45, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"211"}]}]}}, "kernel_xLoader.B0":{"name":"kernel_xLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B1":{"name":"kernel_xLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B2":{"name":"kernel_xLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"81"}]}]}}, "kernel_xLoader.B3":{"name":"kernel_xLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"84"}]}]}}, "kernel_xLoader.B4":{"name":"kernel_xLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_xLoader.B5":{"name":"kernel_xLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_xLoader.B6":{"name":"kernel_xLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":161, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"86"}]}]}}, "kernel_yLoader.B0":{"name":"kernel_yLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_yLoader.B1":{"name":"kernel_yLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_yLoader.B2":{"name":"kernel_yLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"126"}]}]}}, "kernel_yLoader.B3":{"name":"kernel_yLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"129"}]}]}}, "kernel_yLoader.B4":{"name":"kernel_yLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_yLoader.B5":{"name":"kernel_yLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":187, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"131"}]}]}}, "kernel_yLoader.B6":{"name":"kernel_yLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"168"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"171"}]}]}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":106, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"173"}]}]}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"271"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"274"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"276"}]}]}}, "kernel_unloader.B7":{"name":"kernel_unloader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ger.cl", "line":"281"}]}]}}, "kernel_unloader.B8":{"name":"kernel_unloader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}}, "functions":{"kernel_uZ":{"debug":[{"filename":"ger.cl", "line":193}], "loop_hierachy":{"kernel_uZ__no_loop":["kernel_uZ.B0", "kernel_uZ.B1"], "kernel_uZ.B2":["kernel_uZ.B2", "kernel_uZ.B3", "kernel_uZ.B4"], "kernel_uZ.B3":["kernel_uZ.B3", "kernel_uZ.B6", "kernel_uZ.B5"], "kernel_uZ.B6":["kernel_uZ.B6"]}}, "kernel_xLoader":{"debug":[{"filename":"ger.cl", "line":72}], "loop_hierachy":{"kernel_xLoader__no_loop":["kernel_xLoader.B0", "kernel_xLoader.B1"], "kernel_xLoader.B2":["kernel_xLoader.B2", "kernel_xLoader.B3", "kernel_xLoader.B4"], "kernel_xLoader.B3":["kernel_xLoader.B3", "kernel_xLoader.B6", "kernel_xLoader.B5"], "kernel_xLoader.B6":["kernel_xLoader.B6"]}}, "kernel_yLoader":{"debug":[{"filename":"ger.cl", "line":117}], "loop_hierachy":{"kernel_yLoader__no_loop":["kernel_yLoader.B0", "kernel_yLoader.B1"], "kernel_yLoader.B2":["kernel_yLoader.B2", "kernel_yLoader.B3", "kernel_yLoader.B4"], "kernel_yLoader.B3":["kernel_yLoader.B3", "kernel_yLoader.B5", "kernel_yLoader.B6"], "kernel_yLoader.B5":["kernel_yLoader.B5"]}}, "kernel_aLoader":{"debug":[{"filename":"ger.cl", "line":159}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B3", "kernel_aLoader.B4"], "kernel_aLoader.B3":["kernel_aLoader.B3", "kernel_aLoader.B5", "kernel_aLoader.B6"], "kernel_aLoader.B5":["kernel_aLoader.B5"]}}, "kernel_unloader":{"debug":[{"filename":"ger.cl", "line":262}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B6", "kernel_unloader.B5"], "kernel_unloader.B6":["kernel_unloader.B6", "kernel_unloader.B7", "kernel_unloader.B8"], "kernel_unloader.B7":["kernel_unloader.B7"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"ger.cl", "line":159}]]}, {"name":"kernel_uZ", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"ger.cl", "line":193}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"ger.cl", "line":262}]]}, {"name":"kernel_xLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"ger.cl", "line":72}]]}, {"name":"kernel_yLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"ger.cl", "line":117}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_aLoader", "data":[4646, 6895, 18, 0, 19], "debug":[[{"filename":"ger.cl", "line":159}]]}, {"name":"kernel_uZ", "data":[2580, 3482, 15, 16, 101], "debug":[[{"filename":"ger.cl", "line":193}]]}, {"name":"kernel_unloader", "data":[3407, 8246, 0, 0, 63], "debug":[[{"filename":"ger.cl", "line":262}]]}, {"name":"kernel_xLoader", "data":[3611, 5933, 20, 7, 32], "debug":[[{"filename":"ger.cl", "line":72}]]}, {"name":"kernel_yLoader", "data":[89070, 107171, 272, 0, 18], "debug":[[{"filename":"ger.cl", "line":117}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[103314, 131727, 325, 23, 233]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1717, 12307, 36, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[44, 4728, 40, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[239575, 321281, 800, 23, 233], "data_percent":[28.0401, 18.8016, 29.4877, 1.51515]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"ger.cl", "line":179}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["ger"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -report -no-interleaving=DDR -board=pac_a10 ger.cl -o ger.aocx"],"name":"Command"},{"data":["Fri May  5 09:13:16 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[230.00 ,460.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[63140.0 ,112942 ,293 ,26 ,325  ]  },  {"name":"kernel_aLoader","data":[3280.9 ,6897 ,18 ,0 ,34]  },  {"name":"kernel_uZ","data":[2683.8 ,4901 ,15 ,16 ,91]  },  {"name":"kernel_unloader","data":[3570.3 ,8238 ,0 ,0 ,40]  },  {"name":"kernel_xLoader","data":[2741.7 ,4634 ,19 ,10 ,26]  },  {"name":"kernel_yLoader","data":[50863.3 ,88272 ,241 ,0 ,134]  }]}}';
var fileJSON=[{"path":"/home/u166759/t2sp/t2s/tests/lasa/ger/ger.cl", "name":"ger.cl", "has_active_debug_locs":false, "absName":"/home/u166759/t2sp/t2s/tests/lasa/ger/ger.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef struct { float s; } _cga;\012typedef struct { float s[16]; } _cga__1;\012channel _cga _xLoader_uX_channel __attribute__((depth(256))) ;\012channel _cga__1 _yLoader_uY_channel __attribute__((depth(256))) ;\012channel _cga__1 _aLoader_uZ_channel __attribute__((depth(256))) ;\012channel _cga__1 _uZ_unloader_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_xLoader\012#define __address_space__X_serializer_mem_channel __global\012__kernel void kernel_xLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__X_serializer_mem_channel const float *restrict _X_serializer_mem_channel)\012{\012 _cga _xLoader_uX_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _A_extent_1 >> 4;\012 for (int _xLoader_s0_i = 0; _xLoader_s0_i < 0 + _0; _xLoader_s0_i++)\012 {\012  int _1 = _A_extent_0 >> 4;\012  for (int _xLoader_s0_j = 0; _xLoader_s0_j < 0 + _1; _xLoader_s0_j++)\012  {\012   for (int _xLoader_s0_ii = 0; _xLoader_s0_ii < 0 + 16; _xLoader_s0_ii++)\012   {\012    #pragma unroll\012    for (int _xLoader_s0_jj = 0; _xLoader_s0_jj < 0 + 16; _xLoader_s0_jj++)\012    {\012     bool _2 = _xLoader_s0_jj == 0;\012     if (_2)\012     {\012      int _3 = _addr_temp;\012      int _4 = _A_extent_0 >> 4;\012      int _5 = _4 * 16;\012      int _6 = _3 / _5;\012      int _7 = _6 * 16;\012      int _8 = _3 & 15;\012      int _9 = _7 + _8;\012      float _10 = _X_serializer_mem_channel[_9];\012      _xLoader_uX_channel_array.s = _10;\012      (void)_10;\012      int _11 = _3 + 1;\012      _addr_temp = _11;\012     } // if _2\012    } // for _xLoader_s0_jj\012    write_channel_intel(_xLoader_uX_channel, _xLoader_uX_channel_array);\012    (void)_xLoader_uX_channel_array;\012   } // for _xLoader_s0_ii\012  } // for _xLoader_s0_j\012 } // for _xLoader_s0_i\012} // kernel kernel_xLoader\012#undef __address_space__X_serializer_mem_channel\012// Address spaces for kernel_yLoader\012#define __address_space__Y_serializer_mem_channel __global\012__kernel void kernel_yLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__Y_serializer_mem_channel const float *restrict _Y_serializer_mem_channel)\012{\012 _cga__1 _yLoader_uY_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _12 = _A_extent_1 >> 4;\012 for (int _yLoader_s0_i = 0; _yLoader_s0_i < 0 + _12; _yLoader_s0_i++)\012 {\012  int _13 = _A_extent_0 >> 4;\012  for (int _yLoader_s0_j = 0; _yLoader_s0_j < 0 + _13; _yLoader_s0_j++)\012  {\012   for (int _yLoader_s0_ii = 0; _yLoader_s0_ii < 0 + 16; _yLoader_s0_ii++)\012   {\012    #pragma unroll\012    for (int _yLoader_s0_jj = 0; _yLoader_s0_jj < 0 + 16; _yLoader_s0_jj++)\012    {\012     int _14 = _addr_temp;\012     int _15 = _14 >> 8;\012     int _16 = _15 * 16;\012     int _17 = _14 & 15;\012     int _18 = _16 + _17;\012     int _19 = _A_extent_0 >> 4;\012     int _20 = _19 * 16;\012     int _21 = _18 % _20;\012     float _22 = _Y_serializer_mem_channel[_21];\012     _yLoader_uY_channel_array.s[_yLoader_s0_jj] = _22;\012     (void)_yLoader_s0_jj;\012     int _23 = _14 + 1;\012     _addr_temp = _23;\012    } // for _yLoader_s0_jj\012    write_channel_intel(_yLoader_uY_channel, _yLoader_uY_channel_array);\012    (void)_yLoader_uY_channel_array;\012   } // for _yLoader_s0_ii\012  } // for _yLoader_s0_j\012 } // for _yLoader_s0_i\012} // kernel kernel_yLoader\012#undef __address_space__Y_serializer_mem_channel\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer_mem_channel __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__A_serializer_mem_channel const float *restrict _A_serializer_mem_channel)\012{\012 _cga__1 _aLoader_uZ_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _24 = _A_extent_1 >> 4;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _24; _aLoader_s0_i++)\012 {\012  int _25 = _A_extent_0 >> 4;\012  for (int _aLoader_s0_j = 0; _aLoader_s0_j < 0 + _25; _aLoader_s0_j++)\012  {\012   for (int _aLoader_s0_ii = 0; _aLoader_s0_ii < 0 + 16; _aLoader_s0_ii++)\012   {\012    #pragma unroll\012    for (int _aLoader_s0_jj = 0; _aLoader_s0_jj < 0 + 16; _aLoader_s0_jj++)\012    {\012     int _26 = _addr_temp;\012     float _27 = _A_serializer_mem_channel[_26];\012     _aLoader_uZ_channel_array.s[_aLoader_s0_jj] = _27;\012     (void)_aLoader_s0_jj;\012     int _28 = _26 + 1;\012     _addr_temp = _28;\012    } // for _aLoader_s0_jj\012    write_channel_intel(_aLoader_uZ_channel, _aLoader_uZ_channel_array);\012    (void)_aLoader_uZ_channel_array;\012   } // for _aLoader_s0_ii\012  } // for _aLoader_s0_j\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer_mem_channel\012// Address spaces for kernel_uZ\012__kernel void kernel_uZ(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 // produce uY\012 float _uY_shreg[16];\012 // produce uX\012 float _uX_shreg;\012 _cga__1 _aLoader_uZ_channel_array;\012 _cga__1 _uZ_unloader_channel_array;\012 _cga__1 _yLoader_uY_channel_array;\012 _cga _xLoader_uX_channel_array;\012 int _29 = _A_extent_1 >> 4;\012 for (int _uX_s0_i = 0; _uX_s0_i < 0 + _29; _uX_s0_i++)\012 {\012  int _30 = _A_extent_0 >> 4;\012  for (int _uX_s0_j = 0; _uX_s0_j < 0 + _30; _uX_s0_j++)\012  {\012   for (int _uX_s0_ii = 0; _uX_s0_ii < 0 + 16; _uX_s0_ii++)\012   {\012    _cga__1 __31 = read_channel_intel(_aLoader_uZ_channel);\012    _aLoader_uZ_channel_array = __31;\012    (void)__31;\012    _cga__1 __32 = read_channel_intel(_yLoader_uY_channel);\012    _yLoader_uY_channel_array = __32;\012    (void)__32;\012    _cga __33 = read_channel_intel(_xLoader_uX_channel);\012    _xLoader_uX_channel_array = __33;\012    (void)__33;\012    #pragma unroll\012    for (int _uX_s0_jj = 0; _uX_s0_jj < 0 + 16; _uX_s0_jj++)\012    {\012     float _34;\012     bool _35 = _uX_s0_jj == 0;\012     if (_35)\012     {\012      _34 = _xLoader_uX_channel_array.s;\012     } // if _35\012     else\012     {\012      float _37 = _uX_shreg;\012      _34 = _37;\012     } // if _35 else\012     float _38 = _34;\012     _uX_shreg = _38;\012     (void)_38;\012     float _40 = _uX_shreg;\012     float _41 = __fpga_reg(__fpga_reg(_40));\012     _uX_shreg = _41;\012     (void)_41;\012     float __42 = _yLoader_uY_channel_array.s[_uX_s0_jj];\012     _uY_shreg[_uX_s0_jj] = __42;\012     (void)__42;\012     float __43 = _aLoader_uZ_channel_array.s[_uX_s0_jj];\012     float _45 = _uX_shreg;\012     float _47 = _uY_shreg[_uX_s0_jj];\012     float _48 = _45 * _47;\012     float _49 = __43 + _48;\012     _uZ_unloader_channel_array.s[_uX_s0_jj] = _49;\012     (void)_uX_s0_jj;\012    } // for _uX_s0_jj\012    write_channel_intel(_uZ_unloader_channel, _uZ_unloader_channel_array);\012    (void)_uZ_unloader_channel_array;\012   } // for _uX_s0_ii\012  } // for _uX_s0_j\012 } // for _uX_s0_i\012} // kernel kernel_uZ\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 _cga__1 _uZ_unloader_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _50 = _A_extent_1 >> 4;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _50; _unloader_s0_i++)\012 {\012  int _51 = _A_extent_0 >> 4;\012  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _51; _unloader_s0_j++)\012  {\012   for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 16; _unloader_s0_ii++)\012   {\012    _cga__1 __52 = read_channel_intel(_uZ_unloader_channel);\012    _uZ_unloader_channel_array = __52;\012    (void)__52;\012    for (int _unloader_s0_jj = 0; _unloader_s0_jj < 0 + 16; _unloader_s0_jj++)\012    {\012     float __53 = _uZ_unloader_channel_array.s[_unloader_s0_jj];\012     int _54 = _addr_temp;\012     _unloader_mem_channel[_54] = __53;\012     int _55 = _addr_temp;\012     int _56 = _55 + 1;\012     _addr_temp = _56;\012    } // for _unloader_s0_jj\012   } // for _unloader_s0_ii\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
