{"children":[{"children":[{"data":[8,7,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"90"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":90}]],"name":"SDFgraph.cpp:90 > _task.h:136 > \n_task.h:113 > _task.h:74 > \n_task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":90}]],"name":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp:90","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"91"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":91}]],"name":"SDFgraph.cpp:91 > _task.h:136 > \n_task.h:113 > _task.h:74 > \n_task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":91}]],"name":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp:91","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"92"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":92}]],"name":"SDFgraph.cpp:92 > _task.h:136 > \n_task.h:113 > _task.h:74 > \n_task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":92}]],"name":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"89"}]],"name":"Stream Read","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":89}]],"name":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"94"}]],"name":"Non-Blocking Stream Write","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":94}]],"name":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp:94","replace_name":"true","type":"resource"}],"compute_units":1,"data":[23,13,0,0,0],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"SDF_HLS_component","total_kernel_resources":[23,13,0,0,0],"total_percent":[0.0241996,0.0209908,0.00593217,0,0],"type":"function"},{"children":[{"data":[84,57,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Stream 's1'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Stream 's3'","type":"resource"},{"data":[10,18,0,0,1],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 8 elements.","type":"text"},{"text":"32b wide with 8 elements.","type":"brief"}],"name":"Stream 's4'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"_task.h","line":"104"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"_task.h:104","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[22,42,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[22,42,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[20,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"84"}]],"name":"Stream Read","type":"resource"}],"data":[20,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":84},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":67}]],"name":"_task.h:106 > SDFgraph.cpp:84 > \nSDFgraph.cpp:67 > _stream.h:845","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[23,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"84"}]],"name":"Stream Read","type":"resource"}],"data":[23,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":84},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":68}]],"name":"_task.h:106 > SDFgraph.cpp:84 > \nSDFgraph.cpp:68 > _stream.h:845","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"84"}]],"name":"Stream Read","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":84},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":69}]],"name":"_task.h:106 > SDFgraph.cpp:84 > \nSDFgraph.cpp:69 > _stream.h:845","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"84"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":84},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":70}]],"name":"_task.h:106 > SDFgraph.cpp:84 > \nSDFgraph.cpp:70 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"84"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":84},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":71}]],"name":"_task.h:106 > SDFgraph.cpp:84 > \nSDFgraph.cpp:71 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[51,70,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":84}]],"name":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp:84","replace_name":"true","type":"resource"}],"compute_units":1,"data":[168,187,0,0,1],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"ihc","total_kernel_resources":[168,187,0,0,1],"total_percent":[0.238333,0.171577,0.085332,0,0],"type":"function"},{"children":[{"data":[60,56,0,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Stream 's2'","type":"resource"},{"data":[10,18,0,0,1],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 8 elements.","type":"text"},{"text":"32b wide with 8 elements.","type":"brief"}],"name":"Stream 's3'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"_task.h","line":"104"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"_task.h:104","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[5,11,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[5,11,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[20,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"80"}]],"name":"Stream Read","type":"resource"}],"data":[20,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":80},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":59}]],"name":"_task.h:106 > SDFgraph.cpp:80 > \nSDFgraph.cpp:59 > _stream.h:845","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[20,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"80"}]],"name":"Stream Read","type":"resource"}],"data":[20,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":80},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":60}]],"name":"_task.h:106 > SDFgraph.cpp:80 > \nSDFgraph.cpp:60 > _stream.h:845","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[20,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"80"}]],"name":"Stream Read","type":"resource"}],"data":[20,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":80},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":61}]],"name":"_task.h:106 > SDFgraph.cpp:80 > \nSDFgraph.cpp:61 > _stream.h:845","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[23,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"80"}]],"name":"Stream Read","type":"resource"}],"data":[23,33,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":80},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":62}]],"name":"_task.h:106 > SDFgraph.cpp:80 > \nSDFgraph.cpp:62 > _stream.h:845","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"80"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":80},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":63}]],"name":"_task.h:106 > SDFgraph.cpp:80 > \nSDFgraph.cpp:63 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[86,134,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":80}]],"name":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp:80","replace_name":"true","type":"resource"}],"compute_units":1,"data":[162,219,0,0,2],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"ihc_1","total_kernel_resources":[162,219,0,0,2],"total_percent":[0.265153,0.184354,0.0999343,0,0],"type":"function"},{"children":[{"data":[130,120,0,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[10,18,0,0,1],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 8 elements.","type":"text"},{"text":"32b wide with 8 elements.","type":"brief"}],"name":"Stream 's0'","type":"resource"},{"data":[10,18,0,0,1],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 8 elements.","type":"text"},{"text":"32b wide with 8 elements.","type":"brief"}],"name":"Stream 's1'","type":"resource"},{"data":[10,18,0,0,1],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 8 elements.","type":"text"},{"text":"32b wide with 8 elements.","type":"brief"}],"name":"Stream 's2'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"data":[31,240,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 7 due to a loop initiation interval of 7.","type":"text"}],"text":"1 register of width 32 bits and depth 7","type":"text"},{"text":"Register,\n1 reg, 32 width by 7 depth","type":"brief"}],"name":"Variable: \n - 'cnt' (SDFgraph.cpp:20)","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"_task.h","line":"104"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"_task.h:104","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[57,163,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[73,163,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":21}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:21","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":24}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:24 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":25}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:25 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":26}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:26 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":28}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:28 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":29}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:29 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":30}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:30 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":35}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:35","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Read","type":"resource"}],"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":38}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:38 > _stream.h:845","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":40}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:40 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":41}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:41 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":42}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:42 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"32-bit Select","type":"resource"}],"data":[17,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":46}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:46","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Read","type":"resource"}],"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":47}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:47 > _stream.h:845","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":49}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:49 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":50}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:50 > _stream.h:853","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":"76"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76},{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":51}]],"name":"_task.h:106 > SDFgraph.cpp:76 > \nSDFgraph.cpp:51 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[69,19,0,0,0],"debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp","line":76}]],"name":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp:76","replace_name":"true","type":"resource"}],"compute_units":1,"data":[334,596,0,0,5],"debug":[[{"filename":"SDFgraph.cpp","line":20}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"ihc_2","total_kernel_resources":[334,596,0,0,5],"total_percent":[0.632669,0.396087,0.271967,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[687,1015,0,0,8],"debug_enabled":"true","max_resources":[109572,219144,514,112,5478],"name":"System","total":[687,1015,0,0,8],"total_percent":[1.16035,0.773008,0.463166,0,0],"type":"module"}