<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml calc_project_top.twx calc_project_top.ncd -o
calc_project_top.twr calc_project_top.pcf

</twCmdLine><twDesign>calc_project_top.ncd</twDesign><twDesignPath>calc_project_top.ncd</twDesignPath><twPCF>calc_project_top.pcf</twPCF><twPcfPath>calc_project_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.19 2011-06-20</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>98606952</twItemCnt><twErrCntSetup>21</twErrCntSetup><twErrCntEndPt>21</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5299</twEndPtCnt><twPathErrCnt>97934931</twPathErrCnt><twMinPer>17.724</twMinPer></twConstHead><twPathRptBanner iPaths="6044514" iCriticalPaths="6044367" sType="EndPoint">Paths for end point core_uut/div_uut/Ready (SLICE_X29Y16.C5), 6044514 paths
</twPathRptBanner><twPathRpt anchorID="5"><twConstPath anchorID="6" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.724</twSlack><twSrc BELType="FF">core_uut/div_uut/input_B_3_1</twSrc><twDest BELType="FF">core_uut/div_uut/Ready</twDest><twTotPathDel>17.701</twTotPathDel><twClkSkew dest = "0.364" src = "0.352">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_uut/div_uut/input_B_3_1</twSrc><twDest BELType='FF'>core_uut/div_uut/Ready</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X23Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp><twBEL>core_uut/div_uut/input_B_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_B_2_2</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;1</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>N308</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>core_uut/div_uut/input_B_0_3</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>N490</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N292</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>N293</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N439</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>N439</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N125</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_486_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>N469</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N245</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/data_out&lt;0&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P7</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">4.560</twDelInfo><twComp>core_uut/div_uut/Maddsub_n0095</twComp><twBEL>core_uut/div_uut/Maddsub_n0095</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y15.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>core_uut/div_uut/_n0152&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/state[6]_GND_10_o_Select_53_o4</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>core_uut/div_uut/state[6]_GND_10_o_Select_53_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>core_uut/div_uut/Ready</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o5</twBEL><twBEL>core_uut/div_uut/Ready</twBEL></twPathDel><twLogDel>8.764</twLogDel><twRouteDel>8.937</twRouteDel><twTotDel>17.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.710</twSlack><twSrc BELType="FF">core_uut/div_uut/input_B_3_1</twSrc><twDest BELType="FF">core_uut/div_uut/Ready</twDest><twTotPathDel>17.687</twTotPathDel><twClkSkew dest = "0.364" src = "0.352">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_uut/div_uut/input_B_3_1</twSrc><twDest BELType='FF'>core_uut/div_uut/Ready</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X23Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp><twBEL>core_uut/div_uut/input_B_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_B_2_2</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;1</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>N308</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>core_uut/div_uut/input_B_0_3</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>N490</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N292</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>N293</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N439</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>N439</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N125</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y12.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT&lt;7&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y12.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_486_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>N469</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N245</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/data_out&lt;0&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P7</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">4.560</twDelInfo><twComp>core_uut/div_uut/Maddsub_n0095</twComp><twBEL>core_uut/div_uut/Maddsub_n0095</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y15.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>core_uut/div_uut/_n0152&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/state[6]_GND_10_o_Select_53_o4</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>core_uut/div_uut/state[6]_GND_10_o_Select_53_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>core_uut/div_uut/Ready</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o5</twBEL><twBEL>core_uut/div_uut/Ready</twBEL></twPathDel><twLogDel>8.771</twLogDel><twRouteDel>8.916</twRouteDel><twTotDel>17.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.669</twSlack><twSrc BELType="FF">core_uut/div_uut/input_B_3_1</twSrc><twDest BELType="FF">core_uut/div_uut/Ready</twDest><twTotPathDel>17.646</twTotPathDel><twClkSkew dest = "0.364" src = "0.352">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_uut/div_uut/input_B_3_1</twSrc><twDest BELType='FF'>core_uut/div_uut/Ready</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X23Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp><twBEL>core_uut/div_uut/input_B_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_B_2_2</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;1</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>N308</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>core_uut/div_uut/input_B_0_3</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>N490</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N292</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>N293</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N439</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>N439</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N125</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y12.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT&lt;7&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N472</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N471</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N379</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>N247</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N379</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>N379</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/data_out&lt;0&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P7</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">4.560</twDelInfo><twComp>core_uut/div_uut/Maddsub_n0095</twComp><twBEL>core_uut/div_uut/Maddsub_n0095</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y15.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>core_uut/div_uut/_n0152&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/state[6]_GND_10_o_Select_53_o4</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>core_uut/div_uut/state[6]_GND_10_o_Select_53_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>core_uut/div_uut/Ready</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o5</twBEL><twBEL>core_uut/div_uut/Ready</twBEL></twPathDel><twLogDel>8.768</twLogDel><twRouteDel>8.878</twRouteDel><twTotDel>17.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10074191" iCriticalPaths="10073895" sType="EndPoint">Paths for end point core_uut/div_uut/Ready (SLICE_X29Y16.C6), 10074191 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.474</twSlack><twSrc BELType="FF">core_uut/div_uut/input_B_3_1</twSrc><twDest BELType="FF">core_uut/div_uut/Ready</twDest><twTotPathDel>17.451</twTotPathDel><twClkSkew dest = "0.364" src = "0.352">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_uut/div_uut/input_B_3_1</twSrc><twDest BELType='FF'>core_uut/div_uut/Ready</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X23Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp><twBEL>core_uut/div_uut/input_B_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_B_2_2</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;1</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>N308</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>core_uut/div_uut/input_B_0_3</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>N490</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N292</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>N293</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N439</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>N439</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N125</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_486_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>N469</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N245</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/data_out&lt;0&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P1</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">4.560</twDelInfo><twComp>core_uut/div_uut/Maddsub_n0095</twComp><twBEL>core_uut/div_uut/Maddsub_n0095</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>core_uut/div_uut/_n0152&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/Ready</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core_uut/div_uut/state[6]_GND_10_o_Select_53_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>core_uut/div_uut/Ready</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o5</twBEL><twBEL>core_uut/div_uut/Ready</twBEL></twPathDel><twLogDel>8.764</twLogDel><twRouteDel>8.687</twRouteDel><twTotDel>17.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.460</twSlack><twSrc BELType="FF">core_uut/div_uut/input_B_3_1</twSrc><twDest BELType="FF">core_uut/div_uut/Ready</twDest><twTotPathDel>17.437</twTotPathDel><twClkSkew dest = "0.364" src = "0.352">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_uut/div_uut/input_B_3_1</twSrc><twDest BELType='FF'>core_uut/div_uut/Ready</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X23Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp><twBEL>core_uut/div_uut/input_B_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_B_2_2</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;1</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>N308</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>core_uut/div_uut/input_B_0_3</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>N490</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N292</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>N293</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N439</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>N439</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N125</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y12.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT&lt;7&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y12.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_486_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>N469</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N245</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/data_out&lt;0&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P1</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">4.560</twDelInfo><twComp>core_uut/div_uut/Maddsub_n0095</twComp><twBEL>core_uut/div_uut/Maddsub_n0095</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>core_uut/div_uut/_n0152&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/Ready</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core_uut/div_uut/state[6]_GND_10_o_Select_53_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>core_uut/div_uut/Ready</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o5</twBEL><twBEL>core_uut/div_uut/Ready</twBEL></twPathDel><twLogDel>8.771</twLogDel><twRouteDel>8.666</twRouteDel><twTotDel>17.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.444</twSlack><twSrc BELType="FF">core_uut/div_uut/input_B_3_1</twSrc><twDest BELType="FF">core_uut/div_uut/Ready</twDest><twTotPathDel>17.421</twTotPathDel><twClkSkew dest = "0.364" src = "0.352">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_uut/div_uut/input_B_3_1</twSrc><twDest BELType='FF'>core_uut/div_uut/Ready</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X23Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp><twBEL>core_uut/div_uut/input_B_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>core_uut/div_uut/input_B_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_B_2_2</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y5.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y5.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;1</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>N308</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>core_uut/div_uut/input_B_0_3</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;4&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>N490</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N292</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>N293</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N439</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>N439</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N125</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;2&gt;24</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_486_o</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>N469</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N245</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N378</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>N378</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/data_out&lt;0&gt;</twComp><twBEL>core_uut/div_uut/input_A[7]_input_B[7]_div_12/o&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P2</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">4.560</twDelInfo><twComp>core_uut/div_uut/Maddsub_n0095</twComp><twBEL>core_uut/div_uut/Maddsub_n0095</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>core_uut/div_uut/_n0152&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/div_uut/Ready</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core_uut/div_uut/state[6]_GND_10_o_Select_53_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>core_uut/div_uut/Ready</twComp><twBEL>core_uut/div_uut/state[6]_GND_10_o_Select_53_o5</twBEL><twBEL>core_uut/div_uut/Ready</twBEL></twPathDel><twLogDel>8.764</twLogDel><twRouteDel>8.657</twRouteDel><twTotDel>17.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5582823" iCriticalPaths="5582612" sType="EndPoint">Paths for end point core_uut/prime_uut/isNotPrime (SLICE_X27Y20.A6), 5582823 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.341</twSlack><twSrc BELType="FF">core_uut/prime_uut/input_A_5_1</twSrc><twDest BELType="FF">core_uut/prime_uut/isNotPrime</twDest><twTotPathDel>17.248</twTotPathDel><twClkSkew dest = "0.438" src = "0.496">0.058</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_uut/prime_uut/input_A_5_1</twSrc><twDest BELType='FF'>core_uut/prime_uut/isNotPrime</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X36Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>core_uut/prime_uut/input_A_4_1</twComp><twBEL>core_uut/prime_uut/input_A_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>core_uut/prime_uut/input_A_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N750</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;6&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/prime_uut/input_A_5_4</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;4&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>N312</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>core_uut/prime_uut/i&lt;4&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;4&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>N492</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>core_uut/prime_uut/i_4_1</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;3&gt;11_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>N765</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/a[3]_GND_11_o_MUX_470_o</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.CX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>N347</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_473_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y29.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/a[5]_GND_11_o_MUX_468_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y29.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy&lt;5&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>N559</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_13_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N538</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>N482</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N237</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N237</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>N334</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>core_uut/prime_uut/input_A&lt;1&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.P5</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">4.560</twDelInfo><twComp>core_uut/prime_uut/Maddsub_n0055</twComp><twBEL>core_uut/prime_uut/Maddsub_n0055</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>core_uut/prime_uut/_n0080&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/prime_uut/Ready</twComp><twBEL>core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>core_uut/prime_uut/isNotPrime</twComp><twBEL>core_uut/prime_uut/state[3]_GND_13_o_Select_24_o1</twBEL><twBEL>core_uut/prime_uut/isNotPrime</twBEL></twPathDel><twLogDel>8.409</twLogDel><twRouteDel>8.839</twRouteDel><twTotDel>17.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.276</twSlack><twSrc BELType="FF">core_uut/prime_uut/i_4_1</twSrc><twDest BELType="FF">core_uut/prime_uut/isNotPrime</twDest><twTotPathDel>17.191</twTotPathDel><twClkSkew dest = "0.261" src = "0.311">0.050</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_uut/prime_uut/i_4_1</twSrc><twDest BELType='FF'>core_uut/prime_uut/isNotPrime</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X36Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>core_uut/prime_uut/i_4_1</twComp><twBEL>core_uut/prime_uut/i_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y31.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>core_uut/prime_uut/i_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/prime_uut/i_3_1</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;7&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y32.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;7&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N452</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>core_uut/prime_uut/i&lt;3&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_427_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/a[7]_GND_11_o_MUX_420_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>core_uut/prime_uut/i_4_1</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;3&gt;11_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>N765</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/a[3]_GND_11_o_MUX_470_o</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.CX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>N347</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_473_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y29.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/a[5]_GND_11_o_MUX_468_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y29.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy&lt;5&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>N559</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_13_OUT_Madd_Madd_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_13_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N538</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/a[6]_GND_11_o_MUX_487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>N482</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N237</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028681</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/n0286&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N237</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>N334</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>core_uut/prime_uut/input_A&lt;1&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.P5</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">4.560</twDelInfo><twComp>core_uut/prime_uut/Maddsub_n0055</twComp><twBEL>core_uut/prime_uut/Maddsub_n0055</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>core_uut/prime_uut/_n0080&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/prime_uut/Ready</twComp><twBEL>core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>core_uut/prime_uut/isNotPrime</twComp><twBEL>core_uut/prime_uut/state[3]_GND_13_o_Select_24_o1</twBEL><twBEL>core_uut/prime_uut/isNotPrime</twBEL></twPathDel><twLogDel>8.411</twLogDel><twRouteDel>8.780</twRouteDel><twTotDel>17.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.271</twSlack><twSrc BELType="FF">core_uut/prime_uut/input_A_5_1</twSrc><twDest BELType="FF">core_uut/prime_uut/isNotPrime</twDest><twTotPathDel>17.178</twTotPathDel><twClkSkew dest = "0.438" src = "0.496">0.058</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_uut/prime_uut/input_A_5_1</twSrc><twDest BELType='FF'>core_uut/prime_uut/isNotPrime</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X36Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>core_uut/prime_uut/input_A_4_1</twComp><twBEL>core_uut/prime_uut/input_A_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>core_uut/prime_uut/input_A_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N750</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;6&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/prime_uut/input_A_5_4</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;4&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>N312</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>core_uut/prime_uut/i&lt;4&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;4&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>N492</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N442</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N442</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;2&gt;24_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>N442</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut&lt;4&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;2&gt;24_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>N321</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>core_uut/prime_uut/i&lt;3&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o131_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>N484</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>core_uut/prime_uut/i&lt;3&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_493_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/a[3]_GND_11_o_MUX_490_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>core_uut/prime_uut/input_A&lt;1&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;0&gt;1_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>N382</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N237</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;0&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>N237</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>core_uut/prime_uut/input_A&lt;1&gt;</twComp><twBEL>core_uut/prime_uut/input_A[7]_i[7]_div_4/o&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y5.P5</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">4.560</twDelInfo><twComp>core_uut/prime_uut/Maddsub_n0055</twComp><twBEL>core_uut/prime_uut/Maddsub_n0055</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>core_uut/prime_uut/_n0080&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_uut/prime_uut/Ready</twComp><twBEL>core_uut/prime_uut/state[3]_GND_13_o_Select_26_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>N141</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>core_uut/prime_uut/isNotPrime</twComp><twBEL>core_uut/prime_uut/state[3]_GND_13_o_Select_24_o1</twBEL><twBEL>core_uut/prime_uut/isNotPrime</twBEL></twPathDel><twLogDel>8.249</twLogDel><twRouteDel>8.929</twRouteDel><twTotDel>17.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_uut/mult_uut/input_B_0 (SLICE_X28Y26.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">core_uut/mult_uut/input_B_0</twSrc><twDest BELType="FF">core_uut/mult_uut/input_B_0</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core_uut/mult_uut/input_B_0</twSrc><twDest BELType='FF'>core_uut/mult_uut/input_B_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>core_uut/mult_uut/input_B&lt;3&gt;</twComp><twBEL>core_uut/mult_uut/input_B_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>core_uut/mult_uut/input_B&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>core_uut/mult_uut/input_B&lt;3&gt;</twComp><twBEL>core_uut/mult_uut/state[4]_GND_7_o_select_19_OUT&lt;0&gt;1</twBEL><twBEL>core_uut/mult_uut/input_B_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>95.8</twPctLog><twPctRoute>4.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_uut/mult_uut/textOut_113 (SLICE_X20Y25.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">core_uut/mult_uut/data_out_8</twSrc><twDest BELType="FF">core_uut/mult_uut/textOut_113</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core_uut/mult_uut/data_out_8</twSrc><twDest BELType='FF'>core_uut/mult_uut/textOut_113</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>core_uut/mult_uut/data_out&lt;11&gt;</twComp><twBEL>core_uut/mult_uut/data_out_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>core_uut/mult_uut/data_out&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>core_uut/mult_uut/textOut&lt;116&gt;</twComp><twBEL>core_uut/mult_uut/state[4]_GND_7_o_select_17_OUT&lt;144&gt;1</twBEL><twBEL>core_uut/mult_uut/textOut_113</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_uut/gcd_uut/i_26 (SLICE_X4Y15.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">core_uut/gcd_uut/i_26</twSrc><twDest BELType="FF">core_uut/gcd_uut/i_26</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core_uut/gcd_uut/i_26</twSrc><twDest BELType='FF'>core_uut/gcd_uut/i_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>core_uut/gcd_uut/i&lt;26&gt;</twComp><twBEL>core_uut/gcd_uut/i_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y15.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>core_uut/gcd_uut/i&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>core_uut/gcd_uut/i&lt;26&gt;</twComp><twBEL>core_uut/gcd_uut/state[5]_GND_15_o_select_66_OUT&lt;26&gt;</twBEL><twBEL>core_uut/gcd_uut/i_26</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="BUFGP1/BUFG/I0" logResource="BUFGP1/BUFG/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="BUFGP1/IBUFG"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="core_uut/sqrt_uut/state_FSM_FFd4/CLK" logResource="core_uut/sqrt_uut/state_FSM_FFd4/CK" locationPin="SLICE_X28Y39.CLK" clockNet="board_clk"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Trpw" slack="9.570" period="10.000" constraintValue="5.000" deviceLimit="0.215" physResource="core_uut/sqrt_uut/state_FSM_FFd4/SR" logResource="core_uut/sqrt_uut/state_FSM_FFd4/SR" locationPin="SLICE_X28Y39.SR" clockNet="core_uut/state_FSM_FFd8"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="33">1</twUnmetConstCnt><twDataSheet anchorID="34" twNameLen="15"><twClk2SUList anchorID="35" twDestWidth="7"><twDest>ClkPort</twDest><twClk2SU><twSrc>ClkPort</twSrc><twRiseRise>17.724</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="36"><twErrCnt>21</twErrCnt><twScore>128736</twScore><twSetupScore>128736</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>98606952</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>9715</twConnCnt></twConstCov><twStats anchorID="37"><twMinPer>17.724</twMinPer><twFootnote number="1" /><twMaxFreq>56.421</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 06 11:45:50 2012 </twTimestamp></twFoot><twClientInfo anchorID="38"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 268 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
