
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035093                       # Number of seconds simulated
sim_ticks                                 35093101623                       # Number of ticks simulated
final_tick                               563141562294                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 292948                       # Simulator instruction rate (inst/s)
host_op_rate                                   370255                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3119712                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901660                       # Number of bytes of host memory used
host_seconds                                 11248.83                       # Real time elapsed on the host
sim_insts                                  3295325057                       # Number of instructions simulated
sim_ops                                    4164938092                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       706944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1092992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1671936                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3476736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1769856                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1769856                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5523                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8539                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13062                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27162                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13827                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13827                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20144814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31145494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     47642868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99071779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47417                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             138603                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50433160                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50433160                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50433160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20144814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31145494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     47642868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149504939                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84156120                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31122575                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25371517                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2079014                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13044830                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12153972                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3352782                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91809                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31124256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170965605                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31122575                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15506754                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37978318                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11054874                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5165775                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15364669                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1008657                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83218657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45240339     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2513551      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4699396      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4665394      5.61%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2907118      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2302531      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445255      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1362786      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18082287     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83218657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369820                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.031529                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32455060                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5107035                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36481541                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224994                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8950019                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5265535                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205165701                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8950019                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34812961                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         988215                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       891241                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34303831                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3272382                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197847532                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1359210                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002900                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277773384                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    923031295                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    923031295                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       106068815                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9114273                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18324595                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116972                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3060036                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186482810                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148494500                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290456                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63117546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    193117635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83218657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784390                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898362                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28424186     34.16%     34.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18149040     21.81%     55.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11895919     14.29%     70.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7854620      9.44%     79.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8283883      9.95%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3997943      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3161299      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717415      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734352      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83218657                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924863     72.29%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        179115     14.00%     86.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175430     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124216898     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994570      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14351221      9.66%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7914905      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148494500                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.764512                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279408                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008616                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381777521                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249634496                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145097905                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149773908                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463322                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7131160                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1849                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258091                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8950019                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         513363                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89166                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186516627                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18324595                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349133                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1295087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1161049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2456136                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146519643                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13695087                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1974857                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21418739                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20777489                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7723652                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.741046                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145139364                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145097905                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92483414                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265451322                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.724152                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348401                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63387691                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2104133                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74268638                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.657892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28060939     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20865092     28.09%     65.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8670512     11.67%     77.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4319978      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4308492      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1732574      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1743318      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935244      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3632489      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74268638                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3632489                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257153256                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381990010                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 937463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841561                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841561                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188268                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188268                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658170654                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201550889                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188421778                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84156120                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30785759                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25056413                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2057169                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13138907                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12142290                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3169870                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90753                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34038950                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168165749                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30785759                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15312160                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35341779                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10553957                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5201462                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16638918                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83044066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47702287     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1907962      2.30%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2491088      3.00%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3741993      4.51%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3636473      4.38%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2763272      3.33%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1646887      1.98%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2461141      2.96%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16692963     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83044066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365817                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998259                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35163747                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5083887                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34068426                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       266402                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8461603                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5212003                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201198476                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8461603                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37028972                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1025746                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1341664                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32426036                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2760039                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195342403                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          799                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1195160                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       865011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           90                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272179551                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    909779583                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    909779583                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169278649                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102900869                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41333                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23326                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7796983                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18108233                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9596282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       186061                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2881249                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181562841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146285028                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       273134                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59018119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179427470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6266                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83044066                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761535                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899215                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28774363     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18281143     22.01%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11725375     14.12%     70.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8085349      9.74%     80.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7560142      9.10%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4019875      4.84%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2969158      3.58%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       887091      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       741570      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83044066                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         719635     69.02%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        148091     14.20%     83.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174967     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121711258     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2066877      1.41%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16525      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14441203      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8049165      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146285028                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738258                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1042698                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007128                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    376929948                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    240621102                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142176295                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147327726                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       495842                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6937397                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          860                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2436051                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          161                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8461603                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         601820                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97903                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181602162                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1243349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18108233                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9596282                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22792                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74278                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          860                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1259565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2417890                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143482158                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13593581                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2802864                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21459583                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20096087                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7866002                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704952                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142213988                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142176295                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91348741                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256519861                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689435                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356108                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99138841                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121845816                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59756576                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2091106                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74582463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633706                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155643                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28651734     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21467547     28.78%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7926029     10.63%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4532716      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3776053      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1822403      2.44%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1872053      2.51%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       791906      1.06%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3742022      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74582463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99138841                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121845816                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18331064                       # Number of memory references committed
system.switch_cpus1.commit.loads             11170833                       # Number of loads committed
system.switch_cpus1.commit.membars              16526                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17475372                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109827656                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2486181                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3742022                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252442833                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          371670832                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1112054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99138841                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121845816                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99138841                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848871                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848871                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178035                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178035                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       645694319                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196354795                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185833138                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33052                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84156120                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30647187                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25143031                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1995045                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12985820                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11963142                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3124144                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86333                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31677329                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168409463                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30647187                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15087286                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36193733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10688438                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6468780                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15495380                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       796780                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83001189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46807456     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3610500      4.35%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3163728      3.81%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3404995      4.10%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2983427      3.59%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1555328      1.87%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1017994      1.23%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2681713      3.23%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17776048     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83001189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364171                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.001155                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33318993                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6056259                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34433565                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       537414                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8654954                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5018351                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6418                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     199726563                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50572                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8654954                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34972437                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2609607                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       785240                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33286706                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2692242                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     192949054                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        12165                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1679543                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       742137                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           15                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    268009994                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    899788195                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    899788195                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166428135                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101581837                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33478                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17627                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7162009                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19007298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9911475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       239927                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3272496                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181895679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33466                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146170782                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       277586                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60325599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    184372632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83001189                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761069                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.908686                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29373702     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17623238     21.23%     56.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11893299     14.33%     70.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7556020      9.10%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7437492      8.96%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4389423      5.29%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3346264      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       735789      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       645962      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83001189                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1072649     70.17%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            38      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        200640     13.12%     83.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       255416     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120263072     82.28%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1996722      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15851      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15567465     10.65%     94.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8327672      5.70%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146170782                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.736900                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1528743                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010459                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    377149081                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    242255782                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142075665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147699525                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       260204                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6937862                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          555                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1061                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2261006                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          566                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8654954                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1863286                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       160646                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181929145                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       318548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19007298                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9911475                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17614                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        116728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7575                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1061                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1220294                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1115972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2336266                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143628581                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14631306                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2542200                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22725019                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20358269                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8093713                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706692                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142221227                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142075665                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92694968                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        258933242                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.688239                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.357988                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98899541                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121077511                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60855123                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2019969                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74346235                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628563                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172205                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29532017     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20227120     27.21%     66.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8283230     11.14%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4242844      5.71%     83.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3651191      4.91%     88.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1793314      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1974858      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       998371      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3643290      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74346235                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98899541                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121077511                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19719902                       # Number of memory references committed
system.switch_cpus2.commit.loads             12069433                       # Number of loads committed
system.switch_cpus2.commit.membars              15852                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17381933                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108936946                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2387550                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3643290                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           252635579                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          372528261                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1154931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98899541                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121077511                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98899541                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850925                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850925                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.175191                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.175191                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648481273                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194902463                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187306307                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31704                       # number of misc regfile writes
system.l2.replacements                          27163                       # number of replacements
system.l2.tagsinuse                      32767.991928                       # Cycle average of tags in use
system.l2.total_refs                          1717884                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59931                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.664364                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1003.439640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.549495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2563.130550                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.651427                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3948.856446                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.049380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6257.423236                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4688.908813                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6113.566260                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8160.416680                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030623                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000352                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.078221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000356                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.120510                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.190961                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.143094                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.186571                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.249036                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33327                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43252                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        81666                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  158245                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57396                       # number of Writeback hits
system.l2.Writeback_hits::total                 57396                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43252                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        81666                       # number of demand (read+write) hits
system.l2.demand_hits::total                   158245                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33327                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43252                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        81666                       # number of overall hits
system.l2.overall_hits::total                  158245                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5523                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8538                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13062                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27161                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8539                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13062                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27162                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5523                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8539                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13062                       # number of overall misses
system.l2.overall_misses::total                 27162                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       630692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    308908524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       607514                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    446953263                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       493333                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    709724710                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1467318036                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        26586                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         26586                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       630692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    308908524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       607514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    446979849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       493333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    709724710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1467344622                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       630692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    308908524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       607514                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    446979849                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       493333                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    709724710                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1467344622                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        94728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              185406                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57396                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57396                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38850                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51791                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        94728                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               185407                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38850                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51791                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        94728                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              185407                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.142162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.164858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.137890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.146495                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.142162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.164874                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.137890                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146499                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.142162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.164874                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.137890                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146499                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45049.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55931.291689                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46731.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52348.707309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44848.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54335.071964                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54022.975443                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        26586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        26586                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45049.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55931.291689                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46731.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52345.690245                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44848.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54335.071964                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54021.965319                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45049.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55931.291689                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46731.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52345.690245                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44848.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54335.071964                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54021.965319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13827                       # number of writebacks
system.l2.writebacks::total                     13827                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5523                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13062                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27161                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27162                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       551499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    277054548                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       533527                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    397301033                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       428015                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    634583532                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1310452154                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        20381                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        20381                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       551499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    277054548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       533527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    397321414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       428015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    634583532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1310472535                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       551499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    277054548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       533527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    397321414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       428015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    634583532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1310472535                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.142162                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.164858                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.137890                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.146495                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.142162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.164874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.137890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146499                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.142162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.164874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.137890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146499                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39392.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50163.778381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41040.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46533.266924                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38910.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48582.417088                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48247.566511                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        20381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        20381                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39392.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50163.778381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41040.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46530.204239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38910.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48582.417088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48246.540571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39392.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50163.778381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41040.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46530.204239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38910.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48582.417088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48246.540571                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996368                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015372302                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193028.730022                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996368                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15364653                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15364653                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15364653                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15364653                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15364653                       # number of overall hits
system.cpu0.icache.overall_hits::total       15364653                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       837832                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       837832                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       837832                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       837832                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       837832                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       837832                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15364669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15364669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15364669                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15364669                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15364669                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15364669                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52364.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52364.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52364.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52364.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52364.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52364.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       686983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       686983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       686983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       686983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       686983                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       686983                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49070.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49070.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49070.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49070.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49070.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49070.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38850                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169188846                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39106                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.416560                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597619                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402381                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904678                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095322                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10446970                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10446970                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17504747                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17504747                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17504747                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17504747                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101607                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101607                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101607                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101607                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101607                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101607                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3272877234                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3272877234                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3272877234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3272877234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3272877234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3272877234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10548577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10548577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17606354                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17606354                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17606354                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17606354                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009632                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009632                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005771                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005771                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005771                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005771                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32211.139331                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32211.139331                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32211.139331                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32211.139331                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32211.139331                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32211.139331                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10440                       # number of writebacks
system.cpu0.dcache.writebacks::total            10440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62757                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62757                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62757                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62757                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38850                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38850                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38850                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38850                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    568242406                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    568242406                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    568242406                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    568242406                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    568242406                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    568242406                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14626.574157                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14626.574157                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14626.574157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14626.574157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14626.574157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14626.574157                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997189                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016904287                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050210.256048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997189                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16638900                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16638900                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16638900                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16638900                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16638900                       # number of overall hits
system.cpu1.icache.overall_hits::total       16638900                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1005057                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1005057                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1005057                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1005057                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1005057                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1005057                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16638918                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16638918                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16638918                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16638918                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16638918                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16638918                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55836.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55836.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55836.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55836.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55836.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55836.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       692194                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       692194                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       692194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       692194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       692194                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       692194                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53245.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53245.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53245.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53245.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53245.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53245.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51791                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173512184                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52047                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3333.759563                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.302662                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.697338                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911339                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088661                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10342052                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10342052                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7123240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7123240                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17477                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17477                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16526                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17465292                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17465292                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17465292                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17465292                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       131936                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       131936                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2938                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2938                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134874                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134874                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134874                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134874                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4330281521                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4330281521                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    167967953                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    167967953                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4498249474                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4498249474                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4498249474                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4498249474                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10473988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10473988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7126178                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7126178                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16526                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16526                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17600166                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17600166                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17600166                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17600166                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012597                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012597                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007663                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007663                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007663                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007663                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32821.076287                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32821.076287                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 57170.848536                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57170.848536                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33351.494536                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33351.494536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33351.494536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33351.494536                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       633657                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 39603.562500                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24388                       # number of writebacks
system.cpu1.dcache.writebacks::total            24388                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80146                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80146                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2937                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2937                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83083                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83083                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51790                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51790                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51791                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51791                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51791                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51791                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    852253669                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    852253669                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        27586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        27586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    852281255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    852281255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    852281255                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    852281255                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16455.950357                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16455.950357                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        27586                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        27586                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16456.165260                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16456.165260                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16456.165260                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16456.165260                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.996400                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012531931                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1837626.009074                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.996400                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017622                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15495368                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15495368                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15495368                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15495368                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15495368                       # number of overall hits
system.cpu2.icache.overall_hits::total       15495368                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       602961                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       602961                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       602961                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       602961                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       602961                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       602961                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15495380                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15495380                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15495380                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15495380                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15495380                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15495380                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50246.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50246.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50246.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50246.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50246.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50246.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       504333                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       504333                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       504333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       504333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       504333                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       504333                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45848.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45848.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45848.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45848.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45848.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45848.454545                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 94728                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191197950                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 94984                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2012.949023                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.878411                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.121589                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917494                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082506                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11501039                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11501039                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7618626                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7618626                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16841                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16841                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15852                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15852                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19119665                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19119665                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19119665                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19119665                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       353094                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       353094                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           40                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       353134                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        353134                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       353134                       # number of overall misses
system.cpu2.dcache.overall_misses::total       353134                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9885223151                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9885223151                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1491878                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1491878                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9886715029                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9886715029                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9886715029                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9886715029                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11854133                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11854133                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7618666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7618666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15852                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15852                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19472799                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19472799                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19472799                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19472799                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029787                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029787                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000005                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018135                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018135                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018135                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018135                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27996.009989                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27996.009989                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37296.950000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37296.950000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27997.063520                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27997.063520                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27997.063520                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27997.063520                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22568                       # number of writebacks
system.cpu2.dcache.writebacks::total            22568                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       258366                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       258366                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       258406                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       258406                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       258406                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       258406                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        94728                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94728                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        94728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        94728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        94728                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        94728                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1498034162                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1498034162                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1498034162                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1498034162                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1498034162                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1498034162                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004865                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004865                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004865                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004865                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15814.058800                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15814.058800                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15814.058800                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15814.058800                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15814.058800                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15814.058800                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
