
*** Running vivado
    with args -log memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Nov 11 12:37:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source memory.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/Sol/Digital-System-Design-II/memoryStage/memoryStage.srcs/utils_1/imports/synth_1/memory.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/Sol/Digital-System-Design-II/memoryStage/memoryStage.srcs/utils_1/imports/synth_1/memory.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top memory -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53858
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1940.434 ; gain = 413.750 ; free physical = 932 ; free virtual = 15170
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memory' [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/memory.vhd:47]
INFO: [Synth 8-638] synthesizing module 'dataMemory' [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/dataMemory.vhd:41]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_SPACE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataMemory' (0#1) [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/dataMemory.vhd:41]
INFO: [Synth 8-638] synthesizing module 'SevenSegController' [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-3491] module 'BCDSevenSegConverter' declared at '/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/bcd_seven_seg_converter.vhd:6' bound to instance 'BCDSevenSegConverter_0' of component 'BCDSevenSegConverter' [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/seven_seg_controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'BCDSevenSegConverter' [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/bcd_seven_seg_converter.vhd:12]
INFO: [Synth 8-226] default block is never used [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/bcd_seven_seg_converter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'BCDSevenSegConverter' (0#1) [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/bcd_seven_seg_converter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SevenSegController' (0#1) [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'memory' (0#1) [/home/Sol/Digital-System-Design-II/memory/memory.srcs/sources_1/new/memory.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2014.371 ; gain = 487.688 ; free physical = 831 ; free virtual = 15072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2029.215 ; gain = 502.531 ; free physical = 833 ; free virtual = 15072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2029.215 ; gain = 502.531 ; free physical = 833 ; free virtual = 15072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2046.129 ; gain = 519.445 ; free physical = 803 ; free virtual = 15043
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2158.137 ; gain = 631.453 ; free physical = 678 ; free virtual = 14921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------+-----------+----------------------+------------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------+-----------+----------------------+------------------+
|memory      | data_mem/mips_mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+-----------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2158.137 ; gain = 631.453 ; free physical = 678 ; free virtual = 14921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------+-----------+----------------------+------------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------+-----------+----------------------+------------------+
|memory      | data_mem/mips_mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+-----------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2174.152 ; gain = 647.469 ; free physical = 662 ; free virtual = 14906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.965 ; gain = 792.281 ; free physical = 541 ; free virtual = 14785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.965 ; gain = 792.281 ; free physical = 541 ; free virtual = 14785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.965 ; gain = 792.281 ; free physical = 541 ; free virtual = 14785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.965 ; gain = 792.281 ; free physical = 541 ; free virtual = 14785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.965 ; gain = 792.281 ; free physical = 541 ; free virtual = 14785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.965 ; gain = 792.281 ; free physical = 541 ; free virtual = 14785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     5|
|2     |LUT1      |     1|
|3     |LUT2      |     5|
|4     |LUT3      |     4|
|5     |LUT4      |     9|
|6     |LUT6      |    55|
|7     |RAM256X1S |   128|
|8     |FDCE      |    20|
|9     |FDRE      |    48|
+------+----------+------+

Report Instance Areas: 
+------+-----------+-------------------+------+
|      |Instance   |Module             |Cells |
+------+-----------+-------------------+------+
|1     |top        |                   |   275|
|2     |  data_mem |dataMemory         |   245|
|3     |  sevenSeg |SevenSegController |    30|
+------+-----------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.965 ; gain = 792.281 ; free physical = 541 ; free virtual = 14785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.965 ; gain = 792.281 ; free physical = 541 ; free virtual = 14784
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2318.973 ; gain = 792.281 ; free physical = 541 ; free virtual = 14784
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.840 ; gain = 0.000 ; free physical = 694 ; free virtual = 14937
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.391 ; gain = 0.000 ; free physical = 614 ; free virtual = 14858
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

Synth Design complete | Checksum: b69129a0
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2474.426 ; gain = 947.742 ; free physical = 614 ; free virtual = 14858
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1668.235; main = 1668.235; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2474.395; main = 2474.395; forked = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.355 ; gain = 0.000 ; free physical = 443 ; free virtual = 14687
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/memoryStage/memoryStage.runs/synth_1/memory.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file memory_utilization_synth.rpt -pb memory_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 12:38:15 2025...
