SkvelÃ©! Tu je ukÃ¡Å¾ka, **ako naÄÃ­taÅ¥ VGA pixely z RAM** tak, aby boli sprÃ¡vne **synchronizovanÃ© s `DE`** (display enable).

---

## ðŸŽ¯ CieÄ¾:

* MÃ¡me rÃ¡mikovÃº pamÃ¤Å¥ (napr. BRAM) s pixelmi (napr. 640Ã—480)
* Chceme, aby v Äase, keÄ `DE=1`, bol na vÃ½stupe platnÃ½ pixel `rgb_out`
* PamÃ¤Å¥ mÃ¡ 1-cyklovÃº latenciu â‡’ musÃ­me adresovaÅ¥ s predstihom

---

## ðŸ§± ArchitektÃºra

### PamÃ¤Å¥:

* JednoportovÃ¡ RAM
* AdresovanÃ¡ lineÃ¡rne (`addr = y * WIDTH + x`)

### ÄŒasovanie:

* SignÃ¡ly `h_counter`, `v_counter` urÄujÃº pozÃ­ciu
* `de` (display enable) indikuje platnÃ½ pixel

---

## âœ… PrincÃ­p synchronizÃ¡cie

Aby sme mali **RGB dÃ¡ta pripravenÃ©** v cykle, keÄ `DE = 1`, musÃ­me:

1. GenerovaÅ¥ adresu **o 1 cyklus skÃ´r**
2. ZachovaÅ¥ `de` a `rgb_valid` v sÃºlade

---

## ðŸ”§ KÃ³d: VGA pixel fetch z RAM

```systemverilog
module vga_pixel_fetch #(
  parameter H_SYNC   = 96,
  parameter H_BP     = 48,
  parameter H_ACTIVE = 640,
  parameter H_FP     = 16,
  parameter V_SYNC   = 2,
  parameter V_BP     = 33,
  parameter V_ACTIVE = 480,
  parameter V_FP     = 10
)(
  input  logic clk,
  input  logic rstn,

  input  logic [$clog2(H_SYNC+H_BP+H_ACTIVE+H_FP)-1:0] h_counter,
  input  logic [$clog2(V_SYNC+V_BP+V_ACTIVE+V_FP)-1:0] v_counter,

  output logic [7:0] rgb_r,
  output logic [7:0] rgb_g,
  output logic [7:0] rgb_b,
  output logic       de_out
);

  // InternÃ© signÃ¡ly
  logic h_active, v_active, de;

  assign h_active = (h_counter >= H_SYNC + H_BP) &&
                    (h_counter <  H_SYNC + H_BP + H_ACTIVE);
  assign v_active = (v_counter >= V_SYNC + V_BP) &&
                    (v_counter <  V_SYNC + V_BP + V_ACTIVE);
  assign de = h_active && v_active;

  // PredpoÄÃ­tanÃ© x/y pozÃ­cie
  logic [9:0] pixel_x, pixel_y;
  assign pixel_x = h_counter - (H_SYNC + H_BP);
  assign pixel_y = v_counter - (V_SYNC + V_BP);

  // RAM adresa o 1 cyklus skÃ´r
  logic [18:0] fetch_addr;
  assign fetch_addr = pixel_y * H_ACTIVE + pixel_x;

  logic [23:0] rgb_data;  // R[23:16], G[15:8], B[7:0]
  logic        de_d;

  // --- Video RAM (demo len ako register array) ---
  logic [23:0] framebuffer [0:H_ACTIVE*V_ACTIVE-1];

  initial begin
    // demo: modrÃ¡ obrazovka
    for (int i = 0; i < H_ACTIVE*V_ACTIVE; i++) begin
      framebuffer[i] = {8'h00, 8'h00, 8'hFF}; // RGB = 0,0,255
    end
  end

  // --- Pipeline 1 cyklus: ÄÃ­tanie a DE oneskorenie ---
  always_ff @(posedge clk) begin
    if (de) begin
      rgb_data <= framebuffer[fetch_addr];
    end else begin
      rgb_data <= 24'h0;
    end

    de_d <= de;  // oneskorenÃ½ DE
  end

  // VÃ½stupy
  assign rgb_r = rgb_data[23:16];
  assign rgb_g = rgb_data[15:8];
  assign rgb_b = rgb_data[7:0];
  assign de_out = de_d;

endmodule
```

---

## ðŸ§ª SimulÃ¡cia/Overenie

* Simuluj `h_counter`, `v_counter`, a sleduj, Å¾e `rgb_out` je platnÃ½ **presne poÄas `de_out = 1`**
* Pridaj `$display` alebo `gtkwave` na signÃ¡ly `de`, `de_out`, `rgb_data`

---

## ðŸ”š Zhrnutie

âž¡ï¸ Pri VGA vÃ½stupe **je potrebnÃ© synchronizovaÅ¥ len pri pouÅ¾itÃ­ latencie**, ako je BRAM, FIFO, alebo pipeliny.

âž¡ï¸ **NajÄastejÅ¡ie rieÅ¡enie**: generovaÅ¥ adresy o 1 cyklus skÃ´r, a `de` oneskoriÅ¥ cez `de_d`.

---

Ak chceÅ¡, mÃ´Å¾eme spraviÅ¥ aj testbench a zobraziÅ¥ vÃ½stup v GTKWave. ChceÅ¡ pokraÄovaÅ¥ tÃ½m?
