Language File-Name                          IP     Library         File-Path                                                                                                                                       
Verilog, ALU_1.v,                           ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v                                                      
Verilog, six_not_gate.v,                    ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v                     
Verilog, ALU_1_six_not_gate_1_0.v,          ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_six_not_gate_1_0/sim/ALU_1_six_not_gate_1_0.v                  
Verilog, ALU_1_six_not_gate_0_1.v,          ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_six_not_gate_0_1/sim/ALU_1_six_not_gate_0_1.v                  
Verilog, four_2_input_and_gate.v,           ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v   
Verilog, ALU_1_four_2_input_and_gate_0_4.v, ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_4/sim/ALU_1_four_2_input_and_gate_0_4.v
Verilog, mux_8_to_1.v,                      ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v                         
Verilog, ALU_1_mux_8_to_1_0_1.v,            ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_mux_8_to_1_0_1/sim/ALU_1_mux_8_to_1_0_1.v                      
Verilog, ALU_1_four_2_input_and_gate_0_2.v, ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_2/sim/ALU_1_four_2_input_and_gate_0_2.v
Verilog, decode138.v,                       ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/decode138_v1_0/decode138.v                           
Verilog, ALU_1_decode138_0_1.v,             ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_decode138_0_1/sim/ALU_1_decode138_0_1.v                        
Verilog, ALU_1_four_2_input_and_gate_0_1.v, ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_1/sim/ALU_1_four_2_input_and_gate_0_1.v
Verilog, ALU_1_decode138_0_0.v,             ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_decode138_0_0/sim/ALU_1_decode138_0_0.v                        
Verilog, ALU_1_mux_8_to_1_0_0.v,            ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_mux_8_to_1_0_0/sim/ALU_1_mux_8_to_1_0_0.v                      
Verilog, ALU_1_six_not_gate_0_0.v,          ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_six_not_gate_0_0/sim/ALU_1_six_not_gate_0_0.v                  
Verilog, four_2_input_or_gate.v,            ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v     
Verilog, ALU_1_four_2_input_or_gate_0_0.v,  ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_or_gate_0_0/sim/ALU_1_four_2_input_or_gate_0_0.v  
Verilog, ALU_1_four_2_input_and_gate_0_0.v, ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_0/sim/ALU_1_four_2_input_and_gate_0_0.v
Verilog, ALU_1_wrapper.v,                   ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1_wrapper.v                                              
Verilog, ALU_4_ALU_1_wrapper_0_0.v,         ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/sim/ALU_4_ALU_1_wrapper_0_0.v                                            
Verilog, ALU_4_ALU_1_wrapper_0_1.v,         ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_1/sim/ALU_4_ALU_1_wrapper_0_1.v                                            
Verilog, ALU_4_ALU_1_wrapper_0_2.v,         ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_2/sim/ALU_4_ALU_1_wrapper_0_2.v                                            
Verilog, ALU_4_ALU_1_wrapper_0_3.v,         ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_3/sim/ALU_4_ALU_1_wrapper_0_3.v                                            
Verilog, ALU_4.v,                           ALU_4, xil_defaultlib, ./../../../../ALU_4.srcs/sources_1/bd/ALU_4/hdl/ALU_4.v                                                                                         
