#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jan 29 13:04:16 2024
# Process ID: 4612
# Current directory: /h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new
# Command line: vivado
# Log file: /h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/vivado.log
# Journal file: /h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/vivado.jou
# Running On: poppo.fransg.eit.lth.se, OS: Linux, CPU Frequency: 3913.330 MHz, CPU Physical cores: 6, Host memory: 16611 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.xpr
INFO: [Project 1-313] Project file moved from 'D:/MASTERS/LUND UNIVERSITY/STUDY/Semester-2/Period 3/ICP-1/Matix_multiplier/Matrix_multiplier' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.gen/sources_1', nor could it be found using path '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/D:/MASTERS/LUND UNIVERSITY/STUDY/Semester-2/Period 3/ICP-1/Matix_multiplier/Matrix_multiplier/Matrix_multiplier.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.ip_user_files', nor could it be found using path '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/D:/MASTERS/LUND UNIVERSITY/STUDY/Semester-2/Period 3/ICP-1/Matix_multiplier/Matrix_multiplier/Matrix_multiplier.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name FeatureSet
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2023) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2023) not recognized by Vivado. 

WARNING: [Project 1-231] Project 'Matrix_multiplier.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local-eit/cad2/xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as Matrix_nmultiplier_work /h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work -force
save_project_as: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7957.004 ; gain = 10.004 ; free physical = 4433 ; free virtual = 27945
add_files -norecurse /h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd
update_compile_order -fileset sources_1
file mkdir /h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sim_1/new/ROM_simulation.vhd w ]
add_files -fileset sim_1 /h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sim_1/new/ROM_simulation.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <address> does not exist in entity <ROM>.  Please compare the definition of block <ROM> to its component declaration and its instantion to detect the mismatch. [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sources_1/new/Controller.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <address> does not exist in entity <ROM>.  Please compare the definition of block <ROM> to its component declaration and its instantion to detect the mismatch. [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sources_1/new/Controller.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <address> does not exist in entity <ROM>.  Please compare the definition of block <ROM> to its component declaration and its instantion to detect the mismatch. [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sources_1/new/Controller.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <address> does not exist in entity <ROM>.  Please compare the definition of block <ROM> to its component declaration and its instantion to detect the mismatch. [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sources_1/new/Controller.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <address> does not exist in entity <ROM>.  Please compare the definition of block <ROM> to its component declaration and its instantion to detect the mismatch. [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sources_1/new/Controller.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.controller
Built simulation snapshot Controller_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Controller_behav -key {Behavioral:sim_1:Functional:Controller} -tclbatch {Controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8218.902 ; gain = 60.980 ; free physical = 3438 ; free virtual = 27233
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Controller/rom_use}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Controller_behav -key {Behavioral:sim_1:Functional:Controller} -tclbatch {Controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Controller/rom_use/clk}} {{/Controller/rom_use/address_input}} {{/Controller/rom_use/dataRom_output}} {{/Controller/rom_use/rom_output}} {{/Controller/rom_use/rom_output_next}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Controller_behav -key {Behavioral:sim_1:Functional:Controller} -tclbatch {Controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Controller_behav -key {Behavioral:sim_1:Functional:Controller} -tclbatch {Controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Controller_behav -key {Behavioral:sim_1:Functional:Controller} -tclbatch {Controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
add_bp {/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd} 44
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Controller_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Controller'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Controller_behav xil_defaultlib.Controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'reset' has no actual or default value [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit controller in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ROM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ROM'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ROM_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ROM_behav xil_defaultlib.ROM -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ROM_behav xil_defaultlib.ROM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom
Built simulation snapshot ROM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_behav -key {Behavioral:sim_1:Functional:ROM} -tclbatch {ROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8350.957 ; gain = 19.004 ; free physical = 3357 ; free virtual = 27165
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ROM'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ROM_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ROM'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ROM_behav xil_defaultlib.ROM -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ROM_behav xil_defaultlib.ROM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
set_property top ROM_simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ROM_simulation'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ROM_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ROM_simulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sim_1/new/ROM_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_simulation'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ROM_simulation_behav xil_defaultlib.ROM_simulation -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ROM_simulation_behav xil_defaultlib.ROM_simulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.rom_simulation
Built simulation snapshot ROM_simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_simulation_behav -key {Behavioral:sim_1:Functional:ROM_simulation} -tclbatch {ROM_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ROM_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8404.793 ; gain = 47.832 ; free physical = 3364 ; free virtual = 27179
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ROM_simulation'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ROM_simulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
ERROR: [VRFC 10-4982] syntax error near 'if' [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd:48]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd:37]
INFO: [VRFC 10-3070] VHDL file '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ROM_simulation'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ROM_simulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
ERROR: [VRFC 10-4982] syntax error near 'if' [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd:47]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd:36]
INFO: [VRFC 10-3070] VHDL file '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ROM_simulation'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ROM_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ROM_simulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
ERROR: [VRFC 10-4982] syntax error near 'if' [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd:47]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd:36]
INFO: [VRFC 10-3070] VHDL file '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ROM_simulation'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ROM_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ROM_simulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.srcs/sim_1/new/ROM_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_simulation'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ROM_simulation_behav xil_defaultlib.ROM_simulation -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ROM_simulation_behav xil_defaultlib.ROM_simulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.rom_simulation
Built simulation snapshot ROM_simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Synthesis/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.srcs/sources_1/new/Matrix_nmultiplier_work/Matrix_nmultiplier_work.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_simulation_behav -key {Behavioral:sim_1:Functional:ROM_simulation} -tclbatch {ROM_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ROM_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
