Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5278b7e3bf8f452eab836d70acb9ab31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3s_tb_behav xil_defaultlib.lab3s_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture beh of entity xil_defaultlib.Controller [controller_default]
Compiling architecture beh of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture beh of entity xil_defaultlib.ALU [alu_default]
Compiling architecture beh of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture beh of entity xil_defaultlib.Selector [selector_default]
Compiling architecture beh of entity xil_defaultlib.Reg [reg_default]
Compiling architecture beh of entity xil_defaultlib.ThreeStateBuff [threestatebuff_default]
Compiling architecture struct of entity xil_defaultlib.lab3s [lab3s_default]
Compiling architecture behavior of entity xil_defaultlib.lab3s_tb
Built simulation snapshot lab3s_tb_behav
