

================================================================
== Synthesis Summary Report of 'crc24a'
================================================================
+ General Information: 
    * Date:           Mon Jul  3 15:27:36 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        vitis_ap
    * Solution:       sol_crc (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |          Modules         | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |          & Loops         | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ crc24a                  |     -|  3.86|       17|  170.000|         -|       18|     -|        no|     -|   -|  88 (~0%)|  881 (~0%)|    -|
    | + crc24a_Pipeline_loop2  |     -|  3.86|       10|  100.000|         -|       10|     -|        no|     -|   -|  38 (~0%)|  768 (~0%)|    -|
    |  o loop2                 |     -|  7.30|        8|   80.000|         1|        1|     8|       yes|     -|   -|         -|          -|    -|
    +--------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| input_r   | both          | 8     | 1      | 1      |
| output_r  | both          | 8     | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| input    | in        | stream<ap_uint<8>, 0>& |
| output   | out       | stream<ap_uint<8>, 0>& |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | input_r      | interface |
| output   | output_r     | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+----------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------+-----+--------+----------+-----+--------+---------+
| + crc24a                 | 0   |        |          |     |        |         |
|  + crc24a_Pipeline_loop2 | 0   |        |          |     |        |         |
|    add_ln22_fu_776_p2    | -   |        | add_ln22 | add | fabric | 0       |
+--------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------+-----------------------------------+
| Type      | Options                                           | Location                          |
+-----------+---------------------------------------------------+-----------------------------------+
| interface | mode=axis register_mode=both port=input register  | codes/crc.cpp:5 in crc24a, input  |
| interface | mode=axis register_mode=both port=output register | codes/crc.cpp:6 in crc24a, output |
| unroll    |                                                   | codes/crc.cpp:15 in crc24a        |
| pipeline  | II=1                                              | codes/crc.cpp:23 in crc24a        |
| unroll    |                                                   | codes/crc.cpp:27 in crc24a        |
| unroll    |                                                   | codes/crc.cpp:36 in crc24a        |
+-----------+---------------------------------------------------+-----------------------------------+

* Inferred Pragmas
+---------------------------+-----------------+-----------------------------------+------------------------+
| Source Pragma             | Inferred Pragma | Options                           | Location               |
+---------------------------+-----------------+-----------------------------------+------------------------+
| pipeline codes/crc.cpp:23 | array_partition | dim=1 type=complete  variable=crc | variable crc in crc24a |
+---------------------------+-----------------+-----------------------------------+------------------------+


