{"vcs1":{"timestamp_begin":1765877076.923242538, "rt":5.03, "ut":3.29, "st":0.27}}
{"vcselab":{"timestamp_begin":1765877081.975109682, "rt":2.93, "ut":0.93, "st":0.07}}
{"link":{"timestamp_begin":1765877084.930152566, "rt":0.26, "ut":0.16, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765877076.779822110}
{"VCS_COMP_START_TIME": 1765877076.779822110}
{"VCS_COMP_END_TIME": 1765877085.227764340}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +define+FUNCTIONAL+SIM+GL +notimingchecks hkspi_tb.v +incdir+../synthesis/output +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model -o simv"}
{"vcs1": {"peak_mem": 435112}}
{"vcselab": {"peak_mem": 258288}}
