// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer10_out_dout,
        layer10_out_num_data_valid,
        layer10_out_fifo_cap,
        layer10_out_empty_n,
        layer10_out_read,
        layer12_out_din,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_full_n,
        layer12_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [383:0] layer10_out_dout;
input  [4:0] layer10_out_num_data_valid;
input  [4:0] layer10_out_fifo_cap;
input   layer10_out_empty_n;
output   layer10_out_read;
output  [143:0] layer12_out_din;
input  [4:0] layer12_out_num_data_valid;
input  [4:0] layer12_out_fifo_cap;
input   layer12_out_full_n;
output   layer12_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer10_out_read;
reg layer12_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln41_fu_415_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer10_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer12_out_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [383:0] layer10_out_read_reg_3916;
wire   [0:0] icmp_ln1649_fu_666_p2;
reg   [0:0] icmp_ln1649_reg_3944;
wire   [5:0] p_Val2_240_fu_724_p2;
reg   [5:0] p_Val2_240_reg_3949;
wire   [0:0] Range1_all_ones_fu_740_p2;
reg   [0:0] Range1_all_ones_reg_3955;
wire   [0:0] Range1_all_zeros_fu_746_p2;
reg   [0:0] Range1_all_zeros_reg_3960;
wire   [0:0] icmp_ln1649_105_fu_752_p2;
reg   [0:0] icmp_ln1649_105_reg_3966;
wire   [5:0] p_Val2_242_fu_816_p2;
reg   [5:0] p_Val2_242_reg_3971;
wire   [0:0] Range1_all_ones_105_fu_832_p2;
reg   [0:0] Range1_all_ones_105_reg_3977;
wire   [0:0] Range1_all_zeros_105_fu_838_p2;
reg   [0:0] Range1_all_zeros_105_reg_3982;
wire   [0:0] icmp_ln1649_106_fu_844_p2;
reg   [0:0] icmp_ln1649_106_reg_3988;
wire   [5:0] p_Val2_244_fu_908_p2;
reg   [5:0] p_Val2_244_reg_3993;
wire   [0:0] Range1_all_ones_106_fu_924_p2;
reg   [0:0] Range1_all_ones_106_reg_3999;
wire   [0:0] Range1_all_zeros_106_fu_930_p2;
reg   [0:0] Range1_all_zeros_106_reg_4004;
wire   [0:0] icmp_ln1649_107_fu_936_p2;
reg   [0:0] icmp_ln1649_107_reg_4010;
wire   [5:0] p_Val2_246_fu_1000_p2;
reg   [5:0] p_Val2_246_reg_4015;
wire   [0:0] Range1_all_ones_107_fu_1016_p2;
reg   [0:0] Range1_all_ones_107_reg_4021;
wire   [0:0] Range1_all_zeros_107_fu_1022_p2;
reg   [0:0] Range1_all_zeros_107_reg_4026;
wire   [0:0] icmp_ln1649_108_fu_1028_p2;
reg   [0:0] icmp_ln1649_108_reg_4032;
wire   [5:0] p_Val2_247_fu_1092_p2;
reg   [5:0] p_Val2_247_reg_4037;
wire   [0:0] Range1_all_ones_108_fu_1108_p2;
reg   [0:0] Range1_all_ones_108_reg_4043;
wire   [0:0] Range1_all_zeros_108_fu_1114_p2;
reg   [0:0] Range1_all_zeros_108_reg_4048;
wire   [0:0] icmp_ln1649_109_fu_1120_p2;
reg   [0:0] icmp_ln1649_109_reg_4054;
wire   [5:0] p_Val2_248_fu_1184_p2;
reg   [5:0] p_Val2_248_reg_4059;
wire   [0:0] Range1_all_ones_109_fu_1200_p2;
reg   [0:0] Range1_all_ones_109_reg_4065;
wire   [0:0] Range1_all_zeros_109_fu_1206_p2;
reg   [0:0] Range1_all_zeros_109_reg_4070;
wire   [0:0] icmp_ln1649_110_fu_1212_p2;
reg   [0:0] icmp_ln1649_110_reg_4076;
wire   [5:0] p_Val2_249_fu_1276_p2;
reg   [5:0] p_Val2_249_reg_4081;
wire   [0:0] Range1_all_ones_110_fu_1292_p2;
reg   [0:0] Range1_all_ones_110_reg_4087;
wire   [0:0] Range1_all_zeros_110_fu_1298_p2;
reg   [0:0] Range1_all_zeros_110_reg_4092;
wire   [0:0] icmp_ln1649_111_fu_1304_p2;
reg   [0:0] icmp_ln1649_111_reg_4098;
wire   [5:0] p_Val2_250_fu_1368_p2;
reg   [5:0] p_Val2_250_reg_4103;
wire   [0:0] Range1_all_ones_111_fu_1384_p2;
reg   [0:0] Range1_all_ones_111_reg_4109;
wire   [0:0] Range1_all_zeros_111_fu_1390_p2;
reg   [0:0] Range1_all_zeros_111_reg_4114;
wire   [0:0] icmp_ln1649_112_fu_1396_p2;
reg   [0:0] icmp_ln1649_112_reg_4120;
wire   [5:0] p_Val2_251_fu_1460_p2;
reg   [5:0] p_Val2_251_reg_4125;
wire   [0:0] Range1_all_ones_112_fu_1476_p2;
reg   [0:0] Range1_all_ones_112_reg_4131;
wire   [0:0] Range1_all_zeros_112_fu_1482_p2;
reg   [0:0] Range1_all_zeros_112_reg_4136;
wire   [0:0] icmp_ln1649_113_fu_1488_p2;
reg   [0:0] icmp_ln1649_113_reg_4142;
wire   [5:0] p_Val2_252_fu_1552_p2;
reg   [5:0] p_Val2_252_reg_4147;
wire   [0:0] Range1_all_ones_113_fu_1568_p2;
reg   [0:0] Range1_all_ones_113_reg_4153;
wire   [0:0] Range1_all_zeros_113_fu_1574_p2;
reg   [0:0] Range1_all_zeros_113_reg_4158;
wire   [0:0] icmp_ln1649_114_fu_1580_p2;
reg   [0:0] icmp_ln1649_114_reg_4164;
wire   [5:0] p_Val2_253_fu_1644_p2;
reg   [5:0] p_Val2_253_reg_4169;
wire   [0:0] Range1_all_ones_114_fu_1660_p2;
reg   [0:0] Range1_all_ones_114_reg_4175;
wire   [0:0] Range1_all_zeros_114_fu_1666_p2;
reg   [0:0] Range1_all_zeros_114_reg_4180;
wire   [0:0] icmp_ln1649_115_fu_1672_p2;
reg   [0:0] icmp_ln1649_115_reg_4186;
wire   [5:0] p_Val2_254_fu_1736_p2;
reg   [5:0] p_Val2_254_reg_4191;
wire   [0:0] Range1_all_ones_115_fu_1752_p2;
reg   [0:0] Range1_all_ones_115_reg_4197;
wire   [0:0] Range1_all_zeros_115_fu_1758_p2;
reg   [0:0] Range1_all_zeros_115_reg_4202;
wire   [0:0] icmp_ln1649_116_fu_1764_p2;
reg   [0:0] icmp_ln1649_116_reg_4208;
wire   [5:0] p_Val2_255_fu_1828_p2;
reg   [5:0] p_Val2_255_reg_4213;
wire   [0:0] Range1_all_ones_116_fu_1844_p2;
reg   [0:0] Range1_all_ones_116_reg_4219;
wire   [0:0] Range1_all_zeros_116_fu_1850_p2;
reg   [0:0] Range1_all_zeros_116_reg_4224;
wire   [0:0] icmp_ln1649_117_fu_1856_p2;
reg   [0:0] icmp_ln1649_117_reg_4230;
wire   [5:0] p_Val2_256_fu_1920_p2;
reg   [5:0] p_Val2_256_reg_4235;
wire   [0:0] Range1_all_ones_117_fu_1936_p2;
reg   [0:0] Range1_all_ones_117_reg_4241;
wire   [0:0] Range1_all_zeros_117_fu_1942_p2;
reg   [0:0] Range1_all_zeros_117_reg_4246;
wire   [0:0] icmp_ln1649_118_fu_1948_p2;
reg   [0:0] icmp_ln1649_118_reg_4252;
wire   [5:0] p_Val2_257_fu_2012_p2;
reg   [5:0] p_Val2_257_reg_4257;
wire   [0:0] Range1_all_ones_118_fu_2028_p2;
reg   [0:0] Range1_all_ones_118_reg_4263;
wire   [0:0] Range1_all_zeros_118_fu_2034_p2;
reg   [0:0] Range1_all_zeros_118_reg_4268;
wire   [0:0] icmp_ln1649_119_fu_2040_p2;
reg   [0:0] icmp_ln1649_119_reg_4274;
wire   [5:0] p_Val2_258_fu_2104_p2;
reg   [5:0] p_Val2_258_reg_4279;
wire   [0:0] Range1_all_ones_119_fu_2120_p2;
reg   [0:0] Range1_all_ones_119_reg_4285;
wire   [0:0] Range1_all_zeros_119_fu_2126_p2;
reg   [0:0] Range1_all_zeros_119_reg_4290;
wire   [0:0] icmp_ln1649_120_fu_2132_p2;
reg   [0:0] icmp_ln1649_120_reg_4296;
wire   [5:0] p_Val2_259_fu_2196_p2;
reg   [5:0] p_Val2_259_reg_4301;
wire   [0:0] Range1_all_ones_120_fu_2212_p2;
reg   [0:0] Range1_all_ones_120_reg_4307;
wire   [0:0] Range1_all_zeros_120_fu_2218_p2;
reg   [0:0] Range1_all_zeros_120_reg_4312;
wire   [0:0] icmp_ln1649_121_fu_2224_p2;
reg   [0:0] icmp_ln1649_121_reg_4318;
wire   [5:0] p_Val2_260_fu_2288_p2;
reg   [5:0] p_Val2_260_reg_4323;
wire   [0:0] Range1_all_ones_121_fu_2304_p2;
reg   [0:0] Range1_all_ones_121_reg_4329;
wire   [0:0] Range1_all_zeros_121_fu_2310_p2;
reg   [0:0] Range1_all_zeros_121_reg_4334;
wire   [0:0] icmp_ln1649_122_fu_2316_p2;
reg   [0:0] icmp_ln1649_122_reg_4340;
wire   [5:0] p_Val2_261_fu_2380_p2;
reg   [5:0] p_Val2_261_reg_4345;
wire   [0:0] Range1_all_ones_122_fu_2396_p2;
reg   [0:0] Range1_all_ones_122_reg_4351;
wire   [0:0] Range1_all_zeros_122_fu_2402_p2;
reg   [0:0] Range1_all_zeros_122_reg_4356;
wire   [0:0] icmp_ln1649_123_fu_2408_p2;
reg   [0:0] icmp_ln1649_123_reg_4362;
wire   [5:0] p_Val2_262_fu_2472_p2;
reg   [5:0] p_Val2_262_reg_4367;
wire   [0:0] Range1_all_ones_123_fu_2488_p2;
reg   [0:0] Range1_all_ones_123_reg_4373;
wire   [0:0] Range1_all_zeros_123_fu_2494_p2;
reg   [0:0] Range1_all_zeros_123_reg_4378;
wire   [0:0] icmp_ln1649_124_fu_2500_p2;
reg   [0:0] icmp_ln1649_124_reg_4384;
wire   [5:0] p_Val2_263_fu_2564_p2;
reg   [5:0] p_Val2_263_reg_4389;
wire   [0:0] Range1_all_ones_124_fu_2580_p2;
reg   [0:0] Range1_all_ones_124_reg_4395;
wire   [0:0] Range1_all_zeros_124_fu_2586_p2;
reg   [0:0] Range1_all_zeros_124_reg_4400;
wire   [0:0] icmp_ln1649_125_fu_2592_p2;
reg   [0:0] icmp_ln1649_125_reg_4406;
wire   [5:0] p_Val2_264_fu_2656_p2;
reg   [5:0] p_Val2_264_reg_4411;
wire   [0:0] Range1_all_ones_125_fu_2672_p2;
reg   [0:0] Range1_all_ones_125_reg_4417;
wire   [0:0] Range1_all_zeros_125_fu_2678_p2;
reg   [0:0] Range1_all_zeros_125_reg_4422;
wire   [0:0] icmp_ln1649_126_fu_2684_p2;
reg   [0:0] icmp_ln1649_126_reg_4428;
wire   [5:0] p_Val2_267_fu_2748_p2;
reg   [5:0] p_Val2_267_reg_4433;
wire   [0:0] Range1_all_ones_126_fu_2764_p2;
reg   [0:0] Range1_all_ones_126_reg_4439;
wire   [0:0] Range1_all_zeros_126_fu_2770_p2;
reg   [0:0] Range1_all_zeros_126_reg_4444;
wire   [0:0] icmp_ln1649_127_fu_2776_p2;
reg   [0:0] icmp_ln1649_127_reg_4450;
wire   [5:0] p_Val2_269_fu_2840_p2;
reg   [5:0] p_Val2_269_reg_4455;
wire   [0:0] Range1_all_ones_127_fu_2856_p2;
reg   [0:0] Range1_all_ones_127_reg_4461;
wire   [0:0] Range1_all_zeros_127_fu_2862_p2;
reg   [0:0] Range1_all_zeros_127_reg_4466;
reg   [4:0] i_fu_390;
wire   [4:0] i_2_fu_421_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] in_data_data_fu_432_p1;
wire   [2:0] trunc_ln828_fu_698_p1;
wire   [0:0] p_Result_s_fu_682_p3;
wire   [0:0] r_fu_702_p2;
wire   [0:0] or_ln374_fu_708_p2;
wire   [0:0] p_Result_670_fu_690_p3;
wire   [0:0] and_ln374_fu_714_p2;
wire   [5:0] p_Val2_170_fu_672_p4;
wire   [5:0] zext_ln377_fu_720_p1;
wire   [5:0] tmp_s_fu_730_p4;
wire   [15:0] in_data_data_16_fu_456_p4;
wire   [2:0] tmp_207_fu_784_p4;
wire   [0:0] p_Result_603_fu_768_p3;
wire   [0:0] r_105_fu_794_p2;
wire   [0:0] or_ln374_105_fu_800_p2;
wire   [0:0] p_Result_672_fu_776_p3;
wire   [0:0] and_ln374_105_fu_806_p2;
wire   [5:0] p_Val2_171_fu_758_p4;
wire   [5:0] zext_ln377_105_fu_812_p1;
wire   [5:0] tmp_208_fu_822_p4;
wire   [15:0] in_data_data_17_fu_466_p4;
wire   [2:0] tmp_209_fu_876_p4;
wire   [0:0] p_Result_606_fu_860_p3;
wire   [0:0] r_106_fu_886_p2;
wire   [0:0] or_ln374_106_fu_892_p2;
wire   [0:0] p_Result_674_fu_868_p3;
wire   [0:0] and_ln374_106_fu_898_p2;
wire   [5:0] p_Val2_172_fu_850_p4;
wire   [5:0] zext_ln377_106_fu_904_p1;
wire   [5:0] tmp_210_fu_914_p4;
wire   [15:0] in_data_data_18_fu_476_p4;
wire   [2:0] tmp_211_fu_968_p4;
wire   [0:0] p_Result_609_fu_952_p3;
wire   [0:0] r_107_fu_978_p2;
wire   [0:0] or_ln374_107_fu_984_p2;
wire   [0:0] p_Result_676_fu_960_p3;
wire   [0:0] and_ln374_107_fu_990_p2;
wire   [5:0] p_Val2_173_fu_942_p4;
wire   [5:0] zext_ln377_107_fu_996_p1;
wire   [5:0] tmp_212_fu_1006_p4;
wire   [15:0] p_Val2_169_fu_486_p4;
wire   [2:0] tmp_fu_1060_p4;
wire   [0:0] p_Result_612_fu_1044_p3;
wire   [0:0] r_108_fu_1070_p2;
wire   [0:0] or_ln374_108_fu_1076_p2;
wire   [0:0] p_Result_678_fu_1052_p3;
wire   [0:0] and_ln374_108_fu_1082_p2;
wire   [5:0] p_Val2_174_fu_1034_p4;
wire   [5:0] zext_ln377_108_fu_1088_p1;
wire   [5:0] tmp_213_fu_1098_p4;
wire   [15:0] p_Val2_95_fu_496_p4;
wire   [2:0] tmp_214_fu_1152_p4;
wire   [0:0] p_Result_615_fu_1136_p3;
wire   [0:0] r_109_fu_1162_p2;
wire   [0:0] or_ln374_109_fu_1168_p2;
wire   [0:0] p_Result_680_fu_1144_p3;
wire   [0:0] and_ln374_109_fu_1174_p2;
wire   [5:0] p_Val2_175_fu_1126_p4;
wire   [5:0] zext_ln377_109_fu_1180_p1;
wire   [5:0] tmp_215_fu_1190_p4;
wire   [15:0] p_Val2_96_fu_506_p4;
wire   [2:0] tmp_216_fu_1244_p4;
wire   [0:0] p_Result_618_fu_1228_p3;
wire   [0:0] r_110_fu_1254_p2;
wire   [0:0] or_ln374_110_fu_1260_p2;
wire   [0:0] p_Result_682_fu_1236_p3;
wire   [0:0] and_ln374_110_fu_1266_p2;
wire   [5:0] p_Val2_176_fu_1218_p4;
wire   [5:0] zext_ln377_110_fu_1272_p1;
wire   [5:0] tmp_217_fu_1282_p4;
wire   [15:0] p_Val2_97_fu_516_p4;
wire   [2:0] tmp_218_fu_1336_p4;
wire   [0:0] p_Result_621_fu_1320_p3;
wire   [0:0] r_111_fu_1346_p2;
wire   [0:0] or_ln374_111_fu_1352_p2;
wire   [0:0] p_Result_684_fu_1328_p3;
wire   [0:0] and_ln374_111_fu_1358_p2;
wire   [5:0] p_Val2_177_fu_1310_p4;
wire   [5:0] zext_ln377_111_fu_1364_p1;
wire   [5:0] tmp_219_fu_1374_p4;
wire   [15:0] p_Val2_98_fu_526_p4;
wire   [2:0] tmp_220_fu_1428_p4;
wire   [0:0] p_Result_624_fu_1412_p3;
wire   [0:0] r_112_fu_1438_p2;
wire   [0:0] or_ln374_112_fu_1444_p2;
wire   [0:0] p_Result_686_fu_1420_p3;
wire   [0:0] and_ln374_112_fu_1450_p2;
wire   [5:0] p_Val2_178_fu_1402_p4;
wire   [5:0] zext_ln377_112_fu_1456_p1;
wire   [5:0] tmp_221_fu_1466_p4;
wire   [15:0] p_Val2_99_fu_536_p4;
wire   [2:0] tmp_222_fu_1520_p4;
wire   [0:0] p_Result_627_fu_1504_p3;
wire   [0:0] r_113_fu_1530_p2;
wire   [0:0] or_ln374_113_fu_1536_p2;
wire   [0:0] p_Result_688_fu_1512_p3;
wire   [0:0] and_ln374_113_fu_1542_p2;
wire   [5:0] p_Val2_179_fu_1494_p4;
wire   [5:0] zext_ln377_113_fu_1548_p1;
wire   [5:0] tmp_223_fu_1558_p4;
wire   [15:0] p_Val2_100_fu_546_p4;
wire   [2:0] tmp_224_fu_1612_p4;
wire   [0:0] p_Result_630_fu_1596_p3;
wire   [0:0] r_114_fu_1622_p2;
wire   [0:0] or_ln374_114_fu_1628_p2;
wire   [0:0] p_Result_690_fu_1604_p3;
wire   [0:0] and_ln374_114_fu_1634_p2;
wire   [5:0] p_Val2_180_fu_1586_p4;
wire   [5:0] zext_ln377_114_fu_1640_p1;
wire   [5:0] tmp_225_fu_1650_p4;
wire   [15:0] p_Val2_101_fu_556_p4;
wire   [2:0] tmp_226_fu_1704_p4;
wire   [0:0] p_Result_633_fu_1688_p3;
wire   [0:0] r_115_fu_1714_p2;
wire   [0:0] or_ln374_115_fu_1720_p2;
wire   [0:0] p_Result_692_fu_1696_p3;
wire   [0:0] and_ln374_115_fu_1726_p2;
wire   [5:0] p_Val2_181_fu_1678_p4;
wire   [5:0] zext_ln377_115_fu_1732_p1;
wire   [5:0] tmp_227_fu_1742_p4;
wire   [15:0] p_Val2_102_fu_566_p4;
wire   [2:0] tmp_228_fu_1796_p4;
wire   [0:0] p_Result_636_fu_1780_p3;
wire   [0:0] r_116_fu_1806_p2;
wire   [0:0] or_ln374_116_fu_1812_p2;
wire   [0:0] p_Result_694_fu_1788_p3;
wire   [0:0] and_ln374_116_fu_1818_p2;
wire   [5:0] p_Val2_182_fu_1770_p4;
wire   [5:0] zext_ln377_116_fu_1824_p1;
wire   [5:0] tmp_229_fu_1834_p4;
wire   [15:0] p_Val2_103_fu_576_p4;
wire   [2:0] tmp_230_fu_1888_p4;
wire   [0:0] p_Result_639_fu_1872_p3;
wire   [0:0] r_117_fu_1898_p2;
wire   [0:0] or_ln374_117_fu_1904_p2;
wire   [0:0] p_Result_696_fu_1880_p3;
wire   [0:0] and_ln374_117_fu_1910_p2;
wire   [5:0] p_Val2_183_fu_1862_p4;
wire   [5:0] zext_ln377_117_fu_1916_p1;
wire   [5:0] tmp_231_fu_1926_p4;
wire   [15:0] p_Val2_104_fu_586_p4;
wire   [2:0] tmp_232_fu_1980_p4;
wire   [0:0] p_Result_642_fu_1964_p3;
wire   [0:0] r_118_fu_1990_p2;
wire   [0:0] or_ln374_118_fu_1996_p2;
wire   [0:0] p_Result_698_fu_1972_p3;
wire   [0:0] and_ln374_118_fu_2002_p2;
wire   [5:0] p_Val2_184_fu_1954_p4;
wire   [5:0] zext_ln377_118_fu_2008_p1;
wire   [5:0] tmp_233_fu_2018_p4;
wire   [15:0] p_Val2_105_fu_596_p4;
wire   [2:0] tmp_234_fu_2072_p4;
wire   [0:0] p_Result_645_fu_2056_p3;
wire   [0:0] r_119_fu_2082_p2;
wire   [0:0] or_ln374_119_fu_2088_p2;
wire   [0:0] p_Result_700_fu_2064_p3;
wire   [0:0] and_ln374_119_fu_2094_p2;
wire   [5:0] p_Val2_185_fu_2046_p4;
wire   [5:0] zext_ln377_119_fu_2100_p1;
wire   [5:0] tmp_235_fu_2110_p4;
wire   [15:0] p_Val2_106_fu_606_p4;
wire   [2:0] tmp_236_fu_2164_p4;
wire   [0:0] p_Result_648_fu_2148_p3;
wire   [0:0] r_120_fu_2174_p2;
wire   [0:0] or_ln374_120_fu_2180_p2;
wire   [0:0] p_Result_702_fu_2156_p3;
wire   [0:0] and_ln374_120_fu_2186_p2;
wire   [5:0] p_Val2_186_fu_2138_p4;
wire   [5:0] zext_ln377_120_fu_2192_p1;
wire   [5:0] tmp_237_fu_2202_p4;
wire   [15:0] p_Val2_107_fu_616_p4;
wire   [2:0] tmp_238_fu_2256_p4;
wire   [0:0] p_Result_651_fu_2240_p3;
wire   [0:0] r_121_fu_2266_p2;
wire   [0:0] or_ln374_121_fu_2272_p2;
wire   [0:0] p_Result_704_fu_2248_p3;
wire   [0:0] and_ln374_121_fu_2278_p2;
wire   [5:0] p_Val2_187_fu_2230_p4;
wire   [5:0] zext_ln377_121_fu_2284_p1;
wire   [5:0] tmp_239_fu_2294_p4;
wire   [15:0] p_Val2_108_fu_626_p4;
wire   [2:0] tmp_240_fu_2348_p4;
wire   [0:0] p_Result_654_fu_2332_p3;
wire   [0:0] r_122_fu_2358_p2;
wire   [0:0] or_ln374_122_fu_2364_p2;
wire   [0:0] p_Result_706_fu_2340_p3;
wire   [0:0] and_ln374_122_fu_2370_p2;
wire   [5:0] p_Val2_188_fu_2322_p4;
wire   [5:0] zext_ln377_122_fu_2376_p1;
wire   [5:0] tmp_241_fu_2386_p4;
wire   [15:0] p_Val2_109_fu_636_p4;
wire   [2:0] tmp_242_fu_2440_p4;
wire   [0:0] p_Result_657_fu_2424_p3;
wire   [0:0] r_123_fu_2450_p2;
wire   [0:0] or_ln374_123_fu_2456_p2;
wire   [0:0] p_Result_708_fu_2432_p3;
wire   [0:0] and_ln374_123_fu_2462_p2;
wire   [5:0] p_Val2_189_fu_2414_p4;
wire   [5:0] zext_ln377_123_fu_2468_p1;
wire   [5:0] tmp_243_fu_2478_p4;
wire   [15:0] p_Val2_110_fu_646_p4;
wire   [2:0] tmp_244_fu_2532_p4;
wire   [0:0] p_Result_660_fu_2516_p3;
wire   [0:0] r_124_fu_2542_p2;
wire   [0:0] or_ln374_124_fu_2548_p2;
wire   [0:0] p_Result_710_fu_2524_p3;
wire   [0:0] and_ln374_124_fu_2554_p2;
wire   [5:0] p_Val2_190_fu_2506_p4;
wire   [5:0] zext_ln377_124_fu_2560_p1;
wire   [5:0] tmp_245_fu_2570_p4;
wire   [15:0] p_Val2_111_fu_656_p4;
wire   [2:0] tmp_246_fu_2624_p4;
wire   [0:0] p_Result_663_fu_2608_p3;
wire   [0:0] r_125_fu_2634_p2;
wire   [0:0] or_ln374_125_fu_2640_p2;
wire   [0:0] p_Result_712_fu_2616_p3;
wire   [0:0] and_ln374_125_fu_2646_p2;
wire   [5:0] p_Val2_191_fu_2598_p4;
wire   [5:0] zext_ln377_125_fu_2652_p1;
wire   [5:0] tmp_247_fu_2662_p4;
wire   [15:0] p_Val2_265_fu_436_p4;
wire   [2:0] tmp_248_fu_2716_p4;
wire   [0:0] p_Result_666_fu_2700_p3;
wire   [0:0] r_126_fu_2726_p2;
wire   [0:0] or_ln374_126_fu_2732_p2;
wire   [0:0] p_Result_714_fu_2708_p3;
wire   [0:0] and_ln374_126_fu_2738_p2;
wire   [5:0] p_Val2_266_fu_2690_p4;
wire   [5:0] zext_ln377_126_fu_2744_p1;
wire   [5:0] tmp_249_fu_2754_p4;
wire   [15:0] p_Val2_168_fu_446_p4;
wire   [2:0] tmp_250_fu_2808_p4;
wire   [0:0] p_Result_669_fu_2792_p3;
wire   [0:0] r_127_fu_2818_p2;
wire   [0:0] or_ln374_127_fu_2824_p2;
wire   [0:0] p_Result_716_fu_2800_p3;
wire   [0:0] and_ln374_127_fu_2830_p2;
wire   [5:0] p_Val2_268_fu_2782_p4;
wire   [5:0] zext_ln377_127_fu_2836_p1;
wire   [5:0] tmp_251_fu_2846_p4;
wire   [0:0] tmp_554_fu_2875_p3;
wire   [0:0] p_Result_671_fu_2868_p3;
wire   [0:0] select_ln888_fu_2882_p3;
wire   [0:0] deleted_zeros_fu_2888_p3;
wire   [5:0] out_data_data_fu_2895_p3;
wire   [0:0] tmp_558_fu_2916_p3;
wire   [0:0] p_Result_673_fu_2909_p3;
wire   [0:0] select_ln888_105_fu_2923_p3;
wire   [0:0] deleted_zeros_105_fu_2929_p3;
wire   [5:0] out_data_data_2_fu_2936_p3;
wire   [0:0] tmp_562_fu_2957_p3;
wire   [0:0] p_Result_675_fu_2950_p3;
wire   [0:0] select_ln888_106_fu_2964_p3;
wire   [0:0] deleted_zeros_106_fu_2970_p3;
wire   [5:0] out_data_data_4_fu_2977_p3;
wire   [0:0] tmp_566_fu_2998_p3;
wire   [0:0] p_Result_677_fu_2991_p3;
wire   [0:0] select_ln888_107_fu_3005_p3;
wire   [0:0] deleted_zeros_107_fu_3011_p3;
wire   [5:0] out_data_data_6_fu_3018_p3;
wire   [0:0] tmp_570_fu_3039_p3;
wire   [0:0] p_Result_679_fu_3032_p3;
wire   [0:0] select_ln888_108_fu_3046_p3;
wire   [0:0] deleted_zeros_108_fu_3052_p3;
wire   [5:0] out_data_data_8_fu_3059_p3;
wire   [0:0] tmp_574_fu_3080_p3;
wire   [0:0] p_Result_681_fu_3073_p3;
wire   [0:0] select_ln888_109_fu_3087_p3;
wire   [0:0] deleted_zeros_109_fu_3093_p3;
wire   [5:0] out_data_data_10_fu_3100_p3;
wire   [0:0] tmp_578_fu_3121_p3;
wire   [0:0] p_Result_683_fu_3114_p3;
wire   [0:0] select_ln888_110_fu_3128_p3;
wire   [0:0] deleted_zeros_110_fu_3134_p3;
wire   [5:0] out_data_data_12_fu_3141_p3;
wire   [0:0] tmp_582_fu_3162_p3;
wire   [0:0] p_Result_685_fu_3155_p3;
wire   [0:0] select_ln888_111_fu_3169_p3;
wire   [0:0] deleted_zeros_111_fu_3175_p3;
wire   [5:0] out_data_data_14_fu_3182_p3;
wire   [0:0] tmp_586_fu_3203_p3;
wire   [0:0] p_Result_687_fu_3196_p3;
wire   [0:0] select_ln888_112_fu_3210_p3;
wire   [0:0] deleted_zeros_112_fu_3216_p3;
wire   [5:0] select_ln302_fu_3223_p3;
wire   [0:0] tmp_590_fu_3244_p3;
wire   [0:0] p_Result_689_fu_3237_p3;
wire   [0:0] select_ln888_113_fu_3251_p3;
wire   [0:0] deleted_zeros_113_fu_3257_p3;
wire   [5:0] select_ln302_105_fu_3264_p3;
wire   [0:0] tmp_594_fu_3285_p3;
wire   [0:0] p_Result_691_fu_3278_p3;
wire   [0:0] select_ln888_114_fu_3292_p3;
wire   [0:0] deleted_zeros_114_fu_3298_p3;
wire   [5:0] select_ln302_106_fu_3305_p3;
wire   [0:0] tmp_598_fu_3326_p3;
wire   [0:0] p_Result_693_fu_3319_p3;
wire   [0:0] select_ln888_115_fu_3333_p3;
wire   [0:0] deleted_zeros_115_fu_3339_p3;
wire   [5:0] select_ln302_107_fu_3346_p3;
wire   [0:0] tmp_602_fu_3367_p3;
wire   [0:0] p_Result_695_fu_3360_p3;
wire   [0:0] select_ln888_116_fu_3374_p3;
wire   [0:0] deleted_zeros_116_fu_3380_p3;
wire   [5:0] select_ln302_108_fu_3387_p3;
wire   [0:0] tmp_606_fu_3408_p3;
wire   [0:0] p_Result_697_fu_3401_p3;
wire   [0:0] select_ln888_117_fu_3415_p3;
wire   [0:0] deleted_zeros_117_fu_3421_p3;
wire   [5:0] select_ln302_109_fu_3428_p3;
wire   [0:0] tmp_610_fu_3449_p3;
wire   [0:0] p_Result_699_fu_3442_p3;
wire   [0:0] select_ln888_118_fu_3456_p3;
wire   [0:0] deleted_zeros_118_fu_3462_p3;
wire   [5:0] select_ln302_110_fu_3469_p3;
wire   [0:0] tmp_614_fu_3490_p3;
wire   [0:0] p_Result_701_fu_3483_p3;
wire   [0:0] select_ln888_119_fu_3497_p3;
wire   [0:0] deleted_zeros_119_fu_3503_p3;
wire   [5:0] select_ln302_111_fu_3510_p3;
wire   [0:0] tmp_618_fu_3531_p3;
wire   [0:0] p_Result_703_fu_3524_p3;
wire   [0:0] select_ln888_120_fu_3538_p3;
wire   [0:0] deleted_zeros_120_fu_3544_p3;
wire   [5:0] select_ln302_112_fu_3551_p3;
wire   [0:0] tmp_622_fu_3572_p3;
wire   [0:0] p_Result_705_fu_3565_p3;
wire   [0:0] select_ln888_121_fu_3579_p3;
wire   [0:0] deleted_zeros_121_fu_3585_p3;
wire   [5:0] select_ln302_113_fu_3592_p3;
wire   [0:0] tmp_626_fu_3613_p3;
wire   [0:0] p_Result_707_fu_3606_p3;
wire   [0:0] select_ln888_122_fu_3620_p3;
wire   [0:0] deleted_zeros_122_fu_3626_p3;
wire   [5:0] select_ln302_114_fu_3633_p3;
wire   [0:0] tmp_630_fu_3654_p3;
wire   [0:0] p_Result_709_fu_3647_p3;
wire   [0:0] select_ln888_123_fu_3661_p3;
wire   [0:0] deleted_zeros_123_fu_3667_p3;
wire   [5:0] select_ln302_115_fu_3674_p3;
wire   [0:0] tmp_634_fu_3695_p3;
wire   [0:0] p_Result_711_fu_3688_p3;
wire   [0:0] select_ln888_124_fu_3702_p3;
wire   [0:0] deleted_zeros_124_fu_3708_p3;
wire   [5:0] select_ln302_116_fu_3715_p3;
wire   [0:0] tmp_638_fu_3736_p3;
wire   [0:0] p_Result_713_fu_3729_p3;
wire   [0:0] select_ln888_125_fu_3743_p3;
wire   [0:0] deleted_zeros_125_fu_3749_p3;
wire   [5:0] select_ln302_117_fu_3756_p3;
wire   [0:0] tmp_642_fu_3777_p3;
wire   [0:0] p_Result_715_fu_3770_p3;
wire   [0:0] select_ln888_126_fu_3784_p3;
wire   [0:0] deleted_zeros_126_fu_3790_p3;
wire   [5:0] select_ln302_118_fu_3797_p3;
wire   [0:0] tmp_646_fu_3818_p3;
wire   [0:0] p_Result_717_fu_3811_p3;
wire   [0:0] select_ln888_127_fu_3825_p3;
wire   [0:0] deleted_zeros_127_fu_3831_p3;
wire   [5:0] select_ln302_119_fu_3838_p3;
wire   [5:0] select_ln1649_119_fu_3845_p3;
wire   [5:0] select_ln1649_118_fu_3804_p3;
wire   [5:0] select_ln1649_117_fu_3763_p3;
wire   [5:0] select_ln1649_116_fu_3722_p3;
wire   [5:0] select_ln1649_115_fu_3681_p3;
wire   [5:0] select_ln1649_114_fu_3640_p3;
wire   [5:0] select_ln1649_113_fu_3599_p3;
wire   [5:0] select_ln1649_112_fu_3558_p3;
wire   [5:0] select_ln1649_111_fu_3517_p3;
wire   [5:0] select_ln1649_110_fu_3476_p3;
wire   [5:0] select_ln1649_109_fu_3435_p3;
wire   [5:0] select_ln1649_108_fu_3394_p3;
wire   [5:0] select_ln1649_107_fu_3353_p3;
wire   [5:0] select_ln1649_106_fu_3312_p3;
wire   [5:0] select_ln1649_105_fu_3271_p3;
wire   [5:0] select_ln1649_fu_3230_p3;
wire   [5:0] out_data_data_15_fu_3189_p3;
wire   [5:0] out_data_data_13_fu_3148_p3;
wire   [5:0] out_data_data_11_fu_3107_p3;
wire   [5:0] out_data_data_9_fu_3066_p3;
wire   [5:0] out_data_data_7_fu_3025_p3;
wire   [5:0] out_data_data_5_fu_2984_p3;
wire   [5:0] out_data_data_3_fu_2943_p3;
wire   [5:0] out_data_data_1_fu_2902_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_304;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_wrapper_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_304)) begin
        if ((icmp_ln41_fu_415_p2 == 1'd0)) begin
            i_fu_390 <= i_2_fu_421_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_390 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Range1_all_ones_105_reg_3977 <= Range1_all_ones_105_fu_832_p2;
        Range1_all_ones_106_reg_3999 <= Range1_all_ones_106_fu_924_p2;
        Range1_all_ones_107_reg_4021 <= Range1_all_ones_107_fu_1016_p2;
        Range1_all_ones_108_reg_4043 <= Range1_all_ones_108_fu_1108_p2;
        Range1_all_ones_109_reg_4065 <= Range1_all_ones_109_fu_1200_p2;
        Range1_all_ones_110_reg_4087 <= Range1_all_ones_110_fu_1292_p2;
        Range1_all_ones_111_reg_4109 <= Range1_all_ones_111_fu_1384_p2;
        Range1_all_ones_112_reg_4131 <= Range1_all_ones_112_fu_1476_p2;
        Range1_all_ones_113_reg_4153 <= Range1_all_ones_113_fu_1568_p2;
        Range1_all_ones_114_reg_4175 <= Range1_all_ones_114_fu_1660_p2;
        Range1_all_ones_115_reg_4197 <= Range1_all_ones_115_fu_1752_p2;
        Range1_all_ones_116_reg_4219 <= Range1_all_ones_116_fu_1844_p2;
        Range1_all_ones_117_reg_4241 <= Range1_all_ones_117_fu_1936_p2;
        Range1_all_ones_118_reg_4263 <= Range1_all_ones_118_fu_2028_p2;
        Range1_all_ones_119_reg_4285 <= Range1_all_ones_119_fu_2120_p2;
        Range1_all_ones_120_reg_4307 <= Range1_all_ones_120_fu_2212_p2;
        Range1_all_ones_121_reg_4329 <= Range1_all_ones_121_fu_2304_p2;
        Range1_all_ones_122_reg_4351 <= Range1_all_ones_122_fu_2396_p2;
        Range1_all_ones_123_reg_4373 <= Range1_all_ones_123_fu_2488_p2;
        Range1_all_ones_124_reg_4395 <= Range1_all_ones_124_fu_2580_p2;
        Range1_all_ones_125_reg_4417 <= Range1_all_ones_125_fu_2672_p2;
        Range1_all_ones_126_reg_4439 <= Range1_all_ones_126_fu_2764_p2;
        Range1_all_ones_127_reg_4461 <= Range1_all_ones_127_fu_2856_p2;
        Range1_all_ones_reg_3955 <= Range1_all_ones_fu_740_p2;
        Range1_all_zeros_105_reg_3982 <= Range1_all_zeros_105_fu_838_p2;
        Range1_all_zeros_106_reg_4004 <= Range1_all_zeros_106_fu_930_p2;
        Range1_all_zeros_107_reg_4026 <= Range1_all_zeros_107_fu_1022_p2;
        Range1_all_zeros_108_reg_4048 <= Range1_all_zeros_108_fu_1114_p2;
        Range1_all_zeros_109_reg_4070 <= Range1_all_zeros_109_fu_1206_p2;
        Range1_all_zeros_110_reg_4092 <= Range1_all_zeros_110_fu_1298_p2;
        Range1_all_zeros_111_reg_4114 <= Range1_all_zeros_111_fu_1390_p2;
        Range1_all_zeros_112_reg_4136 <= Range1_all_zeros_112_fu_1482_p2;
        Range1_all_zeros_113_reg_4158 <= Range1_all_zeros_113_fu_1574_p2;
        Range1_all_zeros_114_reg_4180 <= Range1_all_zeros_114_fu_1666_p2;
        Range1_all_zeros_115_reg_4202 <= Range1_all_zeros_115_fu_1758_p2;
        Range1_all_zeros_116_reg_4224 <= Range1_all_zeros_116_fu_1850_p2;
        Range1_all_zeros_117_reg_4246 <= Range1_all_zeros_117_fu_1942_p2;
        Range1_all_zeros_118_reg_4268 <= Range1_all_zeros_118_fu_2034_p2;
        Range1_all_zeros_119_reg_4290 <= Range1_all_zeros_119_fu_2126_p2;
        Range1_all_zeros_120_reg_4312 <= Range1_all_zeros_120_fu_2218_p2;
        Range1_all_zeros_121_reg_4334 <= Range1_all_zeros_121_fu_2310_p2;
        Range1_all_zeros_122_reg_4356 <= Range1_all_zeros_122_fu_2402_p2;
        Range1_all_zeros_123_reg_4378 <= Range1_all_zeros_123_fu_2494_p2;
        Range1_all_zeros_124_reg_4400 <= Range1_all_zeros_124_fu_2586_p2;
        Range1_all_zeros_125_reg_4422 <= Range1_all_zeros_125_fu_2678_p2;
        Range1_all_zeros_126_reg_4444 <= Range1_all_zeros_126_fu_2770_p2;
        Range1_all_zeros_127_reg_4466 <= Range1_all_zeros_127_fu_2862_p2;
        Range1_all_zeros_reg_3960 <= Range1_all_zeros_fu_746_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln1649_105_reg_3966 <= icmp_ln1649_105_fu_752_p2;
        icmp_ln1649_106_reg_3988 <= icmp_ln1649_106_fu_844_p2;
        icmp_ln1649_107_reg_4010 <= icmp_ln1649_107_fu_936_p2;
        icmp_ln1649_108_reg_4032 <= icmp_ln1649_108_fu_1028_p2;
        icmp_ln1649_109_reg_4054 <= icmp_ln1649_109_fu_1120_p2;
        icmp_ln1649_110_reg_4076 <= icmp_ln1649_110_fu_1212_p2;
        icmp_ln1649_111_reg_4098 <= icmp_ln1649_111_fu_1304_p2;
        icmp_ln1649_112_reg_4120 <= icmp_ln1649_112_fu_1396_p2;
        icmp_ln1649_113_reg_4142 <= icmp_ln1649_113_fu_1488_p2;
        icmp_ln1649_114_reg_4164 <= icmp_ln1649_114_fu_1580_p2;
        icmp_ln1649_115_reg_4186 <= icmp_ln1649_115_fu_1672_p2;
        icmp_ln1649_116_reg_4208 <= icmp_ln1649_116_fu_1764_p2;
        icmp_ln1649_117_reg_4230 <= icmp_ln1649_117_fu_1856_p2;
        icmp_ln1649_118_reg_4252 <= icmp_ln1649_118_fu_1948_p2;
        icmp_ln1649_119_reg_4274 <= icmp_ln1649_119_fu_2040_p2;
        icmp_ln1649_120_reg_4296 <= icmp_ln1649_120_fu_2132_p2;
        icmp_ln1649_121_reg_4318 <= icmp_ln1649_121_fu_2224_p2;
        icmp_ln1649_122_reg_4340 <= icmp_ln1649_122_fu_2316_p2;
        icmp_ln1649_123_reg_4362 <= icmp_ln1649_123_fu_2408_p2;
        icmp_ln1649_124_reg_4384 <= icmp_ln1649_124_fu_2500_p2;
        icmp_ln1649_125_reg_4406 <= icmp_ln1649_125_fu_2592_p2;
        icmp_ln1649_126_reg_4428 <= icmp_ln1649_126_fu_2684_p2;
        icmp_ln1649_127_reg_4450 <= icmp_ln1649_127_fu_2776_p2;
        icmp_ln1649_reg_3944 <= icmp_ln1649_fu_666_p2;
        layer10_out_read_reg_3916 <= layer10_out_dout;
        p_Val2_240_reg_3949 <= p_Val2_240_fu_724_p2;
        p_Val2_242_reg_3971 <= p_Val2_242_fu_816_p2;
        p_Val2_244_reg_3993 <= p_Val2_244_fu_908_p2;
        p_Val2_246_reg_4015 <= p_Val2_246_fu_1000_p2;
        p_Val2_247_reg_4037 <= p_Val2_247_fu_1092_p2;
        p_Val2_248_reg_4059 <= p_Val2_248_fu_1184_p2;
        p_Val2_249_reg_4081 <= p_Val2_249_fu_1276_p2;
        p_Val2_250_reg_4103 <= p_Val2_250_fu_1368_p2;
        p_Val2_251_reg_4125 <= p_Val2_251_fu_1460_p2;
        p_Val2_252_reg_4147 <= p_Val2_252_fu_1552_p2;
        p_Val2_253_reg_4169 <= p_Val2_253_fu_1644_p2;
        p_Val2_254_reg_4191 <= p_Val2_254_fu_1736_p2;
        p_Val2_255_reg_4213 <= p_Val2_255_fu_1828_p2;
        p_Val2_256_reg_4235 <= p_Val2_256_fu_1920_p2;
        p_Val2_257_reg_4257 <= p_Val2_257_fu_2012_p2;
        p_Val2_258_reg_4279 <= p_Val2_258_fu_2104_p2;
        p_Val2_259_reg_4301 <= p_Val2_259_fu_2196_p2;
        p_Val2_260_reg_4323 <= p_Val2_260_fu_2288_p2;
        p_Val2_261_reg_4345 <= p_Val2_261_fu_2380_p2;
        p_Val2_262_reg_4367 <= p_Val2_262_fu_2472_p2;
        p_Val2_263_reg_4389 <= p_Val2_263_fu_2564_p2;
        p_Val2_264_reg_4411 <= p_Val2_264_fu_2656_p2;
        p_Val2_267_reg_4433 <= p_Val2_267_fu_2748_p2;
        p_Val2_269_reg_4455 <= p_Val2_269_fu_2840_p2;
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_415_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_390;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer10_out_blk_n = layer10_out_empty_n;
    end else begin
        layer10_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer10_out_read = 1'b1;
    end else begin
        layer10_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer12_out_blk_n = layer12_out_full_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer12_out_write = 1'b1;
    end else begin
        layer12_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_105_fu_832_p2 = ((tmp_208_fu_822_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_106_fu_924_p2 = ((tmp_210_fu_914_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_107_fu_1016_p2 = ((tmp_212_fu_1006_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_108_fu_1108_p2 = ((tmp_213_fu_1098_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_109_fu_1200_p2 = ((tmp_215_fu_1190_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_110_fu_1292_p2 = ((tmp_217_fu_1282_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_111_fu_1384_p2 = ((tmp_219_fu_1374_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_112_fu_1476_p2 = ((tmp_221_fu_1466_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_113_fu_1568_p2 = ((tmp_223_fu_1558_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_114_fu_1660_p2 = ((tmp_225_fu_1650_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_115_fu_1752_p2 = ((tmp_227_fu_1742_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_116_fu_1844_p2 = ((tmp_229_fu_1834_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_117_fu_1936_p2 = ((tmp_231_fu_1926_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_118_fu_2028_p2 = ((tmp_233_fu_2018_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_119_fu_2120_p2 = ((tmp_235_fu_2110_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_120_fu_2212_p2 = ((tmp_237_fu_2202_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_121_fu_2304_p2 = ((tmp_239_fu_2294_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_122_fu_2396_p2 = ((tmp_241_fu_2386_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_123_fu_2488_p2 = ((tmp_243_fu_2478_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_124_fu_2580_p2 = ((tmp_245_fu_2570_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_125_fu_2672_p2 = ((tmp_247_fu_2662_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_126_fu_2764_p2 = ((tmp_249_fu_2754_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_127_fu_2856_p2 = ((tmp_251_fu_2846_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_740_p2 = ((tmp_s_fu_730_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_zeros_105_fu_838_p2 = ((tmp_208_fu_822_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_106_fu_930_p2 = ((tmp_210_fu_914_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_107_fu_1022_p2 = ((tmp_212_fu_1006_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_108_fu_1114_p2 = ((tmp_213_fu_1098_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_109_fu_1206_p2 = ((tmp_215_fu_1190_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_110_fu_1298_p2 = ((tmp_217_fu_1282_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_111_fu_1390_p2 = ((tmp_219_fu_1374_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_112_fu_1482_p2 = ((tmp_221_fu_1466_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_113_fu_1574_p2 = ((tmp_223_fu_1558_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_114_fu_1666_p2 = ((tmp_225_fu_1650_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_115_fu_1758_p2 = ((tmp_227_fu_1742_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_116_fu_1850_p2 = ((tmp_229_fu_1834_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_117_fu_1942_p2 = ((tmp_231_fu_1926_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_118_fu_2034_p2 = ((tmp_233_fu_2018_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_119_fu_2126_p2 = ((tmp_235_fu_2110_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_120_fu_2218_p2 = ((tmp_237_fu_2202_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_121_fu_2310_p2 = ((tmp_239_fu_2294_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_122_fu_2402_p2 = ((tmp_241_fu_2386_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_123_fu_2494_p2 = ((tmp_243_fu_2478_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_124_fu_2586_p2 = ((tmp_245_fu_2570_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_125_fu_2678_p2 = ((tmp_247_fu_2662_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_126_fu_2770_p2 = ((tmp_249_fu_2754_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_127_fu_2862_p2 = ((tmp_251_fu_2846_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_746_p2 = ((tmp_s_fu_730_p4 == 6'd0) ? 1'b1 : 1'b0);

assign and_ln374_105_fu_806_p2 = (p_Result_672_fu_776_p3 & or_ln374_105_fu_800_p2);

assign and_ln374_106_fu_898_p2 = (p_Result_674_fu_868_p3 & or_ln374_106_fu_892_p2);

assign and_ln374_107_fu_990_p2 = (p_Result_676_fu_960_p3 & or_ln374_107_fu_984_p2);

assign and_ln374_108_fu_1082_p2 = (p_Result_678_fu_1052_p3 & or_ln374_108_fu_1076_p2);

assign and_ln374_109_fu_1174_p2 = (p_Result_680_fu_1144_p3 & or_ln374_109_fu_1168_p2);

assign and_ln374_110_fu_1266_p2 = (p_Result_682_fu_1236_p3 & or_ln374_110_fu_1260_p2);

assign and_ln374_111_fu_1358_p2 = (p_Result_684_fu_1328_p3 & or_ln374_111_fu_1352_p2);

assign and_ln374_112_fu_1450_p2 = (p_Result_686_fu_1420_p3 & or_ln374_112_fu_1444_p2);

assign and_ln374_113_fu_1542_p2 = (p_Result_688_fu_1512_p3 & or_ln374_113_fu_1536_p2);

assign and_ln374_114_fu_1634_p2 = (p_Result_690_fu_1604_p3 & or_ln374_114_fu_1628_p2);

assign and_ln374_115_fu_1726_p2 = (p_Result_692_fu_1696_p3 & or_ln374_115_fu_1720_p2);

assign and_ln374_116_fu_1818_p2 = (p_Result_694_fu_1788_p3 & or_ln374_116_fu_1812_p2);

assign and_ln374_117_fu_1910_p2 = (p_Result_696_fu_1880_p3 & or_ln374_117_fu_1904_p2);

assign and_ln374_118_fu_2002_p2 = (p_Result_698_fu_1972_p3 & or_ln374_118_fu_1996_p2);

assign and_ln374_119_fu_2094_p2 = (p_Result_700_fu_2064_p3 & or_ln374_119_fu_2088_p2);

assign and_ln374_120_fu_2186_p2 = (p_Result_702_fu_2156_p3 & or_ln374_120_fu_2180_p2);

assign and_ln374_121_fu_2278_p2 = (p_Result_704_fu_2248_p3 & or_ln374_121_fu_2272_p2);

assign and_ln374_122_fu_2370_p2 = (p_Result_706_fu_2340_p3 & or_ln374_122_fu_2364_p2);

assign and_ln374_123_fu_2462_p2 = (p_Result_708_fu_2432_p3 & or_ln374_123_fu_2456_p2);

assign and_ln374_124_fu_2554_p2 = (p_Result_710_fu_2524_p3 & or_ln374_124_fu_2548_p2);

assign and_ln374_125_fu_2646_p2 = (p_Result_712_fu_2616_p3 & or_ln374_125_fu_2640_p2);

assign and_ln374_126_fu_2738_p2 = (p_Result_714_fu_2708_p3 & or_ln374_126_fu_2732_p2);

assign and_ln374_127_fu_2830_p2 = (p_Result_716_fu_2800_p3 & or_ln374_127_fu_2824_p2);

assign and_ln374_fu_714_p2 = (p_Result_670_fu_690_p3 & or_ln374_fu_708_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((layer12_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer10_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((layer12_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer10_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((layer12_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer10_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer10_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (layer12_out_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_304 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign deleted_zeros_105_fu_2929_p3 = ((p_Result_673_fu_2909_p3[0:0] == 1'b1) ? select_ln888_105_fu_2923_p3 : Range1_all_zeros_105_reg_3982);

assign deleted_zeros_106_fu_2970_p3 = ((p_Result_675_fu_2950_p3[0:0] == 1'b1) ? select_ln888_106_fu_2964_p3 : Range1_all_zeros_106_reg_4004);

assign deleted_zeros_107_fu_3011_p3 = ((p_Result_677_fu_2991_p3[0:0] == 1'b1) ? select_ln888_107_fu_3005_p3 : Range1_all_zeros_107_reg_4026);

assign deleted_zeros_108_fu_3052_p3 = ((p_Result_679_fu_3032_p3[0:0] == 1'b1) ? select_ln888_108_fu_3046_p3 : Range1_all_zeros_108_reg_4048);

assign deleted_zeros_109_fu_3093_p3 = ((p_Result_681_fu_3073_p3[0:0] == 1'b1) ? select_ln888_109_fu_3087_p3 : Range1_all_zeros_109_reg_4070);

assign deleted_zeros_110_fu_3134_p3 = ((p_Result_683_fu_3114_p3[0:0] == 1'b1) ? select_ln888_110_fu_3128_p3 : Range1_all_zeros_110_reg_4092);

assign deleted_zeros_111_fu_3175_p3 = ((p_Result_685_fu_3155_p3[0:0] == 1'b1) ? select_ln888_111_fu_3169_p3 : Range1_all_zeros_111_reg_4114);

assign deleted_zeros_112_fu_3216_p3 = ((p_Result_687_fu_3196_p3[0:0] == 1'b1) ? select_ln888_112_fu_3210_p3 : Range1_all_zeros_112_reg_4136);

assign deleted_zeros_113_fu_3257_p3 = ((p_Result_689_fu_3237_p3[0:0] == 1'b1) ? select_ln888_113_fu_3251_p3 : Range1_all_zeros_113_reg_4158);

assign deleted_zeros_114_fu_3298_p3 = ((p_Result_691_fu_3278_p3[0:0] == 1'b1) ? select_ln888_114_fu_3292_p3 : Range1_all_zeros_114_reg_4180);

assign deleted_zeros_115_fu_3339_p3 = ((p_Result_693_fu_3319_p3[0:0] == 1'b1) ? select_ln888_115_fu_3333_p3 : Range1_all_zeros_115_reg_4202);

assign deleted_zeros_116_fu_3380_p3 = ((p_Result_695_fu_3360_p3[0:0] == 1'b1) ? select_ln888_116_fu_3374_p3 : Range1_all_zeros_116_reg_4224);

assign deleted_zeros_117_fu_3421_p3 = ((p_Result_697_fu_3401_p3[0:0] == 1'b1) ? select_ln888_117_fu_3415_p3 : Range1_all_zeros_117_reg_4246);

assign deleted_zeros_118_fu_3462_p3 = ((p_Result_699_fu_3442_p3[0:0] == 1'b1) ? select_ln888_118_fu_3456_p3 : Range1_all_zeros_118_reg_4268);

assign deleted_zeros_119_fu_3503_p3 = ((p_Result_701_fu_3483_p3[0:0] == 1'b1) ? select_ln888_119_fu_3497_p3 : Range1_all_zeros_119_reg_4290);

assign deleted_zeros_120_fu_3544_p3 = ((p_Result_703_fu_3524_p3[0:0] == 1'b1) ? select_ln888_120_fu_3538_p3 : Range1_all_zeros_120_reg_4312);

assign deleted_zeros_121_fu_3585_p3 = ((p_Result_705_fu_3565_p3[0:0] == 1'b1) ? select_ln888_121_fu_3579_p3 : Range1_all_zeros_121_reg_4334);

assign deleted_zeros_122_fu_3626_p3 = ((p_Result_707_fu_3606_p3[0:0] == 1'b1) ? select_ln888_122_fu_3620_p3 : Range1_all_zeros_122_reg_4356);

assign deleted_zeros_123_fu_3667_p3 = ((p_Result_709_fu_3647_p3[0:0] == 1'b1) ? select_ln888_123_fu_3661_p3 : Range1_all_zeros_123_reg_4378);

assign deleted_zeros_124_fu_3708_p3 = ((p_Result_711_fu_3688_p3[0:0] == 1'b1) ? select_ln888_124_fu_3702_p3 : Range1_all_zeros_124_reg_4400);

assign deleted_zeros_125_fu_3749_p3 = ((p_Result_713_fu_3729_p3[0:0] == 1'b1) ? select_ln888_125_fu_3743_p3 : Range1_all_zeros_125_reg_4422);

assign deleted_zeros_126_fu_3790_p3 = ((p_Result_715_fu_3770_p3[0:0] == 1'b1) ? select_ln888_126_fu_3784_p3 : Range1_all_zeros_126_reg_4444);

assign deleted_zeros_127_fu_3831_p3 = ((p_Result_717_fu_3811_p3[0:0] == 1'b1) ? select_ln888_127_fu_3825_p3 : Range1_all_zeros_127_reg_4466);

assign deleted_zeros_fu_2888_p3 = ((p_Result_671_fu_2868_p3[0:0] == 1'b1) ? select_ln888_fu_2882_p3 : Range1_all_zeros_reg_3960);

assign i_2_fu_421_p2 = (ap_sig_allocacmp_i_1 + 5'd1);

assign icmp_ln1649_105_fu_752_p2 = (($signed(in_data_data_16_fu_456_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_106_fu_844_p2 = (($signed(in_data_data_17_fu_466_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_107_fu_936_p2 = (($signed(in_data_data_18_fu_476_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_108_fu_1028_p2 = (($signed(p_Val2_169_fu_486_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_109_fu_1120_p2 = (($signed(p_Val2_95_fu_496_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_110_fu_1212_p2 = (($signed(p_Val2_96_fu_506_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_111_fu_1304_p2 = (($signed(p_Val2_97_fu_516_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_112_fu_1396_p2 = (($signed(p_Val2_98_fu_526_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_113_fu_1488_p2 = (($signed(p_Val2_99_fu_536_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_114_fu_1580_p2 = (($signed(p_Val2_100_fu_546_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_115_fu_1672_p2 = (($signed(p_Val2_101_fu_556_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_116_fu_1764_p2 = (($signed(p_Val2_102_fu_566_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_117_fu_1856_p2 = (($signed(p_Val2_103_fu_576_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_118_fu_1948_p2 = (($signed(p_Val2_104_fu_586_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_119_fu_2040_p2 = (($signed(p_Val2_105_fu_596_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_120_fu_2132_p2 = (($signed(p_Val2_106_fu_606_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_121_fu_2224_p2 = (($signed(p_Val2_107_fu_616_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_122_fu_2316_p2 = (($signed(p_Val2_108_fu_626_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_123_fu_2408_p2 = (($signed(p_Val2_109_fu_636_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_124_fu_2500_p2 = (($signed(p_Val2_110_fu_646_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_125_fu_2592_p2 = (($signed(p_Val2_111_fu_656_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_126_fu_2684_p2 = (($signed(p_Val2_265_fu_436_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_127_fu_2776_p2 = (($signed(p_Val2_168_fu_446_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_fu_666_p2 = (($signed(in_data_data_fu_432_p1) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_415_p2 = ((ap_sig_allocacmp_i_1 == 5'd16) ? 1'b1 : 1'b0);

assign in_data_data_16_fu_456_p4 = {{layer10_out_dout[31:16]}};

assign in_data_data_17_fu_466_p4 = {{layer10_out_dout[47:32]}};

assign in_data_data_18_fu_476_p4 = {{layer10_out_dout[63:48]}};

assign in_data_data_fu_432_p1 = layer10_out_dout[15:0];

assign layer12_out_din = {{{{{{{{{{{{{{{{{{{{{{{{select_ln1649_119_fu_3845_p3}, {select_ln1649_118_fu_3804_p3}}, {select_ln1649_117_fu_3763_p3}}, {select_ln1649_116_fu_3722_p3}}, {select_ln1649_115_fu_3681_p3}}, {select_ln1649_114_fu_3640_p3}}, {select_ln1649_113_fu_3599_p3}}, {select_ln1649_112_fu_3558_p3}}, {select_ln1649_111_fu_3517_p3}}, {select_ln1649_110_fu_3476_p3}}, {select_ln1649_109_fu_3435_p3}}, {select_ln1649_108_fu_3394_p3}}, {select_ln1649_107_fu_3353_p3}}, {select_ln1649_106_fu_3312_p3}}, {select_ln1649_105_fu_3271_p3}}, {select_ln1649_fu_3230_p3}}, {out_data_data_15_fu_3189_p3}}, {out_data_data_13_fu_3148_p3}}, {out_data_data_11_fu_3107_p3}}, {out_data_data_9_fu_3066_p3}}, {out_data_data_7_fu_3025_p3}}, {out_data_data_5_fu_2984_p3}}, {out_data_data_3_fu_2943_p3}}, {out_data_data_1_fu_2902_p3}};

assign or_ln374_105_fu_800_p2 = (r_105_fu_794_p2 | p_Result_603_fu_768_p3);

assign or_ln374_106_fu_892_p2 = (r_106_fu_886_p2 | p_Result_606_fu_860_p3);

assign or_ln374_107_fu_984_p2 = (r_107_fu_978_p2 | p_Result_609_fu_952_p3);

assign or_ln374_108_fu_1076_p2 = (r_108_fu_1070_p2 | p_Result_612_fu_1044_p3);

assign or_ln374_109_fu_1168_p2 = (r_109_fu_1162_p2 | p_Result_615_fu_1136_p3);

assign or_ln374_110_fu_1260_p2 = (r_110_fu_1254_p2 | p_Result_618_fu_1228_p3);

assign or_ln374_111_fu_1352_p2 = (r_111_fu_1346_p2 | p_Result_621_fu_1320_p3);

assign or_ln374_112_fu_1444_p2 = (r_112_fu_1438_p2 | p_Result_624_fu_1412_p3);

assign or_ln374_113_fu_1536_p2 = (r_113_fu_1530_p2 | p_Result_627_fu_1504_p3);

assign or_ln374_114_fu_1628_p2 = (r_114_fu_1622_p2 | p_Result_630_fu_1596_p3);

assign or_ln374_115_fu_1720_p2 = (r_115_fu_1714_p2 | p_Result_633_fu_1688_p3);

assign or_ln374_116_fu_1812_p2 = (r_116_fu_1806_p2 | p_Result_636_fu_1780_p3);

assign or_ln374_117_fu_1904_p2 = (r_117_fu_1898_p2 | p_Result_639_fu_1872_p3);

assign or_ln374_118_fu_1996_p2 = (r_118_fu_1990_p2 | p_Result_642_fu_1964_p3);

assign or_ln374_119_fu_2088_p2 = (r_119_fu_2082_p2 | p_Result_645_fu_2056_p3);

assign or_ln374_120_fu_2180_p2 = (r_120_fu_2174_p2 | p_Result_648_fu_2148_p3);

assign or_ln374_121_fu_2272_p2 = (r_121_fu_2266_p2 | p_Result_651_fu_2240_p3);

assign or_ln374_122_fu_2364_p2 = (r_122_fu_2358_p2 | p_Result_654_fu_2332_p3);

assign or_ln374_123_fu_2456_p2 = (r_123_fu_2450_p2 | p_Result_657_fu_2424_p3);

assign or_ln374_124_fu_2548_p2 = (r_124_fu_2542_p2 | p_Result_660_fu_2516_p3);

assign or_ln374_125_fu_2640_p2 = (r_125_fu_2634_p2 | p_Result_663_fu_2608_p3);

assign or_ln374_126_fu_2732_p2 = (r_126_fu_2726_p2 | p_Result_666_fu_2700_p3);

assign or_ln374_127_fu_2824_p2 = (r_127_fu_2818_p2 | p_Result_669_fu_2792_p3);

assign or_ln374_fu_708_p2 = (r_fu_702_p2 | p_Result_s_fu_682_p3);

assign out_data_data_10_fu_3100_p3 = ((deleted_zeros_109_fu_3093_p3[0:0] == 1'b1) ? p_Val2_248_reg_4059 : 6'd63);

assign out_data_data_11_fu_3107_p3 = ((icmp_ln1649_109_reg_4054[0:0] == 1'b1) ? out_data_data_10_fu_3100_p3 : 6'd0);

assign out_data_data_12_fu_3141_p3 = ((deleted_zeros_110_fu_3134_p3[0:0] == 1'b1) ? p_Val2_249_reg_4081 : 6'd63);

assign out_data_data_13_fu_3148_p3 = ((icmp_ln1649_110_reg_4076[0:0] == 1'b1) ? out_data_data_12_fu_3141_p3 : 6'd0);

assign out_data_data_14_fu_3182_p3 = ((deleted_zeros_111_fu_3175_p3[0:0] == 1'b1) ? p_Val2_250_reg_4103 : 6'd63);

assign out_data_data_15_fu_3189_p3 = ((icmp_ln1649_111_reg_4098[0:0] == 1'b1) ? out_data_data_14_fu_3182_p3 : 6'd0);

assign out_data_data_1_fu_2902_p3 = ((icmp_ln1649_reg_3944[0:0] == 1'b1) ? out_data_data_fu_2895_p3 : 6'd0);

assign out_data_data_2_fu_2936_p3 = ((deleted_zeros_105_fu_2929_p3[0:0] == 1'b1) ? p_Val2_242_reg_3971 : 6'd63);

assign out_data_data_3_fu_2943_p3 = ((icmp_ln1649_105_reg_3966[0:0] == 1'b1) ? out_data_data_2_fu_2936_p3 : 6'd0);

assign out_data_data_4_fu_2977_p3 = ((deleted_zeros_106_fu_2970_p3[0:0] == 1'b1) ? p_Val2_244_reg_3993 : 6'd63);

assign out_data_data_5_fu_2984_p3 = ((icmp_ln1649_106_reg_3988[0:0] == 1'b1) ? out_data_data_4_fu_2977_p3 : 6'd0);

assign out_data_data_6_fu_3018_p3 = ((deleted_zeros_107_fu_3011_p3[0:0] == 1'b1) ? p_Val2_246_reg_4015 : 6'd63);

assign out_data_data_7_fu_3025_p3 = ((icmp_ln1649_107_reg_4010[0:0] == 1'b1) ? out_data_data_6_fu_3018_p3 : 6'd0);

assign out_data_data_8_fu_3059_p3 = ((deleted_zeros_108_fu_3052_p3[0:0] == 1'b1) ? p_Val2_247_reg_4037 : 6'd63);

assign out_data_data_9_fu_3066_p3 = ((icmp_ln1649_108_reg_4032[0:0] == 1'b1) ? out_data_data_8_fu_3059_p3 : 6'd0);

assign out_data_data_fu_2895_p3 = ((deleted_zeros_fu_2888_p3[0:0] == 1'b1) ? p_Val2_240_reg_3949 : 6'd63);

assign p_Result_603_fu_768_p3 = layer10_out_dout[32'd20];

assign p_Result_606_fu_860_p3 = layer10_out_dout[32'd36];

assign p_Result_609_fu_952_p3 = layer10_out_dout[32'd52];

assign p_Result_612_fu_1044_p3 = layer10_out_dout[32'd68];

assign p_Result_615_fu_1136_p3 = layer10_out_dout[32'd84];

assign p_Result_618_fu_1228_p3 = layer10_out_dout[32'd100];

assign p_Result_621_fu_1320_p3 = layer10_out_dout[32'd116];

assign p_Result_624_fu_1412_p3 = layer10_out_dout[32'd132];

assign p_Result_627_fu_1504_p3 = layer10_out_dout[32'd148];

assign p_Result_630_fu_1596_p3 = layer10_out_dout[32'd164];

assign p_Result_633_fu_1688_p3 = layer10_out_dout[32'd180];

assign p_Result_636_fu_1780_p3 = layer10_out_dout[32'd196];

assign p_Result_639_fu_1872_p3 = layer10_out_dout[32'd212];

assign p_Result_642_fu_1964_p3 = layer10_out_dout[32'd228];

assign p_Result_645_fu_2056_p3 = layer10_out_dout[32'd244];

assign p_Result_648_fu_2148_p3 = layer10_out_dout[32'd260];

assign p_Result_651_fu_2240_p3 = layer10_out_dout[32'd276];

assign p_Result_654_fu_2332_p3 = layer10_out_dout[32'd292];

assign p_Result_657_fu_2424_p3 = layer10_out_dout[32'd308];

assign p_Result_660_fu_2516_p3 = layer10_out_dout[32'd324];

assign p_Result_663_fu_2608_p3 = layer10_out_dout[32'd340];

assign p_Result_666_fu_2700_p3 = layer10_out_dout[32'd356];

assign p_Result_669_fu_2792_p3 = layer10_out_dout[32'd372];

assign p_Result_670_fu_690_p3 = layer10_out_dout[32'd3];

assign p_Result_671_fu_2868_p3 = layer10_out_read_reg_3916[32'd9];

assign p_Result_672_fu_776_p3 = layer10_out_dout[32'd19];

assign p_Result_673_fu_2909_p3 = layer10_out_read_reg_3916[32'd25];

assign p_Result_674_fu_868_p3 = layer10_out_dout[32'd35];

assign p_Result_675_fu_2950_p3 = layer10_out_read_reg_3916[32'd41];

assign p_Result_676_fu_960_p3 = layer10_out_dout[32'd51];

assign p_Result_677_fu_2991_p3 = layer10_out_read_reg_3916[32'd57];

assign p_Result_678_fu_1052_p3 = layer10_out_dout[32'd67];

assign p_Result_679_fu_3032_p3 = layer10_out_read_reg_3916[32'd73];

assign p_Result_680_fu_1144_p3 = layer10_out_dout[32'd83];

assign p_Result_681_fu_3073_p3 = layer10_out_read_reg_3916[32'd89];

assign p_Result_682_fu_1236_p3 = layer10_out_dout[32'd99];

assign p_Result_683_fu_3114_p3 = layer10_out_read_reg_3916[32'd105];

assign p_Result_684_fu_1328_p3 = layer10_out_dout[32'd115];

assign p_Result_685_fu_3155_p3 = layer10_out_read_reg_3916[32'd121];

assign p_Result_686_fu_1420_p3 = layer10_out_dout[32'd131];

assign p_Result_687_fu_3196_p3 = layer10_out_read_reg_3916[32'd137];

assign p_Result_688_fu_1512_p3 = layer10_out_dout[32'd147];

assign p_Result_689_fu_3237_p3 = layer10_out_read_reg_3916[32'd153];

assign p_Result_690_fu_1604_p3 = layer10_out_dout[32'd163];

assign p_Result_691_fu_3278_p3 = layer10_out_read_reg_3916[32'd169];

assign p_Result_692_fu_1696_p3 = layer10_out_dout[32'd179];

assign p_Result_693_fu_3319_p3 = layer10_out_read_reg_3916[32'd185];

assign p_Result_694_fu_1788_p3 = layer10_out_dout[32'd195];

assign p_Result_695_fu_3360_p3 = layer10_out_read_reg_3916[32'd201];

assign p_Result_696_fu_1880_p3 = layer10_out_dout[32'd211];

assign p_Result_697_fu_3401_p3 = layer10_out_read_reg_3916[32'd217];

assign p_Result_698_fu_1972_p3 = layer10_out_dout[32'd227];

assign p_Result_699_fu_3442_p3 = layer10_out_read_reg_3916[32'd233];

assign p_Result_700_fu_2064_p3 = layer10_out_dout[32'd243];

assign p_Result_701_fu_3483_p3 = layer10_out_read_reg_3916[32'd249];

assign p_Result_702_fu_2156_p3 = layer10_out_dout[32'd259];

assign p_Result_703_fu_3524_p3 = layer10_out_read_reg_3916[32'd265];

assign p_Result_704_fu_2248_p3 = layer10_out_dout[32'd275];

assign p_Result_705_fu_3565_p3 = layer10_out_read_reg_3916[32'd281];

assign p_Result_706_fu_2340_p3 = layer10_out_dout[32'd291];

assign p_Result_707_fu_3606_p3 = layer10_out_read_reg_3916[32'd297];

assign p_Result_708_fu_2432_p3 = layer10_out_dout[32'd307];

assign p_Result_709_fu_3647_p3 = layer10_out_read_reg_3916[32'd313];

assign p_Result_710_fu_2524_p3 = layer10_out_dout[32'd323];

assign p_Result_711_fu_3688_p3 = layer10_out_read_reg_3916[32'd329];

assign p_Result_712_fu_2616_p3 = layer10_out_dout[32'd339];

assign p_Result_713_fu_3729_p3 = layer10_out_read_reg_3916[32'd345];

assign p_Result_714_fu_2708_p3 = layer10_out_dout[32'd355];

assign p_Result_715_fu_3770_p3 = layer10_out_read_reg_3916[32'd361];

assign p_Result_716_fu_2800_p3 = layer10_out_dout[32'd371];

assign p_Result_717_fu_3811_p3 = layer10_out_read_reg_3916[32'd377];

assign p_Result_s_fu_682_p3 = layer10_out_dout[32'd4];

assign p_Val2_100_fu_546_p4 = {{layer10_out_dout[175:160]}};

assign p_Val2_101_fu_556_p4 = {{layer10_out_dout[191:176]}};

assign p_Val2_102_fu_566_p4 = {{layer10_out_dout[207:192]}};

assign p_Val2_103_fu_576_p4 = {{layer10_out_dout[223:208]}};

assign p_Val2_104_fu_586_p4 = {{layer10_out_dout[239:224]}};

assign p_Val2_105_fu_596_p4 = {{layer10_out_dout[255:240]}};

assign p_Val2_106_fu_606_p4 = {{layer10_out_dout[271:256]}};

assign p_Val2_107_fu_616_p4 = {{layer10_out_dout[287:272]}};

assign p_Val2_108_fu_626_p4 = {{layer10_out_dout[303:288]}};

assign p_Val2_109_fu_636_p4 = {{layer10_out_dout[319:304]}};

assign p_Val2_110_fu_646_p4 = {{layer10_out_dout[335:320]}};

assign p_Val2_111_fu_656_p4 = {{layer10_out_dout[351:336]}};

assign p_Val2_168_fu_446_p4 = {{layer10_out_dout[383:368]}};

assign p_Val2_169_fu_486_p4 = {{layer10_out_dout[79:64]}};

assign p_Val2_170_fu_672_p4 = {{layer10_out_dout[9:4]}};

assign p_Val2_171_fu_758_p4 = {{layer10_out_dout[25:20]}};

assign p_Val2_172_fu_850_p4 = {{layer10_out_dout[41:36]}};

assign p_Val2_173_fu_942_p4 = {{layer10_out_dout[57:52]}};

assign p_Val2_174_fu_1034_p4 = {{layer10_out_dout[73:68]}};

assign p_Val2_175_fu_1126_p4 = {{layer10_out_dout[89:84]}};

assign p_Val2_176_fu_1218_p4 = {{layer10_out_dout[105:100]}};

assign p_Val2_177_fu_1310_p4 = {{layer10_out_dout[121:116]}};

assign p_Val2_178_fu_1402_p4 = {{layer10_out_dout[137:132]}};

assign p_Val2_179_fu_1494_p4 = {{layer10_out_dout[153:148]}};

assign p_Val2_180_fu_1586_p4 = {{layer10_out_dout[169:164]}};

assign p_Val2_181_fu_1678_p4 = {{layer10_out_dout[185:180]}};

assign p_Val2_182_fu_1770_p4 = {{layer10_out_dout[201:196]}};

assign p_Val2_183_fu_1862_p4 = {{layer10_out_dout[217:212]}};

assign p_Val2_184_fu_1954_p4 = {{layer10_out_dout[233:228]}};

assign p_Val2_185_fu_2046_p4 = {{layer10_out_dout[249:244]}};

assign p_Val2_186_fu_2138_p4 = {{layer10_out_dout[265:260]}};

assign p_Val2_187_fu_2230_p4 = {{layer10_out_dout[281:276]}};

assign p_Val2_188_fu_2322_p4 = {{layer10_out_dout[297:292]}};

assign p_Val2_189_fu_2414_p4 = {{layer10_out_dout[313:308]}};

assign p_Val2_190_fu_2506_p4 = {{layer10_out_dout[329:324]}};

assign p_Val2_191_fu_2598_p4 = {{layer10_out_dout[345:340]}};

assign p_Val2_240_fu_724_p2 = (p_Val2_170_fu_672_p4 + zext_ln377_fu_720_p1);

assign p_Val2_242_fu_816_p2 = (p_Val2_171_fu_758_p4 + zext_ln377_105_fu_812_p1);

assign p_Val2_244_fu_908_p2 = (p_Val2_172_fu_850_p4 + zext_ln377_106_fu_904_p1);

assign p_Val2_246_fu_1000_p2 = (p_Val2_173_fu_942_p4 + zext_ln377_107_fu_996_p1);

assign p_Val2_247_fu_1092_p2 = (p_Val2_174_fu_1034_p4 + zext_ln377_108_fu_1088_p1);

assign p_Val2_248_fu_1184_p2 = (p_Val2_175_fu_1126_p4 + zext_ln377_109_fu_1180_p1);

assign p_Val2_249_fu_1276_p2 = (p_Val2_176_fu_1218_p4 + zext_ln377_110_fu_1272_p1);

assign p_Val2_250_fu_1368_p2 = (p_Val2_177_fu_1310_p4 + zext_ln377_111_fu_1364_p1);

assign p_Val2_251_fu_1460_p2 = (p_Val2_178_fu_1402_p4 + zext_ln377_112_fu_1456_p1);

assign p_Val2_252_fu_1552_p2 = (p_Val2_179_fu_1494_p4 + zext_ln377_113_fu_1548_p1);

assign p_Val2_253_fu_1644_p2 = (p_Val2_180_fu_1586_p4 + zext_ln377_114_fu_1640_p1);

assign p_Val2_254_fu_1736_p2 = (p_Val2_181_fu_1678_p4 + zext_ln377_115_fu_1732_p1);

assign p_Val2_255_fu_1828_p2 = (p_Val2_182_fu_1770_p4 + zext_ln377_116_fu_1824_p1);

assign p_Val2_256_fu_1920_p2 = (p_Val2_183_fu_1862_p4 + zext_ln377_117_fu_1916_p1);

assign p_Val2_257_fu_2012_p2 = (p_Val2_184_fu_1954_p4 + zext_ln377_118_fu_2008_p1);

assign p_Val2_258_fu_2104_p2 = (p_Val2_185_fu_2046_p4 + zext_ln377_119_fu_2100_p1);

assign p_Val2_259_fu_2196_p2 = (p_Val2_186_fu_2138_p4 + zext_ln377_120_fu_2192_p1);

assign p_Val2_260_fu_2288_p2 = (p_Val2_187_fu_2230_p4 + zext_ln377_121_fu_2284_p1);

assign p_Val2_261_fu_2380_p2 = (p_Val2_188_fu_2322_p4 + zext_ln377_122_fu_2376_p1);

assign p_Val2_262_fu_2472_p2 = (p_Val2_189_fu_2414_p4 + zext_ln377_123_fu_2468_p1);

assign p_Val2_263_fu_2564_p2 = (p_Val2_190_fu_2506_p4 + zext_ln377_124_fu_2560_p1);

assign p_Val2_264_fu_2656_p2 = (p_Val2_191_fu_2598_p4 + zext_ln377_125_fu_2652_p1);

assign p_Val2_265_fu_436_p4 = {{layer10_out_dout[367:352]}};

assign p_Val2_266_fu_2690_p4 = {{layer10_out_dout[361:356]}};

assign p_Val2_267_fu_2748_p2 = (p_Val2_266_fu_2690_p4 + zext_ln377_126_fu_2744_p1);

assign p_Val2_268_fu_2782_p4 = {{layer10_out_dout[377:372]}};

assign p_Val2_269_fu_2840_p2 = (p_Val2_268_fu_2782_p4 + zext_ln377_127_fu_2836_p1);

assign p_Val2_95_fu_496_p4 = {{layer10_out_dout[95:80]}};

assign p_Val2_96_fu_506_p4 = {{layer10_out_dout[111:96]}};

assign p_Val2_97_fu_516_p4 = {{layer10_out_dout[127:112]}};

assign p_Val2_98_fu_526_p4 = {{layer10_out_dout[143:128]}};

assign p_Val2_99_fu_536_p4 = {{layer10_out_dout[159:144]}};

assign r_105_fu_794_p2 = ((tmp_207_fu_784_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_106_fu_886_p2 = ((tmp_209_fu_876_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_107_fu_978_p2 = ((tmp_211_fu_968_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_108_fu_1070_p2 = ((tmp_fu_1060_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_109_fu_1162_p2 = ((tmp_214_fu_1152_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_110_fu_1254_p2 = ((tmp_216_fu_1244_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_111_fu_1346_p2 = ((tmp_218_fu_1336_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_112_fu_1438_p2 = ((tmp_220_fu_1428_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_113_fu_1530_p2 = ((tmp_222_fu_1520_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_114_fu_1622_p2 = ((tmp_224_fu_1612_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_115_fu_1714_p2 = ((tmp_226_fu_1704_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_116_fu_1806_p2 = ((tmp_228_fu_1796_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_117_fu_1898_p2 = ((tmp_230_fu_1888_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_118_fu_1990_p2 = ((tmp_232_fu_1980_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_119_fu_2082_p2 = ((tmp_234_fu_2072_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_120_fu_2174_p2 = ((tmp_236_fu_2164_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_121_fu_2266_p2 = ((tmp_238_fu_2256_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_122_fu_2358_p2 = ((tmp_240_fu_2348_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_123_fu_2450_p2 = ((tmp_242_fu_2440_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_124_fu_2542_p2 = ((tmp_244_fu_2532_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_125_fu_2634_p2 = ((tmp_246_fu_2624_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_126_fu_2726_p2 = ((tmp_248_fu_2716_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_127_fu_2818_p2 = ((tmp_250_fu_2808_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_fu_702_p2 = ((trunc_ln828_fu_698_p1 != 3'd0) ? 1'b1 : 1'b0);

assign select_ln1649_105_fu_3271_p3 = ((icmp_ln1649_113_reg_4142[0:0] == 1'b1) ? select_ln302_105_fu_3264_p3 : 6'd0);

assign select_ln1649_106_fu_3312_p3 = ((icmp_ln1649_114_reg_4164[0:0] == 1'b1) ? select_ln302_106_fu_3305_p3 : 6'd0);

assign select_ln1649_107_fu_3353_p3 = ((icmp_ln1649_115_reg_4186[0:0] == 1'b1) ? select_ln302_107_fu_3346_p3 : 6'd0);

assign select_ln1649_108_fu_3394_p3 = ((icmp_ln1649_116_reg_4208[0:0] == 1'b1) ? select_ln302_108_fu_3387_p3 : 6'd0);

assign select_ln1649_109_fu_3435_p3 = ((icmp_ln1649_117_reg_4230[0:0] == 1'b1) ? select_ln302_109_fu_3428_p3 : 6'd0);

assign select_ln1649_110_fu_3476_p3 = ((icmp_ln1649_118_reg_4252[0:0] == 1'b1) ? select_ln302_110_fu_3469_p3 : 6'd0);

assign select_ln1649_111_fu_3517_p3 = ((icmp_ln1649_119_reg_4274[0:0] == 1'b1) ? select_ln302_111_fu_3510_p3 : 6'd0);

assign select_ln1649_112_fu_3558_p3 = ((icmp_ln1649_120_reg_4296[0:0] == 1'b1) ? select_ln302_112_fu_3551_p3 : 6'd0);

assign select_ln1649_113_fu_3599_p3 = ((icmp_ln1649_121_reg_4318[0:0] == 1'b1) ? select_ln302_113_fu_3592_p3 : 6'd0);

assign select_ln1649_114_fu_3640_p3 = ((icmp_ln1649_122_reg_4340[0:0] == 1'b1) ? select_ln302_114_fu_3633_p3 : 6'd0);

assign select_ln1649_115_fu_3681_p3 = ((icmp_ln1649_123_reg_4362[0:0] == 1'b1) ? select_ln302_115_fu_3674_p3 : 6'd0);

assign select_ln1649_116_fu_3722_p3 = ((icmp_ln1649_124_reg_4384[0:0] == 1'b1) ? select_ln302_116_fu_3715_p3 : 6'd0);

assign select_ln1649_117_fu_3763_p3 = ((icmp_ln1649_125_reg_4406[0:0] == 1'b1) ? select_ln302_117_fu_3756_p3 : 6'd0);

assign select_ln1649_118_fu_3804_p3 = ((icmp_ln1649_126_reg_4428[0:0] == 1'b1) ? select_ln302_118_fu_3797_p3 : 6'd0);

assign select_ln1649_119_fu_3845_p3 = ((icmp_ln1649_127_reg_4450[0:0] == 1'b1) ? select_ln302_119_fu_3838_p3 : 6'd0);

assign select_ln1649_fu_3230_p3 = ((icmp_ln1649_112_reg_4120[0:0] == 1'b1) ? select_ln302_fu_3223_p3 : 6'd0);

assign select_ln302_105_fu_3264_p3 = ((deleted_zeros_113_fu_3257_p3[0:0] == 1'b1) ? p_Val2_252_reg_4147 : 6'd63);

assign select_ln302_106_fu_3305_p3 = ((deleted_zeros_114_fu_3298_p3[0:0] == 1'b1) ? p_Val2_253_reg_4169 : 6'd63);

assign select_ln302_107_fu_3346_p3 = ((deleted_zeros_115_fu_3339_p3[0:0] == 1'b1) ? p_Val2_254_reg_4191 : 6'd63);

assign select_ln302_108_fu_3387_p3 = ((deleted_zeros_116_fu_3380_p3[0:0] == 1'b1) ? p_Val2_255_reg_4213 : 6'd63);

assign select_ln302_109_fu_3428_p3 = ((deleted_zeros_117_fu_3421_p3[0:0] == 1'b1) ? p_Val2_256_reg_4235 : 6'd63);

assign select_ln302_110_fu_3469_p3 = ((deleted_zeros_118_fu_3462_p3[0:0] == 1'b1) ? p_Val2_257_reg_4257 : 6'd63);

assign select_ln302_111_fu_3510_p3 = ((deleted_zeros_119_fu_3503_p3[0:0] == 1'b1) ? p_Val2_258_reg_4279 : 6'd63);

assign select_ln302_112_fu_3551_p3 = ((deleted_zeros_120_fu_3544_p3[0:0] == 1'b1) ? p_Val2_259_reg_4301 : 6'd63);

assign select_ln302_113_fu_3592_p3 = ((deleted_zeros_121_fu_3585_p3[0:0] == 1'b1) ? p_Val2_260_reg_4323 : 6'd63);

assign select_ln302_114_fu_3633_p3 = ((deleted_zeros_122_fu_3626_p3[0:0] == 1'b1) ? p_Val2_261_reg_4345 : 6'd63);

assign select_ln302_115_fu_3674_p3 = ((deleted_zeros_123_fu_3667_p3[0:0] == 1'b1) ? p_Val2_262_reg_4367 : 6'd63);

assign select_ln302_116_fu_3715_p3 = ((deleted_zeros_124_fu_3708_p3[0:0] == 1'b1) ? p_Val2_263_reg_4389 : 6'd63);

assign select_ln302_117_fu_3756_p3 = ((deleted_zeros_125_fu_3749_p3[0:0] == 1'b1) ? p_Val2_264_reg_4411 : 6'd63);

assign select_ln302_118_fu_3797_p3 = ((deleted_zeros_126_fu_3790_p3[0:0] == 1'b1) ? p_Val2_267_reg_4433 : 6'd63);

assign select_ln302_119_fu_3838_p3 = ((deleted_zeros_127_fu_3831_p3[0:0] == 1'b1) ? p_Val2_269_reg_4455 : 6'd63);

assign select_ln302_fu_3223_p3 = ((deleted_zeros_112_fu_3216_p3[0:0] == 1'b1) ? p_Val2_251_reg_4125 : 6'd63);

assign select_ln888_105_fu_2923_p3 = ((tmp_558_fu_2916_p3[0:0] == 1'b1) ? Range1_all_zeros_105_reg_3982 : Range1_all_ones_105_reg_3977);

assign select_ln888_106_fu_2964_p3 = ((tmp_562_fu_2957_p3[0:0] == 1'b1) ? Range1_all_zeros_106_reg_4004 : Range1_all_ones_106_reg_3999);

assign select_ln888_107_fu_3005_p3 = ((tmp_566_fu_2998_p3[0:0] == 1'b1) ? Range1_all_zeros_107_reg_4026 : Range1_all_ones_107_reg_4021);

assign select_ln888_108_fu_3046_p3 = ((tmp_570_fu_3039_p3[0:0] == 1'b1) ? Range1_all_zeros_108_reg_4048 : Range1_all_ones_108_reg_4043);

assign select_ln888_109_fu_3087_p3 = ((tmp_574_fu_3080_p3[0:0] == 1'b1) ? Range1_all_zeros_109_reg_4070 : Range1_all_ones_109_reg_4065);

assign select_ln888_110_fu_3128_p3 = ((tmp_578_fu_3121_p3[0:0] == 1'b1) ? Range1_all_zeros_110_reg_4092 : Range1_all_ones_110_reg_4087);

assign select_ln888_111_fu_3169_p3 = ((tmp_582_fu_3162_p3[0:0] == 1'b1) ? Range1_all_zeros_111_reg_4114 : Range1_all_ones_111_reg_4109);

assign select_ln888_112_fu_3210_p3 = ((tmp_586_fu_3203_p3[0:0] == 1'b1) ? Range1_all_zeros_112_reg_4136 : Range1_all_ones_112_reg_4131);

assign select_ln888_113_fu_3251_p3 = ((tmp_590_fu_3244_p3[0:0] == 1'b1) ? Range1_all_zeros_113_reg_4158 : Range1_all_ones_113_reg_4153);

assign select_ln888_114_fu_3292_p3 = ((tmp_594_fu_3285_p3[0:0] == 1'b1) ? Range1_all_zeros_114_reg_4180 : Range1_all_ones_114_reg_4175);

assign select_ln888_115_fu_3333_p3 = ((tmp_598_fu_3326_p3[0:0] == 1'b1) ? Range1_all_zeros_115_reg_4202 : Range1_all_ones_115_reg_4197);

assign select_ln888_116_fu_3374_p3 = ((tmp_602_fu_3367_p3[0:0] == 1'b1) ? Range1_all_zeros_116_reg_4224 : Range1_all_ones_116_reg_4219);

assign select_ln888_117_fu_3415_p3 = ((tmp_606_fu_3408_p3[0:0] == 1'b1) ? Range1_all_zeros_117_reg_4246 : Range1_all_ones_117_reg_4241);

assign select_ln888_118_fu_3456_p3 = ((tmp_610_fu_3449_p3[0:0] == 1'b1) ? Range1_all_zeros_118_reg_4268 : Range1_all_ones_118_reg_4263);

assign select_ln888_119_fu_3497_p3 = ((tmp_614_fu_3490_p3[0:0] == 1'b1) ? Range1_all_zeros_119_reg_4290 : Range1_all_ones_119_reg_4285);

assign select_ln888_120_fu_3538_p3 = ((tmp_618_fu_3531_p3[0:0] == 1'b1) ? Range1_all_zeros_120_reg_4312 : Range1_all_ones_120_reg_4307);

assign select_ln888_121_fu_3579_p3 = ((tmp_622_fu_3572_p3[0:0] == 1'b1) ? Range1_all_zeros_121_reg_4334 : Range1_all_ones_121_reg_4329);

assign select_ln888_122_fu_3620_p3 = ((tmp_626_fu_3613_p3[0:0] == 1'b1) ? Range1_all_zeros_122_reg_4356 : Range1_all_ones_122_reg_4351);

assign select_ln888_123_fu_3661_p3 = ((tmp_630_fu_3654_p3[0:0] == 1'b1) ? Range1_all_zeros_123_reg_4378 : Range1_all_ones_123_reg_4373);

assign select_ln888_124_fu_3702_p3 = ((tmp_634_fu_3695_p3[0:0] == 1'b1) ? Range1_all_zeros_124_reg_4400 : Range1_all_ones_124_reg_4395);

assign select_ln888_125_fu_3743_p3 = ((tmp_638_fu_3736_p3[0:0] == 1'b1) ? Range1_all_zeros_125_reg_4422 : Range1_all_ones_125_reg_4417);

assign select_ln888_126_fu_3784_p3 = ((tmp_642_fu_3777_p3[0:0] == 1'b1) ? Range1_all_zeros_126_reg_4444 : Range1_all_ones_126_reg_4439);

assign select_ln888_127_fu_3825_p3 = ((tmp_646_fu_3818_p3[0:0] == 1'b1) ? Range1_all_zeros_127_reg_4466 : Range1_all_ones_127_reg_4461);

assign select_ln888_fu_2882_p3 = ((tmp_554_fu_2875_p3[0:0] == 1'b1) ? Range1_all_zeros_reg_3960 : Range1_all_ones_reg_3955);

assign start_out = real_start;

assign tmp_207_fu_784_p4 = {{layer10_out_dout[18:16]}};

assign tmp_208_fu_822_p4 = {{layer10_out_dout[31:26]}};

assign tmp_209_fu_876_p4 = {{layer10_out_dout[34:32]}};

assign tmp_210_fu_914_p4 = {{layer10_out_dout[47:42]}};

assign tmp_211_fu_968_p4 = {{layer10_out_dout[50:48]}};

assign tmp_212_fu_1006_p4 = {{layer10_out_dout[63:58]}};

assign tmp_213_fu_1098_p4 = {{layer10_out_dout[79:74]}};

assign tmp_214_fu_1152_p4 = {{layer10_out_dout[82:80]}};

assign tmp_215_fu_1190_p4 = {{layer10_out_dout[95:90]}};

assign tmp_216_fu_1244_p4 = {{layer10_out_dout[98:96]}};

assign tmp_217_fu_1282_p4 = {{layer10_out_dout[111:106]}};

assign tmp_218_fu_1336_p4 = {{layer10_out_dout[114:112]}};

assign tmp_219_fu_1374_p4 = {{layer10_out_dout[127:122]}};

assign tmp_220_fu_1428_p4 = {{layer10_out_dout[130:128]}};

assign tmp_221_fu_1466_p4 = {{layer10_out_dout[143:138]}};

assign tmp_222_fu_1520_p4 = {{layer10_out_dout[146:144]}};

assign tmp_223_fu_1558_p4 = {{layer10_out_dout[159:154]}};

assign tmp_224_fu_1612_p4 = {{layer10_out_dout[162:160]}};

assign tmp_225_fu_1650_p4 = {{layer10_out_dout[175:170]}};

assign tmp_226_fu_1704_p4 = {{layer10_out_dout[178:176]}};

assign tmp_227_fu_1742_p4 = {{layer10_out_dout[191:186]}};

assign tmp_228_fu_1796_p4 = {{layer10_out_dout[194:192]}};

assign tmp_229_fu_1834_p4 = {{layer10_out_dout[207:202]}};

assign tmp_230_fu_1888_p4 = {{layer10_out_dout[210:208]}};

assign tmp_231_fu_1926_p4 = {{layer10_out_dout[223:218]}};

assign tmp_232_fu_1980_p4 = {{layer10_out_dout[226:224]}};

assign tmp_233_fu_2018_p4 = {{layer10_out_dout[239:234]}};

assign tmp_234_fu_2072_p4 = {{layer10_out_dout[242:240]}};

assign tmp_235_fu_2110_p4 = {{layer10_out_dout[255:250]}};

assign tmp_236_fu_2164_p4 = {{layer10_out_dout[258:256]}};

assign tmp_237_fu_2202_p4 = {{layer10_out_dout[271:266]}};

assign tmp_238_fu_2256_p4 = {{layer10_out_dout[274:272]}};

assign tmp_239_fu_2294_p4 = {{layer10_out_dout[287:282]}};

assign tmp_240_fu_2348_p4 = {{layer10_out_dout[290:288]}};

assign tmp_241_fu_2386_p4 = {{layer10_out_dout[303:298]}};

assign tmp_242_fu_2440_p4 = {{layer10_out_dout[306:304]}};

assign tmp_243_fu_2478_p4 = {{layer10_out_dout[319:314]}};

assign tmp_244_fu_2532_p4 = {{layer10_out_dout[322:320]}};

assign tmp_245_fu_2570_p4 = {{layer10_out_dout[335:330]}};

assign tmp_246_fu_2624_p4 = {{layer10_out_dout[338:336]}};

assign tmp_247_fu_2662_p4 = {{layer10_out_dout[351:346]}};

assign tmp_248_fu_2716_p4 = {{layer10_out_dout[354:352]}};

assign tmp_249_fu_2754_p4 = {{layer10_out_dout[367:362]}};

assign tmp_250_fu_2808_p4 = {{layer10_out_dout[370:368]}};

assign tmp_251_fu_2846_p4 = {{layer10_out_dout[383:378]}};

assign tmp_554_fu_2875_p3 = p_Val2_240_reg_3949[32'd5];

assign tmp_558_fu_2916_p3 = p_Val2_242_reg_3971[32'd5];

assign tmp_562_fu_2957_p3 = p_Val2_244_reg_3993[32'd5];

assign tmp_566_fu_2998_p3 = p_Val2_246_reg_4015[32'd5];

assign tmp_570_fu_3039_p3 = p_Val2_247_reg_4037[32'd5];

assign tmp_574_fu_3080_p3 = p_Val2_248_reg_4059[32'd5];

assign tmp_578_fu_3121_p3 = p_Val2_249_reg_4081[32'd5];

assign tmp_582_fu_3162_p3 = p_Val2_250_reg_4103[32'd5];

assign tmp_586_fu_3203_p3 = p_Val2_251_reg_4125[32'd5];

assign tmp_590_fu_3244_p3 = p_Val2_252_reg_4147[32'd5];

assign tmp_594_fu_3285_p3 = p_Val2_253_reg_4169[32'd5];

assign tmp_598_fu_3326_p3 = p_Val2_254_reg_4191[32'd5];

assign tmp_602_fu_3367_p3 = p_Val2_255_reg_4213[32'd5];

assign tmp_606_fu_3408_p3 = p_Val2_256_reg_4235[32'd5];

assign tmp_610_fu_3449_p3 = p_Val2_257_reg_4257[32'd5];

assign tmp_614_fu_3490_p3 = p_Val2_258_reg_4279[32'd5];

assign tmp_618_fu_3531_p3 = p_Val2_259_reg_4301[32'd5];

assign tmp_622_fu_3572_p3 = p_Val2_260_reg_4323[32'd5];

assign tmp_626_fu_3613_p3 = p_Val2_261_reg_4345[32'd5];

assign tmp_630_fu_3654_p3 = p_Val2_262_reg_4367[32'd5];

assign tmp_634_fu_3695_p3 = p_Val2_263_reg_4389[32'd5];

assign tmp_638_fu_3736_p3 = p_Val2_264_reg_4411[32'd5];

assign tmp_642_fu_3777_p3 = p_Val2_267_reg_4433[32'd5];

assign tmp_646_fu_3818_p3 = p_Val2_269_reg_4455[32'd5];

assign tmp_fu_1060_p4 = {{layer10_out_dout[66:64]}};

assign tmp_s_fu_730_p4 = {{layer10_out_dout[15:10]}};

assign trunc_ln828_fu_698_p1 = layer10_out_dout[2:0];

assign zext_ln377_105_fu_812_p1 = and_ln374_105_fu_806_p2;

assign zext_ln377_106_fu_904_p1 = and_ln374_106_fu_898_p2;

assign zext_ln377_107_fu_996_p1 = and_ln374_107_fu_990_p2;

assign zext_ln377_108_fu_1088_p1 = and_ln374_108_fu_1082_p2;

assign zext_ln377_109_fu_1180_p1 = and_ln374_109_fu_1174_p2;

assign zext_ln377_110_fu_1272_p1 = and_ln374_110_fu_1266_p2;

assign zext_ln377_111_fu_1364_p1 = and_ln374_111_fu_1358_p2;

assign zext_ln377_112_fu_1456_p1 = and_ln374_112_fu_1450_p2;

assign zext_ln377_113_fu_1548_p1 = and_ln374_113_fu_1542_p2;

assign zext_ln377_114_fu_1640_p1 = and_ln374_114_fu_1634_p2;

assign zext_ln377_115_fu_1732_p1 = and_ln374_115_fu_1726_p2;

assign zext_ln377_116_fu_1824_p1 = and_ln374_116_fu_1818_p2;

assign zext_ln377_117_fu_1916_p1 = and_ln374_117_fu_1910_p2;

assign zext_ln377_118_fu_2008_p1 = and_ln374_118_fu_2002_p2;

assign zext_ln377_119_fu_2100_p1 = and_ln374_119_fu_2094_p2;

assign zext_ln377_120_fu_2192_p1 = and_ln374_120_fu_2186_p2;

assign zext_ln377_121_fu_2284_p1 = and_ln374_121_fu_2278_p2;

assign zext_ln377_122_fu_2376_p1 = and_ln374_122_fu_2370_p2;

assign zext_ln377_123_fu_2468_p1 = and_ln374_123_fu_2462_p2;

assign zext_ln377_124_fu_2560_p1 = and_ln374_124_fu_2554_p2;

assign zext_ln377_125_fu_2652_p1 = and_ln374_125_fu_2646_p2;

assign zext_ln377_126_fu_2744_p1 = and_ln374_126_fu_2738_p2;

assign zext_ln377_127_fu_2836_p1 = and_ln374_127_fu_2830_p2;

assign zext_ln377_fu_720_p1 = and_ln374_fu_714_p2;

endmodule //kernel_wrapper_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s
