

================================================================
== Vivado HLS Report for 'conv1x1convert718'
================================================================
* Date:           Tue May 10 21:15:29 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?| 3 ~ 5765 |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row_buffer_0_V = alloca [640 x i8], align 1" [./src/conv1x1DSP2.hpp:88->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 5 'alloca' 'row_buffer_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row_buffer_1_V = alloca [640 x i8], align 1" [./src/conv1x1DSP2.hpp:88->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 6 'alloca' 'row_buffer_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_1 : Operation 7 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 7 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)" [./src/ultranet.cpp:90->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 13 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_c_i, i32 %reps_read)" [./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 15 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)" [./src/conv1x1DSP2.hpp:92->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%shl_ln97 = shl i32 %reps_read, 3" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 17 'shl' 'shl_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%shl_ln97_1 = shl i32 %reps_read, 1" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 18 'shl' 'shl_ln97_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln97 = add i32 %shl_ln97, %shl_ln97_1" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 19 'add' 'add_ln97' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln97 = or i32 %add_ln97, 1" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 20 'or' 'or_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "br label %0" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_21 = phi i1 [ false, %entry ], [ %storeBufferIdx_V, %hls_label_60 ]"   --->   Operation 22 'phi' 't_V_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%t_V = phi i1 [ true, %entry ], [ %loadBufferIdx_V, %hls_label_60 ]"   --->   Operation 23 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rep_0_i_i_i = phi i32 [ 0, %entry ], [ %rep, %hls_label_60 ]"   --->   Operation 24 'phi' 'rep_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.11ns)   --->   "%icmp_ln97 = icmp eq i32 %rep_0_i_i_i, %or_ln97" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 25 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.20ns)   --->   "%rep = add i32 %rep_0_i_i_i, 1" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 26 'add' 'rep' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %conv1x1convert718.exit, label %hls_label_60" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.11ns)   --->   "%icmp_ln100 = icmp ult i32 %rep_0_i_i_i, %add_ln97" [./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 28 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln97)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.33ns)   --->   "%xor_ln100 = xor i1 %icmp_ln100, true" [./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 29 'xor' 'xor_ln100' <Predicate = (!icmp_ln97)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [2/2] (0.94ns)   --->   "call fastcc void @streamInOneRowTwoPix(i16* %in_V_V, [640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, i1 %xor_ln100, i1 %t_V_21)" [./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 30 'call' <Predicate = (!icmp_ln97)> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (1.11ns)   --->   "%icmp_ln102 = icmp eq i32 %rep_0_i_i_i, 0" [./src/conv1x1DSP2.hpp:102->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 31 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln97)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @streamOutOneRowTwoPi(i16* %conv1in_V_V, [640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, i1 %icmp_ln102, i1 %t_V)" [./src/conv1x1DSP2.hpp:102->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 32 'call' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.33ns)   --->   "%loadBufferIdx_V = xor i1 %t_V, true" [./src/conv1x1DSP2.hpp:104->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 33 'xor' 'loadBufferIdx_V' <Predicate = (!icmp_ln97)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.33ns)   --->   "%storeBufferIdx_V = xor i1 %t_V_21, true" [./src/conv1x1DSP2.hpp:105->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 34 'xor' 'storeBufferIdx_V' <Predicate = (!icmp_ln97)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 35 'ret' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49979)" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 36 'specregionbegin' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @streamInOneRowTwoPix(i16* %in_V_V, [640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, i1 %xor_ln100, i1 %t_V_21)" [./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @streamOutOneRowTwoPi(i16* %conv1in_V_V, [640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, i1 %icmp_ln102, i1 %t_V)" [./src/conv1x1DSP2.hpp:102->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49979, i32 %tmp_i_i_i)" [./src/conv1x1DSP2.hpp:106->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 39 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	fifo read on port 'reps' (./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90) [9]  (1.75 ns)
	fifo write on port 'reps_out' (./src/ultranet.cpp:90->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90) [15]  (1.75 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'phi' operation ('rep') with incoming values : ('rep', ./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90) [27]  (0 ns)
	'icmp' operation ('icmp_ln100', ./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90) [33]  (1.11 ns)
	'xor' operation ('xor_ln100', ./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90) [34]  (0.331 ns)
	'call' operation ('call_ln100', ./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90) to 'streamInOneRowTwoPix' [35]  (0.948 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
