This is long term project to build a basic RISCV core from the ground up, To do list :
1. Find way to abstract logic gate at scale
2. Simulate the whole system

In progress :
1. Build basic operation at the register transfer scale: Add, Substract, conditional branch, load, store
2. Build a riscv compiler.







