example-0: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
{
    if (reset == 1)
    {
        reset = 0;
    }
    if (reset == 0)
    {
        present_state = 0;
        next_state = 0;
    }
    else
    {
        present_state = in;
    }
    out = (present_state == 1) ? 1 : 0;
}

================================================================
example-1: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1

always @(posedge clk)
{
  if (reset == 1)
  {
    next_state = 0;
  }
  else
  {
    if (in == 1)
    {
      next_state = 0;
    }
    else
    {
      next_state = 1;
    }
  }
  present_state = next_state;
  out = next_state;
}

always @(posedge clk)
{
  if (reset == 1)
  {
    next_state = 0;
  }
  else
  {
    if (in == 1)
    {
      next_state = 1;
    }
    else
    {
      next_state = 0;
    }
  }
  present_state = next_state;
  out = next_state
================================================================
example-2: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
    if (reset)
        next_state = 0;
    else
        next_state = (present_state == 0) ? 1 : 0;
    out = (next_state == 0) ? 1 : 0;

================================================================
example-3: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
{
    if (reset == 1)
    {
        reset = 0;
    }
    if (reset == 0)
    {
        present_state = 0;
        next_state = 0;
    }
    else
    {
        present_state = in;
        next_state = present_state;
    }
    out = next_state;
}

================================================================
example-4: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
{
  if (reset == 1)
  {
    reset = 0;
  }
  else if (reset == 0)
  {
    reset = 1;
  }
  else if (in == 1)
  {
    if (present_state == 0)
    {
      out = 1;
      next_state = 1;
    }
    else if (present_state == 1)
    {
      out = 0;
      next_state = 0;
    }
    else
    {
      out = 0;
      next_state = 0;
    }
    present_state = next_state;
  }
  else if (in == 0)
  {
    if (present_state == 0)
    {
      out = 1;
      next_state = 1;

================================================================
example-5: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
    if (reset)
    {
        reset = 1;
        next_state = 0;
        present_state = 0;
    }
    else
    {
        if (in)
        {
            if (present_state == 0)
            {
                next_state = 1;
            }
            else
            {
                next_state = 0;
            }
        }
        else
        {
            if (present_state == 1)
            {
                next_state = 1;
            }
            else
            {
                next_state = 0;
            }
        }
        present_state = next_state;
        out = next_state;
    }

================================================================
example-6: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
{
    if (reset == 1)
    {
        next_state = 0;
    }
    else
    {
        next_state = (in == 1) ? 1 : 0;
    }
    if (present_state != next_state)
    {
        out = 1;
    }
    present_state = next_state;
}

================================================================
example-7: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
    if (reset)
        reset_state = 1;
    else
        reset_state = 0;
    if (reset)
        reset_state = 1;
    else
        reset_state = 0;
    if (reset)
        reset_state = 1;
    else
        reset_state = 0;
    if (reset)
        reset_state = 1;
    else
        reset_state = 0;
    if (reset)
        reset_state = 1;
    else
        reset_state = 0;
    if (reset)
        reset_state = 1;
    else
        reset_state = 0;
    if (reset)
        reset_state = 1;
    else
        reset_state = 0;
    if (reset)
        reset_state = 1;
    else
================================================================
example-8: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
    if (reset == 1)
        present_state = 0;
    else
        present_state = next_state;
    next_state = (present_state == 0) ? 1 : 0;
    out = next_state;

================================================================
example-9: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
{
  // If reset=1, reset state and next_state
  if (reset)
  {
    reset = 0;
    present_state = 0;
    next_state = 0;
  }
  // If reset=0, if in=1, go to state 1, else go to state 0
  else if (in)
  {
    next_state = 1;
  }
  // If reset=0, if in=0, go to state 0, else go to state 1
  else
  {
    next_state = !in;
  }
  // If reset=0, if next_state=1, out=1, else out=0
  out = next_state;
  // If reset=0, if next_state=0, out=0, else out=1
  present
================================================================
