INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Homework2/Homework2.srcs/sources_1/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Homework2/Homework2.srcs/sim_1/new/shifterTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifterTB
