[2021-09-09 09:49:55,963]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-09 09:49:55,963]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:51:33,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; ".

Peak memory: 51363840 bytes

[2021-09-09 09:51:33,673]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:51:35,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.16 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.17 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.17 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.07 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.11 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.16 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.07 sec
Total time =     1.22 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67670016 bytes

[2021-09-09 09:51:36,055]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-09 09:51:36,055]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:51:54,997]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :32256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :32256
score:100
	Report mapping result:
		klut_size()     :49251
		klut.num_gates():32264
		max delay       :7
		max area        :32256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :163
		LUT fanins:4	 numbers :31928
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 324726784 bytes

[2021-09-09 09:51:54,997]mapper_test.py:220:[INFO]: area: 32264 level: 7
[2021-09-09 11:43:52,840]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-09 11:43:52,840]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:45:30,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; ".

Peak memory: 51109888 bytes

[2021-09-09 11:45:30,589]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:45:32,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.16 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.07 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.10 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.07 sec
Total time =     1.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67661824 bytes

[2021-09-09 11:45:32,884]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-09 11:45:32,884]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:46:31,196]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :32256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34889
score:100
	Report mapping result:
		klut_size()     :49251
		klut.num_gates():32264
		max delay       :7
		max area        :32256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :163
		LUT fanins:4	 numbers :31928
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 684056576 bytes

[2021-09-09 11:46:31,197]mapper_test.py:220:[INFO]: area: 32264 level: 7
[2021-09-09 13:14:33,364]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-09 13:14:33,364]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:16:06,479]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; ".

Peak memory: 51441664 bytes

[2021-09-09 13:16:06,480]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:16:08,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.14 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.14 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.14 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.14 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     1.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67330048 bytes

[2021-09-09 13:16:08,571]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-09 13:16:08,572]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:17:01,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :32264
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :35319
score:100
	Report mapping result:
		klut_size()     :49259
		klut.num_gates():32272
		max delay       :7
		max area        :32264
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :165
		LUT fanins:3	 numbers :188
		LUT fanins:4	 numbers :31918
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 683982848 bytes

[2021-09-09 13:17:01,663]mapper_test.py:220:[INFO]: area: 32272 level: 7
[2021-09-09 15:00:37,317]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-09 15:00:37,317]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:00:37,318]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:00:39,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.16 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.16 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.07 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.10 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.07 sec
Total time =     1.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67239936 bytes

[2021-09-09 15:00:39,469]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-09 15:00:39,469]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:01:37,698]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 684101632 bytes

[2021-09-09 15:01:37,698]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-09 15:29:41,128]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-09 15:29:41,128]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:29:41,128]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:29:43,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.16 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.07 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.10 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.07 sec
Total time =     1.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67371008 bytes

[2021-09-09 15:29:43,260]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-09 15:29:43,260]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:30:41,783]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 683950080 bytes

[2021-09-09 15:30:41,784]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-09 16:07:43,092]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-09 16:07:43,092]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:07:43,092]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:07:45,064]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.16 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.16 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.07 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.10 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.07 sec
Total time =     1.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67211264 bytes

[2021-09-09 16:07:45,231]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-09 16:07:45,232]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:08:43,583]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34765
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 684027904 bytes

[2021-09-09 16:08:43,583]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-09 16:42:24,864]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-09 16:42:24,864]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:42:24,865]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:42:26,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.16 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.07 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.10 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.07 sec
Total time =     1.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67264512 bytes

[2021-09-09 16:42:27,004]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-09 16:42:27,004]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:43:25,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34765
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 683986944 bytes

[2021-09-09 16:43:25,241]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-09 17:18:52,131]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-09 17:18:52,131]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:18:52,131]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:18:54,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.15 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.16 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.07 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.10 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.07 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.15 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.07 sec
Total time =     1.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 68431872 bytes

[2021-09-09 17:18:54,245]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-09 17:18:54,246]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:19:50,544]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34771
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 684007424 bytes

[2021-09-09 17:19:50,544]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-13 23:25:09,726]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-13 23:25:09,727]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:25:09,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:25:11,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.14 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.14 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.14 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     1.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66916352 bytes

[2021-09-13 23:25:11,738]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-13 23:25:11,738]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:25:54,949]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :35189
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 452091904 bytes

[2021-09-13 23:25:54,950]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-13 23:41:15,043]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-13 23:41:15,043]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:15,044]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:16,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.14 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.10 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     1.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67321856 bytes

[2021-09-13 23:41:16,962]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-13 23:41:16,962]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:34,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 313843712 bytes

[2021-09-13 23:41:34,315]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-14 08:54:27,805]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-14 08:54:27,805]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:54:27,805]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:54:29,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.98 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67141632 bytes

[2021-09-14 08:54:29,712]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-14 08:54:29,712]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:55:20,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34771
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 684113920 bytes

[2021-09-14 08:55:20,774]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-14 09:20:12,427]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-14 09:20:12,427]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:12,427]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:14,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.14 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.14 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.99 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67256320 bytes

[2021-09-14 09:20:14,408]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-14 09:20:14,408]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:32,043]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 324657152 bytes

[2021-09-14 09:20:32,044]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-15 15:28:51,812]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-15 15:28:51,814]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:28:51,814]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:28:53,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.12 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.90 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67309568 bytes

[2021-09-15 15:28:53,571]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-15 15:28:53,571]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:29:38,591]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34905
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 514809856 bytes

[2021-09-15 15:29:38,592]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-15 15:53:42,275]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-15 15:53:42,275]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:42,275]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:43,852]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.12 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.90 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67182592 bytes

[2021-09-15 15:53:44,024]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-15 15:53:44,024]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:59,652]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 110571520 bytes

[2021-09-15 15:53:59,653]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-18 13:59:27,504]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-18 13:59:27,505]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:59:27,506]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:59:29,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.12 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.90 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66949120 bytes

[2021-09-18 13:59:29,247]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-18 13:59:29,247]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:08,673]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34771
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 474054656 bytes

[2021-09-18 14:00:08,674]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-18 16:24:07,686]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-18 16:24:07,686]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:24:07,686]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:24:09,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.92 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66953216 bytes

[2021-09-18 16:24:09,419]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-18 16:24:09,419]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:24:48,483]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 409530368 bytes

[2021-09-18 16:24:48,483]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-22 08:56:16,827]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-22 08:56:16,830]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:16,830]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:18,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.91 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67780608 bytes

[2021-09-22 08:56:18,620]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-22 08:56:18,620]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:46,602]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :8
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 287813632 bytes

[2021-09-22 08:56:46,603]mapper_test.py:220:[INFO]: area: 33212 level: 8
[2021-09-22 11:22:50,328]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-22 11:22:50,328]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:22:50,329]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:22:52,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.92 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67252224 bytes

[2021-09-22 11:22:52,186]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-22 11:22:52,187]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:23:32,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 294772736 bytes

[2021-09-22 11:23:32,539]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-23 16:41:28,183]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-23 16:41:28,183]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:41:28,183]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:41:29,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.12 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.91 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67239936 bytes

[2021-09-23 16:41:29,968]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-23 16:41:29,969]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:13,915]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 325025792 bytes

[2021-09-23 16:42:13,916]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-23 17:04:51,074]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-23 17:04:51,074]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:04:51,075]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:04:52,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.91 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67878912 bytes

[2021-09-23 17:04:52,969]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-23 17:04:52,970]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:05:32,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 294920192 bytes

[2021-09-23 17:05:32,193]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-23 18:06:06,680]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-23 18:06:06,681]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:06:06,681]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:06:08,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.12 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.90 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67244032 bytes

[2021-09-23 18:06:08,425]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-23 18:06:08,426]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:06:52,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 325029888 bytes

[2021-09-23 18:06:52,276]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-27 16:33:18,654]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-27 16:33:18,726]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:33:18,727]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:33:20,398]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.93 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66998272 bytes

[2021-09-27 16:33:20,572]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-27 16:33:20,572]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:02,483]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 325414912 bytes

[2021-09-27 16:34:02,484]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-27 17:40:06,795]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-27 17:40:06,796]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:40:06,796]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:40:08,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.91 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66940928 bytes

[2021-09-27 17:40:08,622]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-27 17:40:08,623]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:40:50,924]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
balancing!
	current map manager:
		current min nodes:80648
		current min depth:15
rewriting!
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 330612736 bytes

[2021-09-27 17:40:50,925]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-28 02:06:21,347]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-28 02:06:21,348]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:06:21,348]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:06:23,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.12 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.91 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66859008 bytes

[2021-09-28 02:06:23,193]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-28 02:06:23,193]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:05,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 330371072 bytes

[2021-09-28 02:07:05,572]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-28 16:45:58,891]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-28 16:45:58,894]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:45:58,894]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:46:00,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.93 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66818048 bytes

[2021-09-28 16:46:00,745]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-28 16:46:00,746]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:46:40,855]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 294879232 bytes

[2021-09-28 16:46:40,856]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-09-28 17:24:58,847]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-09-28 17:24:58,848]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:24:58,848]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:25:00,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.93 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67305472 bytes

[2021-09-28 17:25:00,648]mapper_test.py:156:[INFO]: area: 29994 level: 7
[2021-09-28 17:25:00,648]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:25:41,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 441991168 bytes

[2021-09-28 17:25:41,516]mapper_test.py:220:[INFO]: area: 33212 level: 7
[2021-10-09 10:40:23,700]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-09 10:40:23,704]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:23,704]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:25,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.12 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.90 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67043328 bytes

[2021-10-09 10:40:25,474]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-09 10:40:25,474]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:52,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 148258816 bytes

[2021-10-09 10:40:52,490]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-09 11:23:00,100]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-09 11:23:00,100]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:00,100]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:01,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.12 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.05 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.05 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.05 sec
Total time =     0.91 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66945024 bytes

[2021-10-09 11:23:01,836]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-09 11:23:01,836]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:28,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 172687360 bytes

[2021-10-09 11:23:28,299]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-09 16:30:48,872]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-09 16:30:48,875]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:48,875]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:50,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66973696 bytes

[2021-10-09 16:30:50,724]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-09 16:30:50,724]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:12,845]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 134283264 bytes

[2021-10-09 16:31:12,846]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-09 16:47:58,508]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-09 16:47:58,508]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:58,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:00,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.14 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66953216 bytes

[2021-10-09 16:48:00,347]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-09 16:48:00,347]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:22,104]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 134279168 bytes

[2021-10-09 16:48:22,105]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-12 10:56:03,262]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-12 10:56:03,263]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:56:03,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:56:04,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66940928 bytes

[2021-10-12 10:56:05,135]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-12 10:56:05,135]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:56:47,107]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 237887488 bytes

[2021-10-12 10:56:47,108]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-12 11:17:06,504]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-12 11:17:06,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:06,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:08,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67379200 bytes

[2021-10-12 11:17:08,366]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-12 11:17:08,367]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:36,457]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 147910656 bytes

[2021-10-12 11:17:36,458]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-12 13:31:31,157]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-12 13:31:31,158]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:31:31,158]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:31:32,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66965504 bytes

[2021-10-12 13:31:33,023]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-12 13:31:33,023]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:15,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 237961216 bytes

[2021-10-12 13:32:15,039]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-12 15:02:11,078]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-12 15:02:11,078]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:02:11,078]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:02:12,765]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67342336 bytes

[2021-10-12 15:02:12,923]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-12 15:02:12,923]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:02:54,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 237629440 bytes

[2021-10-12 15:02:54,910]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-12 18:47:00,886]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-12 18:47:00,887]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:47:00,887]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:47:02,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.97 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67112960 bytes

[2021-10-12 18:47:02,748]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-12 18:47:02,748]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:47:46,355]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 174174208 bytes

[2021-10-12 18:47:46,356]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-18 11:40:28,195]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-18 11:40:28,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:40:28,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:40:29,911]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.14 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.98 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66916352 bytes

[2021-10-18 11:40:30,070]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-18 11:40:30,070]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:14,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 174166016 bytes

[2021-10-18 11:41:14,120]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-18 12:03:25,570]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-18 12:03:25,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:25,572]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:27,262]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67219456 bytes

[2021-10-18 12:03:27,415]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-18 12:03:27,415]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:42,033]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 100532224 bytes

[2021-10-18 12:03:42,034]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-19 14:11:22,801]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-19 14:11:22,805]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:22,805]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:24,488]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66977792 bytes

[2021-10-19 14:11:24,646]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-19 14:11:24,646]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:39,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 100581376 bytes

[2021-10-19 14:11:39,176]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-22 13:31:12,986]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-22 13:31:12,986]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:31:12,986]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:31:14,665]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67235840 bytes

[2021-10-22 13:31:14,816]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-22 13:31:14,816]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:38,032]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 103456768 bytes

[2021-10-22 13:32:38,033]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-22 13:52:06,048]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-22 13:52:06,049]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:52:06,049]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:52:07,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67149824 bytes

[2021-10-22 13:52:07,889]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-22 13:52:07,889]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:31,081]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 103477248 bytes

[2021-10-22 13:53:31,082]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-22 14:01:43,716]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-22 14:01:43,717]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:43,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:45,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67399680 bytes

[2021-10-22 14:01:45,521]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-22 14:01:45,521]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:59,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 100761600 bytes

[2021-10-22 14:01:59,993]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-22 14:05:04,598]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-22 14:05:04,598]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:04,599]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:06,276]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67014656 bytes

[2021-10-22 14:05:06,421]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-22 14:05:06,421]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:20,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 100667392 bytes

[2021-10-22 14:05:20,937]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-23 13:30:13,511]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-23 13:30:13,512]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:30:13,512]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:30:15,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67055616 bytes

[2021-10-23 13:30:15,359]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-23 13:30:15,360]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:30:57,672]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :39044
score:100
	Report mapping result:
		klut_size()     :56032
		klut.num_gates():39045
		max delay       :10
		max area        :39044
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5648
		LUT fanins:3	 numbers :10829
		LUT fanins:4	 numbers :22567
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 174100480 bytes

[2021-10-23 13:30:57,672]mapper_test.py:224:[INFO]: area: 39045 level: 10
[2021-10-24 17:41:42,674]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-24 17:41:42,675]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:41:42,675]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:41:44,350]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66998272 bytes

[2021-10-24 17:41:44,516]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-24 17:41:44,516]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:42:28,078]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :39044
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 174034944 bytes

[2021-10-24 17:42:28,078]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-24 18:02:10,387]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-24 18:02:10,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:02:10,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:02:12,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.08 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.94 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67121152 bytes

[2021-10-24 18:02:12,228]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-24 18:02:12,228]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:02:54,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
	current map manager:
		current min nodes:80648
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :33201
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :34769
score:100
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 173936640 bytes

[2021-10-24 18:02:54,991]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-26 10:25:04,161]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-26 10:25:04,162]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:04,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:05,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66990080 bytes

[2021-10-26 10:25:06,046]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-26 10:25:06,046]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:11,169]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	current map manager:
		current min nodes:80648
		current min depth:17
	Report mapping result:
		klut_size()     :49573
		klut.num_gates():32586
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :4544
		LUT fanins:4	 numbers :27788
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 100511744 bytes

[2021-10-26 10:25:11,170]mapper_test.py:224:[INFO]: area: 32586 level: 7
[2021-10-26 10:59:56,331]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-26 10:59:56,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:59:56,331]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:59:58,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67117056 bytes

[2021-10-26 10:59:58,200]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-26 10:59:58,200]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:00:34,767]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :49573
		klut.num_gates():32586
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :4544
		LUT fanins:4	 numbers :27788
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 173846528 bytes

[2021-10-26 11:00:34,767]mapper_test.py:224:[INFO]: area: 32586 level: 7
[2021-10-26 11:21:02,151]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-26 11:21:02,152]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:21:02,152]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:21:03,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.14 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66891776 bytes

[2021-10-26 11:21:03,989]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-26 11:21:03,989]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:21:36,356]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :51911
		klut.num_gates():34924
		max delay       :10
		max area        :39044
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1268
		LUT fanins:3	 numbers :13654
		LUT fanins:4	 numbers :20001
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 173793280 bytes

[2021-10-26 11:21:36,357]mapper_test.py:224:[INFO]: area: 34924 level: 10
[2021-10-26 12:19:07,357]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-26 12:19:07,357]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:19:07,357]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:19:09,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66805760 bytes

[2021-10-26 12:19:09,223]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-26 12:19:09,223]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:19:41,002]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 173903872 bytes

[2021-10-26 12:19:41,002]mapper_test.py:224:[INFO]: area: 33212 level: 7
[2021-10-26 14:12:36,896]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-26 14:12:36,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:36,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:38,620]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66723840 bytes

[2021-10-26 14:12:38,778]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-26 14:12:38,778]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:43,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :49573
		klut.num_gates():32586
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :4544
		LUT fanins:4	 numbers :27788
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 100667392 bytes

[2021-10-26 14:12:43,230]mapper_test.py:224:[INFO]: area: 32586 level: 7
[2021-10-29 16:09:41,821]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-10-29 16:09:41,825]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:41,825]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:43,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66838528 bytes

[2021-10-29 16:09:43,695]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-10-29 16:09:43,696]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:48,106]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :64123
		klut.num_gates():47136
		max delay       :8
		max area        :47125
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :479
		LUT fanins:3	 numbers :2585
		LUT fanins:4	 numbers :44071
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
Peak memory: 100716544 bytes

[2021-10-29 16:09:48,106]mapper_test.py:224:[INFO]: area: 47136 level: 8
[2021-11-03 09:51:11,234]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-03 09:51:11,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:11,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:12,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.97 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67588096 bytes

[2021-11-03 09:51:13,095]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-03 09:51:13,096]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:21,361]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :64123
		klut.num_gates():47136
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :479
		LUT fanins:3	 numbers :2585
		LUT fanins:4	 numbers :44071
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig_output.v
	Peak memory: 113127424 bytes

[2021-11-03 09:51:21,364]mapper_test.py:226:[INFO]: area: 47136 level: 7
[2021-11-03 10:03:18,783]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-03 10:03:18,783]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:18,783]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:20,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.97 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66895872 bytes

[2021-11-03 10:03:20,637]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-03 10:03:20,637]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:29,132]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :67934
		klut.num_gates():50947
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :492
		LUT fanins:3	 numbers :5025
		LUT fanins:4	 numbers :45429
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig_output.v
	Peak memory: 114384896 bytes

[2021-11-03 10:03:29,133]mapper_test.py:226:[INFO]: area: 50947 level: 7
[2021-11-03 13:43:18,149]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-03 13:43:18,156]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:18,156]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:19,843]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.97 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67559424 bytes

[2021-11-03 13:43:20,005]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-03 13:43:20,005]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:28,503]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :67934
		klut.num_gates():50947
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :492
		LUT fanins:3	 numbers :5025
		LUT fanins:4	 numbers :45429
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig_output.v
	Peak memory: 114298880 bytes

[2021-11-03 13:43:28,504]mapper_test.py:226:[INFO]: area: 50947 level: 7
[2021-11-03 13:49:34,064]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-03 13:49:34,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:34,065]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:35,752]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.97 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67244032 bytes

[2021-11-03 13:49:35,920]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-03 13:49:35,920]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:44,413]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :67934
		klut.num_gates():50947
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :492
		LUT fanins:3	 numbers :5025
		LUT fanins:4	 numbers :45429
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig_output.v
	Peak memory: 114114560 bytes

[2021-11-03 13:49:44,414]mapper_test.py:226:[INFO]: area: 50947 level: 7
[2021-11-04 15:56:26,853]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-04 15:56:26,857]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:26,857]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:28,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.97 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67223552 bytes

[2021-11-04 15:56:28,797]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-04 15:56:28,797]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:37,740]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :45774
		klut.num_gates():28787
		max delay       :9
		max area        :23819
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :262
		LUT fanins:3	 numbers :5073
		LUT fanins:4	 numbers :23451
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig_output.v
	Peak memory: 110665728 bytes

[2021-11-04 15:56:37,740]mapper_test.py:226:[INFO]: area: 28787 level: 9
[2021-11-16 12:27:44,788]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-16 12:27:44,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:44,791]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:46,481]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66961408 bytes

[2021-11-16 12:27:46,648]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-16 12:27:46,648]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:51,289]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 1.62699 secs
	Report mapping result:
		klut_size()     :45774
		klut.num_gates():28787
		max delay       :9
		max area        :23819
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :262
		LUT fanins:3	 numbers :5073
		LUT fanins:4	 numbers :23451
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 100753408 bytes

[2021-11-16 12:27:51,289]mapper_test.py:228:[INFO]: area: 28787 level: 9
[2021-11-16 14:16:40,849]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-16 14:16:40,849]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:40,850]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:42,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66990080 bytes

[2021-11-16 14:16:42,783]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-16 14:16:42,783]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:47,590]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 1.66094 secs
	Report mapping result:
		klut_size()     :45774
		klut.num_gates():28787
		max delay       :9
		max area        :23819
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :262
		LUT fanins:3	 numbers :5073
		LUT fanins:4	 numbers :23451
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 100728832 bytes

[2021-11-16 14:16:47,591]mapper_test.py:228:[INFO]: area: 28787 level: 9
[2021-11-16 14:23:00,812]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-16 14:23:00,812]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:00,813]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:02,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67317760 bytes

[2021-11-16 14:23:02,739]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-16 14:23:02,740]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:07,517]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 1.6501 secs
	Report mapping result:
		klut_size()     :45774
		klut.num_gates():28787
		max delay       :9
		max area        :23819
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :262
		LUT fanins:3	 numbers :5073
		LUT fanins:4	 numbers :23451
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 100831232 bytes

[2021-11-16 14:23:07,517]mapper_test.py:228:[INFO]: area: 28787 level: 9
[2021-11-17 16:35:40,762]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-17 16:35:40,765]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:40,765]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:42,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.14 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.97 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67129344 bytes

[2021-11-17 16:35:42,794]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-17 16:35:42,794]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:47,676]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 1.66095 secs
	Report mapping result:
		klut_size()     :40814
		klut.num_gates():23827
		max delay       :9
		max area        :23819
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :234
		LUT fanins:3	 numbers :309
		LUT fanins:4	 numbers :23283
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 103026688 bytes

[2021-11-17 16:35:47,676]mapper_test.py:228:[INFO]: area: 23827 level: 9
[2021-11-18 10:18:11,206]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-18 10:18:11,206]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:11,206]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:12,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.14 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.10 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.99 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66838528 bytes

[2021-11-18 10:18:13,098]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-18 10:18:13,098]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:18,812]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 2.70308 secs
	Report mapping result:
		klut_size()     :40814
		klut.num_gates():23827
		max delay       :9
		max area        :23827
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :234
		LUT fanins:3	 numbers :309
		LUT fanins:4	 numbers :23283
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 116486144 bytes

[2021-11-18 10:18:18,813]mapper_test.py:228:[INFO]: area: 23827 level: 9
[2021-11-23 16:11:01,953]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-23 16:11:01,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:01,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:03,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67096576 bytes

[2021-11-23 16:11:03,818]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-23 16:11:03,818]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:09,523]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 2.69931 secs
	Report mapping result:
		klut_size()     :40814
		klut.num_gates():23827
		max delay       :9
		max area        :23827
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :234
		LUT fanins:3	 numbers :309
		LUT fanins:4	 numbers :23283
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 115232768 bytes

[2021-11-23 16:11:09,523]mapper_test.py:228:[INFO]: area: 23827 level: 9
[2021-11-23 16:41:59,953]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-23 16:41:59,953]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:59,953]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:01,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.14 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.14 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.14 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.98 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66965504 bytes

[2021-11-23 16:42:01,876]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-23 16:42:01,876]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:07,599]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 2.70772 secs
	Report mapping result:
		klut_size()     :40814
		klut.num_gates():23827
		max delay       :9
		max area        :23827
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :234
		LUT fanins:3	 numbers :309
		LUT fanins:4	 numbers :23283
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 114843648 bytes

[2021-11-23 16:42:07,599]mapper_test.py:228:[INFO]: area: 23827 level: 9
[2021-11-24 11:38:29,748]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-24 11:38:29,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:29,749]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:31,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.14 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67301376 bytes

[2021-11-24 11:38:31,619]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-24 11:38:31,620]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:34,763]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 0.069661 secs
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 101208064 bytes

[2021-11-24 11:38:34,764]mapper_test.py:228:[INFO]: area: 33212 level: 7
[2021-11-24 12:01:44,072]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-24 12:01:44,072]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:44,073]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:45,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.96 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67600384 bytes

[2021-11-24 12:01:45,936]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-24 12:01:45,936]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:49,063]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 0.06819 secs
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 101171200 bytes

[2021-11-24 12:01:49,064]mapper_test.py:228:[INFO]: area: 33212 level: 7
[2021-11-24 12:05:21,644]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-24 12:05:21,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:21,644]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:23,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67112960 bytes

[2021-11-24 12:05:23,468]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-24 12:05:23,468]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:28,047]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 1.62205 secs
	Report mapping result:
		klut_size()     :40814
		klut.num_gates():23827
		max delay       :9
		max area        :23819
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :234
		LUT fanins:3	 numbers :309
		LUT fanins:4	 numbers :23283
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 103063552 bytes

[2021-11-24 12:05:28,048]mapper_test.py:228:[INFO]: area: 23827 level: 9
[2021-11-24 12:11:05,013]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-24 12:11:05,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:05,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:06,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66912256 bytes

[2021-11-24 12:11:06,857]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-24 12:11:06,857]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:10,214]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
[i] total time =  0.48 secs
Mapping time: 0.48066 secs
	Report mapping result:
		klut_size()     :39298
		klut.num_gates():22311
		max delay       :15
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :965
		LUT fanins:3	 numbers :8943
		LUT fanins:4	 numbers :12402
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 282570752 bytes

[2021-11-24 12:11:10,214]mapper_test.py:228:[INFO]: area: 22311 level: 15
[2021-11-24 12:57:20,162]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-24 12:57:20,163]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:20,163]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:21,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67493888 bytes

[2021-11-24 12:57:21,995]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-24 12:57:21,996]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:26,565]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 1.61452 secs
	Report mapping result:
		klut_size()     :40814
		klut.num_gates():23827
		max delay       :9
		max area        :23819
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :234
		LUT fanins:3	 numbers :309
		LUT fanins:4	 numbers :23283
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 103178240 bytes

[2021-11-24 12:57:26,566]mapper_test.py:228:[INFO]: area: 23827 level: 9
[2021-11-24 13:07:11,950]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-24 13:07:11,950]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:07:11,950]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:07:13,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 67059712 bytes

[2021-11-24 13:07:13,794]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-24 13:07:13,794]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:07:48,494]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 1.62397 secs
Mapping time: 2.11739 secs
	Report mapping result:
		klut_size()     :51762
		klut.num_gates():34775
		max delay       :7
		max area        :34767
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1064
		LUT fanins:3	 numbers :7503
		LUT fanins:4	 numbers :26207
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 173645824 bytes

[2021-11-24 13:07:48,494]mapper_test.py:228:[INFO]: area: 34775 level: 7
[2021-11-24 13:30:23,334]mapper_test.py:79:[INFO]: run case "vga_lcd_comb"
[2021-11-24 13:30:23,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:30:23,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:30:25,018]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   63662.  Ch =     0.  Total mem =   12.40 MB. Peak cut mem =    0.57 MB.
P:  Del =    7.00.  Ar =   33196.0.  Edge =   118646.  Cut =   378128.  T =     0.12 sec
P:  Del =    7.00.  Ar =   30137.0.  Edge =   111479.  Cut =   377735.  T =     0.13 sec
P:  Del =    7.00.  Ar =   30028.0.  Edge =   110225.  Cut =   377791.  T =     0.13 sec
E:  Del =    7.00.  Ar =   30024.0.  Edge =   110212.  Cut =   377791.  T =     0.06 sec
F:  Del =    7.00.  Ar =   29999.0.  Edge =   110014.  Cut =   281038.  T =     0.09 sec
E:  Del =    7.00.  Ar =   29995.0.  Edge =   110004.  Cut =   281038.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29994.0.  Edge =   109787.  Cut =   280830.  T =     0.13 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280830.  T =     0.06 sec
A:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.12 sec
E:  Del =    7.00.  Ar =   29993.0.  Edge =   109785.  Cut =   280514.  T =     0.06 sec
Total time =     0.95 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %
Peak memory: 66818048 bytes

[2021-11-24 13:30:25,183]mapper_test.py:160:[INFO]: area: 29994 level: 7
[2021-11-24 13:30:25,184]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:30:56,127]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
Mapping time: 0.067445 secs
Mapping time: 0.074702 secs
	Report mapping result:
		klut_size()     :50199
		klut.num_gates():33212
		max delay       :7
		max area        :33201
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :739
		LUT fanins:3	 numbers :12655
		LUT fanins:4	 numbers :19817
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v
	Peak memory: 173875200 bytes

[2021-11-24 13:30:56,128]mapper_test.py:228:[INFO]: area: 33212 level: 7
