ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_it.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_it.c"
  20              		.section	.text.NMI_Handler,"ax",%progbits
  21              		.align	1
  22              		.global	NMI_Handler
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	NMI_Handler:
  28              	.LFB138:
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f4xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f4xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f4xx_it.c ****   *
  16:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f4xx_it.c ****   */
  18:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f4xx_it.c **** 
  20:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f4xx_it.c **** #include "main.h"
  22:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  23:Core/Src/stm32f4xx_it.c **** #include "FreeRTOS.h"
  24:Core/Src/stm32f4xx_it.c **** #include "task.h"
  25:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  28:Core/Src/stm32f4xx_it.c **** 
  29:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** 
  32:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_it.c **** 
  34:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  36:Core/Src/stm32f4xx_it.c **** 
  37:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  38:Core/Src/stm32f4xx_it.c **** 
  39:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  41:Core/Src/stm32f4xx_it.c **** 
  42:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  43:Core/Src/stm32f4xx_it.c **** 
  44:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_it.c **** 
  47:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_it.c **** 
  49:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_it.c **** 
  52:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_it.c **** 
  54:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/stm32f4xx_it.c **** 
  57:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  58:Core/Src/stm32f4xx_it.c **** 
  59:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  60:Core/Src/stm32f4xx_it.c **** extern CAN_HandleTypeDef hcan1;
  61:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  62:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  63:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef huart3;
  64:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  65:Core/Src/stm32f4xx_it.c **** 
  66:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  67:Core/Src/stm32f4xx_it.c **** 
  68:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  69:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  70:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  71:Core/Src/stm32f4xx_it.c **** /**
  72:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  73:Core/Src/stm32f4xx_it.c ****   */
  74:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  75:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 75 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  76:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  77:Core/Src/stm32f4xx_it.c **** 
  78:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  79:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32f4xx_it.c ****    while (1)
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 3


  36              		.loc 1 80 4 view .LVU1
  81:Core/Src/stm32f4xx_it.c ****   {
  82:Core/Src/stm32f4xx_it.c ****   }
  37              		.loc 1 82 3 view .LVU2
  80:Core/Src/stm32f4xx_it.c ****   {
  38              		.loc 1 80 10 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE138:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  50              	HardFault_Handler:
  51              	.LFB139:
  83:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  84:Core/Src/stm32f4xx_it.c **** }
  85:Core/Src/stm32f4xx_it.c **** 
  86:Core/Src/stm32f4xx_it.c **** /**
  87:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  88:Core/Src/stm32f4xx_it.c ****   */
  89:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  90:Core/Src/stm32f4xx_it.c **** {
  52              		.loc 1 90 1 view -0
  53              		.cfi_startproc
  54              		@ Volatile: function does not return.
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              		@ link register save eliminated.
  58              	.L4:
  91:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  92:Core/Src/stm32f4xx_it.c **** 
  93:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  94:Core/Src/stm32f4xx_it.c ****   while (1)
  59              		.loc 1 94 3 view .LVU5
  95:Core/Src/stm32f4xx_it.c ****   {
  96:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  97:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  98:Core/Src/stm32f4xx_it.c ****   }
  60              		.loc 1 98 3 view .LVU6
  94:Core/Src/stm32f4xx_it.c ****   {
  61              		.loc 1 94 9 view .LVU7
  62 0000 FEE7     		b	.L4
  63              		.cfi_endproc
  64              	.LFE139:
  66              		.section	.text.MemManage_Handler,"ax",%progbits
  67              		.align	1
  68              		.global	MemManage_Handler
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	MemManage_Handler:
  74              	.LFB140:
  99:Core/Src/stm32f4xx_it.c **** }
 100:Core/Src/stm32f4xx_it.c **** 
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 4


 101:Core/Src/stm32f4xx_it.c **** /**
 102:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 103:Core/Src/stm32f4xx_it.c ****   */
 104:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 105:Core/Src/stm32f4xx_it.c **** {
  75              		.loc 1 105 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 106:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f4xx_it.c **** 
 108:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f4xx_it.c ****   while (1)
  82              		.loc 1 109 3 view .LVU9
 110:Core/Src/stm32f4xx_it.c ****   {
 111:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 113:Core/Src/stm32f4xx_it.c ****   }
  83              		.loc 1 113 3 view .LVU10
 109:Core/Src/stm32f4xx_it.c ****   {
  84              		.loc 1 109 9 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE140:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	BusFault_Handler:
  97              	.LFB141:
 114:Core/Src/stm32f4xx_it.c **** }
 115:Core/Src/stm32f4xx_it.c **** 
 116:Core/Src/stm32f4xx_it.c **** /**
 117:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 118:Core/Src/stm32f4xx_it.c ****   */
 119:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 120:Core/Src/stm32f4xx_it.c **** {
  98              		.loc 1 120 1 view -0
  99              		.cfi_startproc
 100              		@ Volatile: function does not return.
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104              	.L8:
 121:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 122:Core/Src/stm32f4xx_it.c **** 
 123:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 124:Core/Src/stm32f4xx_it.c ****   while (1)
 105              		.loc 1 124 3 view .LVU13
 125:Core/Src/stm32f4xx_it.c ****   {
 126:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 127:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 5


 128:Core/Src/stm32f4xx_it.c ****   }
 106              		.loc 1 128 3 view .LVU14
 124:Core/Src/stm32f4xx_it.c ****   {
 107              		.loc 1 124 9 view .LVU15
 108 0000 FEE7     		b	.L8
 109              		.cfi_endproc
 110              	.LFE141:
 112              		.section	.text.UsageFault_Handler,"ax",%progbits
 113              		.align	1
 114              		.global	UsageFault_Handler
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	UsageFault_Handler:
 120              	.LFB142:
 129:Core/Src/stm32f4xx_it.c **** }
 130:Core/Src/stm32f4xx_it.c **** 
 131:Core/Src/stm32f4xx_it.c **** /**
 132:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 133:Core/Src/stm32f4xx_it.c ****   */
 134:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 135:Core/Src/stm32f4xx_it.c **** {
 121              		.loc 1 135 1 view -0
 122              		.cfi_startproc
 123              		@ Volatile: function does not return.
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.L10:
 136:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 137:Core/Src/stm32f4xx_it.c **** 
 138:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 139:Core/Src/stm32f4xx_it.c ****   while (1)
 128              		.loc 1 139 3 view .LVU17
 140:Core/Src/stm32f4xx_it.c ****   {
 141:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 143:Core/Src/stm32f4xx_it.c ****   }
 129              		.loc 1 143 3 view .LVU18
 139:Core/Src/stm32f4xx_it.c ****   {
 130              		.loc 1 139 9 view .LVU19
 131 0000 FEE7     		b	.L10
 132              		.cfi_endproc
 133              	.LFE142:
 135              		.section	.text.DebugMon_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	DebugMon_Handler
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	DebugMon_Handler:
 143              	.LFB143:
 144:Core/Src/stm32f4xx_it.c **** }
 145:Core/Src/stm32f4xx_it.c **** 
 146:Core/Src/stm32f4xx_it.c **** /**
 147:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 148:Core/Src/stm32f4xx_it.c ****   */
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 6


 149:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 150:Core/Src/stm32f4xx_it.c **** {
 144              		.loc 1 150 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 151:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 152:Core/Src/stm32f4xx_it.c **** 
 153:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 154:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 155:Core/Src/stm32f4xx_it.c **** 
 156:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 157:Core/Src/stm32f4xx_it.c **** }
 149              		.loc 1 157 1 view .LVU21
 150 0000 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE143:
 154              		.section	.text.SysTick_Handler,"ax",%progbits
 155              		.align	1
 156              		.global	SysTick_Handler
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	SysTick_Handler:
 162              	.LFB144:
 158:Core/Src/stm32f4xx_it.c **** 
 159:Core/Src/stm32f4xx_it.c **** /**
 160:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System tick timer.
 161:Core/Src/stm32f4xx_it.c ****   */
 162:Core/Src/stm32f4xx_it.c **** void SysTick_Handler(void)
 163:Core/Src/stm32f4xx_it.c **** {
 163              		.loc 1 163 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167 0000 08B5     		push	{r3, lr}
 168              	.LCFI0:
 169              		.cfi_def_cfa_offset 8
 170              		.cfi_offset 3, -8
 171              		.cfi_offset 14, -4
 164:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 165:Core/Src/stm32f4xx_it.c **** 
 166:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 167:Core/Src/stm32f4xx_it.c ****   HAL_IncTick();
 172              		.loc 1 167 3 view .LVU23
 173 0002 FFF7FEFF 		bl	HAL_IncTick
 174              	.LVL0:
 168:Core/Src/stm32f4xx_it.c **** #if (INCLUDE_xTaskGetSchedulerState == 1 )
 169:Core/Src/stm32f4xx_it.c ****   if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 175              		.loc 1 169 3 view .LVU24
 176              		.loc 1 169 7 is_stmt 0 view .LVU25
 177 0006 FFF7FEFF 		bl	xTaskGetSchedulerState
 178              	.LVL1:
 179              		.loc 1 169 6 discriminator 1 view .LVU26
 180 000a 0128     		cmp	r0, #1
 181 000c 00D1     		bne	.L15
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 7


 182              	.L12:
 170:Core/Src/stm32f4xx_it.c ****   {
 171:Core/Src/stm32f4xx_it.c **** #endif /* INCLUDE_xTaskGetSchedulerState */
 172:Core/Src/stm32f4xx_it.c ****   xPortSysTickHandler();
 173:Core/Src/stm32f4xx_it.c **** #if (INCLUDE_xTaskGetSchedulerState == 1 )
 174:Core/Src/stm32f4xx_it.c ****   }
 175:Core/Src/stm32f4xx_it.c **** #endif /* INCLUDE_xTaskGetSchedulerState */
 176:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 177:Core/Src/stm32f4xx_it.c **** 
 178:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 179:Core/Src/stm32f4xx_it.c **** }
 183              		.loc 1 179 1 view .LVU27
 184 000e 08BD     		pop	{r3, pc}
 185              	.L15:
 172:Core/Src/stm32f4xx_it.c **** #if (INCLUDE_xTaskGetSchedulerState == 1 )
 186              		.loc 1 172 3 is_stmt 1 view .LVU28
 187 0010 FFF7FEFF 		bl	xPortSysTickHandler
 188              	.LVL2:
 189              		.loc 1 179 1 is_stmt 0 view .LVU29
 190 0014 FBE7     		b	.L12
 191              		.cfi_endproc
 192              	.LFE144:
 194              		.section	.text.DMA1_Stream1_IRQHandler,"ax",%progbits
 195              		.align	1
 196              		.global	DMA1_Stream1_IRQHandler
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	DMA1_Stream1_IRQHandler:
 202              	.LFB145:
 180:Core/Src/stm32f4xx_it.c **** 
 181:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 182:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 183:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 184:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 185:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 186:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 187:Core/Src/stm32f4xx_it.c **** 
 188:Core/Src/stm32f4xx_it.c **** /**
 189:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream1 global interrupt.
 190:Core/Src/stm32f4xx_it.c ****   */
 191:Core/Src/stm32f4xx_it.c **** void DMA1_Stream1_IRQHandler(void)
 192:Core/Src/stm32f4xx_it.c **** {
 203              		.loc 1 192 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 08B5     		push	{r3, lr}
 208              	.LCFI1:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 3, -8
 211              		.cfi_offset 14, -4
 193:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
 194:Core/Src/stm32f4xx_it.c **** 
 195:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 0 */
 196:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart3_rx);
 212              		.loc 1 196 3 view .LVU31
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 8


 213 0002 0248     		ldr	r0, .L18
 214 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 215              	.LVL3:
 197:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
 198:Core/Src/stm32f4xx_it.c **** 
 199:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 1 */
 200:Core/Src/stm32f4xx_it.c **** }
 216              		.loc 1 200 1 is_stmt 0 view .LVU32
 217 0008 08BD     		pop	{r3, pc}
 218              	.L19:
 219 000a 00BF     		.align	2
 220              	.L18:
 221 000c 00000000 		.word	hdma_usart3_rx
 222              		.cfi_endproc
 223              	.LFE145:
 225              		.section	.text.DMA1_Stream3_IRQHandler,"ax",%progbits
 226              		.align	1
 227              		.global	DMA1_Stream3_IRQHandler
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	DMA1_Stream3_IRQHandler:
 233              	.LFB146:
 201:Core/Src/stm32f4xx_it.c **** 
 202:Core/Src/stm32f4xx_it.c **** /**
 203:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream3 global interrupt.
 204:Core/Src/stm32f4xx_it.c ****   */
 205:Core/Src/stm32f4xx_it.c **** void DMA1_Stream3_IRQHandler(void)
 206:Core/Src/stm32f4xx_it.c **** {
 234              		.loc 1 206 1 is_stmt 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238 0000 08B5     		push	{r3, lr}
 239              	.LCFI2:
 240              		.cfi_def_cfa_offset 8
 241              		.cfi_offset 3, -8
 242              		.cfi_offset 14, -4
 207:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */
 208:Core/Src/stm32f4xx_it.c **** 
 209:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream3_IRQn 0 */
 210:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart3_tx);
 243              		.loc 1 210 3 view .LVU34
 244 0002 0248     		ldr	r0, .L22
 245 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 246              	.LVL4:
 211:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */
 212:Core/Src/stm32f4xx_it.c **** 
 213:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream3_IRQn 1 */
 214:Core/Src/stm32f4xx_it.c **** }
 247              		.loc 1 214 1 is_stmt 0 view .LVU35
 248 0008 08BD     		pop	{r3, pc}
 249              	.L23:
 250 000a 00BF     		.align	2
 251              	.L22:
 252 000c 00000000 		.word	hdma_usart3_tx
 253              		.cfi_endproc
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 9


 254              	.LFE146:
 256              		.section	.text.CAN1_RX0_IRQHandler,"ax",%progbits
 257              		.align	1
 258              		.global	CAN1_RX0_IRQHandler
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	CAN1_RX0_IRQHandler:
 264              	.LFB147:
 215:Core/Src/stm32f4xx_it.c **** 
 216:Core/Src/stm32f4xx_it.c **** /**
 217:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN1 RX0 interrupts.
 218:Core/Src/stm32f4xx_it.c ****   */
 219:Core/Src/stm32f4xx_it.c **** void CAN1_RX0_IRQHandler(void)
 220:Core/Src/stm32f4xx_it.c **** {
 265              		.loc 1 220 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 08B5     		push	{r3, lr}
 270              	.LCFI3:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 3, -8
 273              		.cfi_offset 14, -4
 221:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
 222:Core/Src/stm32f4xx_it.c **** 
 223:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX0_IRQn 0 */
 224:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan1);
 274              		.loc 1 224 3 view .LVU37
 275 0002 0248     		ldr	r0, .L26
 276 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 277              	.LVL5:
 225:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
 226:Core/Src/stm32f4xx_it.c **** 
 227:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX0_IRQn 1 */
 228:Core/Src/stm32f4xx_it.c **** }
 278              		.loc 1 228 1 is_stmt 0 view .LVU38
 279 0008 08BD     		pop	{r3, pc}
 280              	.L27:
 281 000a 00BF     		.align	2
 282              	.L26:
 283 000c 00000000 		.word	hcan1
 284              		.cfi_endproc
 285              	.LFE147:
 287              		.section	.text.USART3_IRQHandler,"ax",%progbits
 288              		.align	1
 289              		.global	USART3_IRQHandler
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 294              	USART3_IRQHandler:
 295              	.LFB148:
 229:Core/Src/stm32f4xx_it.c **** 
 230:Core/Src/stm32f4xx_it.c **** /**
 231:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USART3 global interrupt.
 232:Core/Src/stm32f4xx_it.c ****   */
 233:Core/Src/stm32f4xx_it.c **** void USART3_IRQHandler(void)
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 10


 234:Core/Src/stm32f4xx_it.c **** {
 296              		.loc 1 234 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300 0000 08B5     		push	{r3, lr}
 301              	.LCFI4:
 302              		.cfi_def_cfa_offset 8
 303              		.cfi_offset 3, -8
 304              		.cfi_offset 14, -4
 235:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 0 */
 236:Core/Src/stm32f4xx_it.c **** 
 237:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART3_IRQn 0 */
 238:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&huart3);
 305              		.loc 1 238 3 view .LVU40
 306 0002 0248     		ldr	r0, .L30
 307 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 308              	.LVL6:
 239:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 1 */
 240:Core/Src/stm32f4xx_it.c **** 
 241:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART3_IRQn 1 */
 242:Core/Src/stm32f4xx_it.c **** }
 309              		.loc 1 242 1 is_stmt 0 view .LVU41
 310 0008 08BD     		pop	{r3, pc}
 311              	.L31:
 312 000a 00BF     		.align	2
 313              	.L30:
 314 000c 00000000 		.word	huart3
 315              		.cfi_endproc
 316              	.LFE148:
 318              		.text
 319              	.Letext0:
 320              		.file 2 "D:/msys64/mingw64/arm-none-eabi/include/machine/_default_types.h"
 321              		.file 3 "D:/msys64/mingw64/arm-none-eabi/include/sys/_stdint.h"
 322              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 323              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 324              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 325              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 326              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 327              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 328              		.file 10 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 329              		.file 11 "Core/Inc/FreeRTOSConfig.h"
 330              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 331              		.file 13 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
ARM GAS  D:\msys64\tmp\ccjEyM2x.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_it.c
D:\msys64\tmp\ccjEyM2x.s:21     .text.NMI_Handler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:27     .text.NMI_Handler:00000000 NMI_Handler
D:\msys64\tmp\ccjEyM2x.s:44     .text.HardFault_Handler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:50     .text.HardFault_Handler:00000000 HardFault_Handler
D:\msys64\tmp\ccjEyM2x.s:67     .text.MemManage_Handler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:73     .text.MemManage_Handler:00000000 MemManage_Handler
D:\msys64\tmp\ccjEyM2x.s:90     .text.BusFault_Handler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:96     .text.BusFault_Handler:00000000 BusFault_Handler
D:\msys64\tmp\ccjEyM2x.s:113    .text.UsageFault_Handler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:119    .text.UsageFault_Handler:00000000 UsageFault_Handler
D:\msys64\tmp\ccjEyM2x.s:136    .text.DebugMon_Handler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:142    .text.DebugMon_Handler:00000000 DebugMon_Handler
D:\msys64\tmp\ccjEyM2x.s:155    .text.SysTick_Handler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:161    .text.SysTick_Handler:00000000 SysTick_Handler
D:\msys64\tmp\ccjEyM2x.s:195    .text.DMA1_Stream1_IRQHandler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:201    .text.DMA1_Stream1_IRQHandler:00000000 DMA1_Stream1_IRQHandler
D:\msys64\tmp\ccjEyM2x.s:221    .text.DMA1_Stream1_IRQHandler:0000000c $d
D:\msys64\tmp\ccjEyM2x.s:226    .text.DMA1_Stream3_IRQHandler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:232    .text.DMA1_Stream3_IRQHandler:00000000 DMA1_Stream3_IRQHandler
D:\msys64\tmp\ccjEyM2x.s:252    .text.DMA1_Stream3_IRQHandler:0000000c $d
D:\msys64\tmp\ccjEyM2x.s:257    .text.CAN1_RX0_IRQHandler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:263    .text.CAN1_RX0_IRQHandler:00000000 CAN1_RX0_IRQHandler
D:\msys64\tmp\ccjEyM2x.s:283    .text.CAN1_RX0_IRQHandler:0000000c $d
D:\msys64\tmp\ccjEyM2x.s:288    .text.USART3_IRQHandler:00000000 $t
D:\msys64\tmp\ccjEyM2x.s:294    .text.USART3_IRQHandler:00000000 USART3_IRQHandler
D:\msys64\tmp\ccjEyM2x.s:314    .text.USART3_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
xTaskGetSchedulerState
xPortSysTickHandler
HAL_DMA_IRQHandler
hdma_usart3_rx
hdma_usart3_tx
HAL_CAN_IRQHandler
hcan1
HAL_UART_IRQHandler
huart3
