$date
	Fri Nov 15 17:43:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module IM_tb $end
$var wire 32 ! inst_out [31:0] $end
$var parameter 32 " DURATION $end
$var reg 5 # adress [4:0] $end
$var reg 1 $ clk $end
$scope module UUT $end
$var wire 5 % adressIM [4:0] $end
$var wire 32 & inst [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx &
bx %
0$
bx #
bx !
$end
#50000
1$
#100000
0$
b1 !
b1 &
b10001 #
b10001 %
#150000
1$
#200000
0$
#250000
1$
#300000
0$
#350000
1$
#400000
0$
#450000
1$
#500000
0$
#550000
1$
#600000
0$
#650000
1$
#700000
0$
#750000
1$
#800000
0$
#850000
1$
#900000
0$
#950000
1$
#1000000
0$
#1050000
1$
#1100000
0$
#1150000
1$
#1200000
0$
