<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>545750277</Best-caseLatency>
            <Average-caseLatency>545867645</Average-caseLatency>
            <Worst-caseLatency>545964732</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.458 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.459 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.460 sec</Worst-caseRealTimeLatency>
            <Interval-min>545750278</Interval-min>
            <Interval-max>545964733</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>517</BRAM_18K>
            <DSP>22</DSP>
            <FF>41318</FF>
            <LUT>67329</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWADDR</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWLEN</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWSIZE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWBURST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWLOCK</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWCACHE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWPROT</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWQOS</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWREGION</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WDATA</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WSTRB</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WLAST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARADDR</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARLEN</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARSIZE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARBURST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARLOCK</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARCACHE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARPROT</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARQOS</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARREGION</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RDATA</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RLAST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RRESP</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BRESP</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWADDR</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWLEN</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWSIZE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWBURST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWLOCK</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWCACHE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWPROT</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWQOS</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWREGION</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WDATA</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WSTRB</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WLAST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARADDR</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARLEN</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARSIZE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARBURST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARLOCK</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARCACHE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARPROT</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARQOS</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARREGION</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RDATA</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RLAST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RRESP</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BRESP</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWADDR</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWLEN</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWSIZE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWBURST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWLOCK</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWCACHE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWPROT</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWQOS</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWREGION</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WDATA</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WSTRB</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WLAST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARADDR</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARLEN</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARSIZE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARBURST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARLOCK</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARCACHE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARPROT</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARQOS</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARREGION</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RDATA</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RLAST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RRESP</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BRESP</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWADDR</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWLEN</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWSIZE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWBURST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWLOCK</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWCACHE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWPROT</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWQOS</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWREGION</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WDATA</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WSTRB</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WLAST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARADDR</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARLEN</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARSIZE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARBURST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARLOCK</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARCACHE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARPROT</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARQOS</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARREGION</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RDATA</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RLAST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RRESP</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BRESP</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWADDR</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWLEN</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWSIZE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWBURST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWLOCK</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWCACHE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWPROT</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWQOS</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWREGION</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WDATA</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WSTRB</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WLAST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARADDR</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARLEN</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARSIZE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARBURST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARLOCK</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARCACHE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARPROT</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARQOS</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARREGION</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RDATA</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RLAST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RRESP</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BRESP</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWADDR</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWLEN</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWSIZE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWBURST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWLOCK</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWCACHE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWPROT</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWQOS</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWREGION</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WDATA</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WSTRB</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WLAST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARADDR</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARLEN</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARSIZE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARBURST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARLOCK</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARCACHE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARPROT</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARQOS</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARREGION</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RDATA</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RLAST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RRESP</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BRESP</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWADDR</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWLEN</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWSIZE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWBURST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWLOCK</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWCACHE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWPROT</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWQOS</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWREGION</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WDATA</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WSTRB</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WLAST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARADDR</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARLEN</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARSIZE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARBURST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARLOCK</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARCACHE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARPROT</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARQOS</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARREGION</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RDATA</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RLAST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RRESP</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BRESP</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_476</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>476</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_7443</InstName>
                            <ModuleName>conv1_Pipeline_LOAD_WEIGHTS_K_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7443</ID>
                            <BindInstances>add_ln120_fu_1202_p2 add_ln120_1_fu_1217_p2 add_ln122_fu_1277_p2 mul_4ns_6ns_9_1_1_U2 empty_fu_1331_p2 add_ln122_1_fu_1337_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_export_output_buffer_c1_fu_7558</InstName>
                            <ModuleName>export_output_buffer_c1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7558</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_export_output_buffer_c1_Pipeline_RELU_fu_209</InstName>
                                    <ModuleName>export_output_buffer_c1_Pipeline_RELU</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>209</ID>
                                    <BindInstances>add_ln141_fu_181_p2 add_ln144_fu_191_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_export_output_buffer_c1_Pipeline_2_fu_224</InstName>
                                    <ModuleName>export_output_buffer_c1_Pipeline_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>224</ID>
                                    <BindInstances>empty_fu_166_p2 empty_52_fu_176_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_export_output_buffer_c1_Pipeline_RELU1_fu_241</InstName>
                                    <ModuleName>export_output_buffer_c1_Pipeline_RELU1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>241</ID>
                                    <BindInstances>add_ln141_fu_181_p2 add_ln144_fu_191_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_export_output_buffer_c1_Pipeline_4_fu_256</InstName>
                                    <ModuleName>export_output_buffer_c1_Pipeline_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>256</ID>
                                    <BindInstances>empty_fu_166_p2 empty_50_fu_176_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_export_output_buffer_c1_Pipeline_BW_fu_273</InstName>
                                    <ModuleName>export_output_buffer_c1_Pipeline_BW</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>273</ID>
                                    <BindInstances>add_ln80_fu_136_p2 add_ln82_fu_146_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_export_output_buffer_c1_Pipeline_BW2_fu_287</InstName>
                                    <ModuleName>export_output_buffer_c1_Pipeline_BW2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>287</ID>
                                    <BindInstances>add_ln80_fu_136_p2 add_ln82_fu_146_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_export_output_buffer_c1_Pipeline_BW3_fu_301</InstName>
                                    <ModuleName>export_output_buffer_c1_Pipeline_BW3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>301</ID>
                                    <BindInstances>add_ln80_fu_136_p2 add_ln82_fu_146_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln141_5_fu_323_p2 add_ln137_1_fu_347_p2 add_ln137_fu_369_p2 empty_fu_386_p2 mul_7ns_19ns_25_1_1_U1789 add_ln141_fu_406_p2 add_ln144_fu_459_p2 sub_ln144_fu_480_p2 add_ln141_1_fu_491_p2 sub_ln141_fu_520_p2 add_ln141_2_fu_530_p2 add_ln141_3_fu_545_p2 sub_ln141_1_fu_574_p2 add_ln141_4_fu_584_p2 add_ln144_1_fu_613_p2 sub_ln144_1_fu_634_p2 add_ln138_fu_656_p2 add_ln77_1_fu_685_p2 add_ln77_fu_697_p2 add_ln82_fu_762_p2 sub_ln82_fu_784_p2 add_ln78_fu_812_p2 add_ln82_1_fu_821_p2 sub_ln82_1_fu_842_p2 add_ln78_1_fu_852_p2 add_ln82_2_fu_862_p2 sub_ln82_2_fu_883_p2 add_ln78_2_fu_791_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_KR_fu_7577</InstName>
                            <ModuleName>conv1_Pipeline_KR</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7577</ID>
                            <BindInstances>add_ln52_fu_3091_p2 add_ln56_fu_3101_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_KR10_fu_8138</InstName>
                            <ModuleName>conv1_Pipeline_KR10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8138</ID>
                            <BindInstances>add_ln52_fu_3091_p2 add_ln56_fu_3101_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_KR11_fu_8538</InstName>
                            <ModuleName>conv1_Pipeline_KR11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8538</ID>
                            <BindInstances>add_ln52_fu_3091_p2 add_ln56_fu_3101_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_KR12_fu_8938</InstName>
                            <ModuleName>conv1_Pipeline_KR12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>8938</ID>
                            <BindInstances>add_ln52_fu_3091_p2 add_ln56_fu_3101_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln94_fu_9387_p2 add_ln97_fu_9393_p2 add_ln97_1_fu_9403_p2 sub_ln99_fu_9472_p2 add_ln99_fu_9482_p2 add_ln100_fu_9507_p2 add_ln103_fu_9550_p2 add_ln106_fu_9556_p2 empty_118_fu_9678_p2 empty_120_fu_9701_p2 mul_7ns_10ns_15_1_1_U1803 add_ln120_fu_9825_p2 empty_122_fu_9882_p2 add_ln45_1_fu_9894_p2 add_ln45_fu_9900_p2 empty_131_fu_9958_p2 add_ln45_2_fu_10099_p2 add_ln45_3_fu_10162_p2 empty_132_fu_10078_p2 empty_134_fu_10235_p2 empty_123_fu_10294_p2 empty_124_fu_10311_p2 add_ln65_fu_10412_p2 empty_126_fu_10453_p2 empty_128_fu_10482_p2 empty_130_fu_10504_p2 indvars_iv_next108_fu_10284_p2 add_ln48_fu_10536_p2 add_ln41_fu_10093_p2 add_ln37_fu_9840_p2 p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_3_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_794</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>794</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302</InstName>
                            <ModuleName>conv2_Pipeline_LOAD_INPUT_BH_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>302</ID>
                            <BindInstances>add_ln75_5_fu_230_p2 add_ln75_fu_245_p2 empty_98_fu_295_p2 mul_7ns_19ns_25_1_1_U1829 add_ln76_fu_357_p2 empty_99_fu_395_p2 empty_96_fu_456_p2 add_ln76_1_fu_462_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312</InstName>
                            <ModuleName>conv2_Pipeline_LOAD_WEIGHTS_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>312</ID>
                            <BindInstances>add_ln89_1_fu_128_p2 add_ln89_fu_151_p2 empty_95_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_OUT_ROW_COL_fu_321</InstName>
                            <ModuleName>conv2_Pipeline_OUT_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>321</ID>
                            <BindInstances>add_ln40_1_fu_235_p2 add_ln40_fu_253_p2 sub_ln46_fu_297_p2 add_ln41_fu_351_p2 sub_ln46_1_fu_395_p2 add_ln43_fu_458_p2 add_ln46_fu_500_p2 add_ln46_2_fu_528_p2 add_ln44_fu_581_p2 add_ln43_1_fu_587_p2 add_ln41_1_fu_601_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_RELU_fu_331</InstName>
                            <ModuleName>conv2_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>331</ID>
                            <BindInstances>add_ln108_fu_98_p2 add_ln111_fu_108_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_5_fu_339</InstName>
                            <ModuleName>conv2_Pipeline_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>339</ID>
                            <BindInstances>empty_fu_109_p2 empty_105_fu_119_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_RELU7_fu_349</InstName>
                            <ModuleName>conv2_Pipeline_RELU7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>349</ID>
                            <BindInstances>add_ln108_fu_98_p2 add_ln111_fu_108_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_7_fu_357</InstName>
                            <ModuleName>conv2_Pipeline_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>357</ID>
                            <BindInstances>empty_fu_109_p2 empty_103_fu_119_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW_fu_367</InstName>
                            <ModuleName>conv2_Pipeline_BW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>367</ID>
                            <BindInstances>add_ln61_fu_72_p2 add_ln63_fu_82_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW8_fu_375</InstName>
                            <ModuleName>conv2_Pipeline_BW8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>375</ID>
                            <BindInstances>add_ln61_fu_72_p2 add_ln63_1_fu_82_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW9_fu_382</InstName>
                            <ModuleName>conv2_Pipeline_BW9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>382</ID>
                            <BindInstances>add_ln61_fu_72_p2 add_ln63_fu_82_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln76_fu_447_p2 add_ln36_1_fu_463_p2 add_ln104_fu_489_p2 sub_ln111_fu_544_p2 empty_107_fu_499_p2 mul_5ns_19ns_23_1_1_U1866 add_ln108_fu_523_p2 add_ln111_fu_568_p2 sub_ln111_1_fu_589_p2 add_ln108_1_fu_604_p2 sub_ln108_fu_633_p2 add_ln108_2_fu_643_p2 add_ln108_3_fu_668_p2 sub_ln108_1_fu_697_p2 add_ln108_4_fu_707_p2 add_ln111_1_fu_725_p2 sub_ln111_2_fu_746_p2 add_ln105_fu_767_p2 add_ln58_1_fu_783_p2 add_ln58_fu_795_p2 add_ln63_fu_807_p2 add_ln63_1_fu_814_p2 add_ln36_fu_801_p2 add_ln32_fu_469_p2 input_fm_buffer_1_U weight_buffer_U output_fm_buffer_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_815</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>815</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_IN_K_L_fu_486</InstName>
                            <ModuleName>conv3_Pipeline_IN_K_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>486</ID>
                            <BindInstances>mul_3ns_5ns_7_1_1_U1885 add_ln118_1_fu_255_p2 add_ln118_fu_418_p2 add_ln119_fu_296_p2 mul_3ns_5ns_7_1_1_U1886 empty_70_fu_474_p2 mul_3ns_5ns_7_1_1_U1883 empty_71_fu_491_p2 empty_fu_356_p2 add_ln119_1_fu_362_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_KR_KC_fu_505</InstName>
                            <ModuleName>conv3_Pipeline_KR_KC</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>505</ID>
                            <BindInstances>mul_3ns_5ns_7_1_1_U1903 add_ln60_fu_481_p2 empty_60_fu_505_p2 empty_61_fu_514_p2 mul_10ns_10ns_17_1_1_U1904 empty_63_fu_529_p2 empty_64_fu_539_p2 add_ln49_1_fu_391_p2 grp_fu_402_p0 mul_3ns_5ns_7_1_1_U1905 add_ln60_1_fu_578_p2 p_mid1_fu_602_p2 empty_65_fu_611_p2 mul_10ns_10ns_17_1_1_U1906 empty_67_fu_626_p2 empty_68_fu_636_p2 add_ln50_fu_428_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_RELU_fu_531</InstName>
                            <ModuleName>conv3_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>531</ID>
                            <BindInstances>add_ln138_fu_98_p2 add_ln141_fu_108_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_4_fu_539</InstName>
                            <ModuleName>conv3_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>539</ID>
                            <BindInstances>empty_fu_109_p2 empty_77_fu_119_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_RELU4_fu_549</InstName>
                            <ModuleName>conv3_Pipeline_RELU4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>549</ID>
                            <BindInstances>add_ln138_fu_98_p2 add_ln141_fu_108_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_6_fu_557</InstName>
                            <ModuleName>conv3_Pipeline_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>557</ID>
                            <BindInstances>empty_fu_109_p2 empty_75_fu_119_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_BW_fu_567</InstName>
                            <ModuleName>conv3_Pipeline_BW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>567</ID>
                            <BindInstances>add_ln77_fu_72_p2 add_ln79_fu_82_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_BW5_fu_574</InstName>
                            <ModuleName>conv3_Pipeline_BW5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>574</ID>
                            <BindInstances>add_ln77_1_fu_72_p2 add_ln79_fu_82_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_BW6_fu_581</InstName>
                            <ModuleName>conv3_Pipeline_BW6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>581</ID>
                            <BindInstances>add_ln77_fu_72_p2 add_ln79_fu_82_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln90_1_fu_634_p2 add_ln102_fu_656_p2 add_ln90_fu_668_p2 add_ln102_1_fu_682_p2 mul_10ns_10ns_17_1_1_U1951 add_ln91_fu_703_p2 add_ln94_fu_709_p2 add_ln94_1_fu_719_p2 sub_ln96_fu_788_p2 add_ln97_fu_828_p2 add_ln102_2_fu_866_p2 add_ln100_fu_886_p2 add_ln103_fu_892_p2 add_ln103_1_fu_902_p2 empty_79_fu_922_p2 arrayidx36612_sum_i_fu_928_p2 empty_81_fu_938_p2 add_ln44_1_fu_958_p2 add_ln44_fu_964_p2 empty_83_fu_1107_p2 add_ln46_fu_1010_p2 indvars_iv_next48_fu_1114_p2 add_ln46_1_fu_1071_p2 sub_ln141_fu_1142_p2 add_ln138_fu_1153_p2 sub_ln138_fu_1182_p2 add_ln138_1_fu_1192_p2 add_ln138_2_fu_1217_p2 sub_ln138_1_fu_1246_p2 add_ln138_3_fu_1256_p2 sub_ln141_2_fu_1281_p2 add_ln135_fu_1302_p2 sub_ln79_fu_1336_p2 add_ln75_fu_1343_p2 sub_ln79_1_fu_1361_p2 add_ln75_1_fu_1368_p2 sub_ln79_2_fu_1386_p2 add_ln75_2_fu_1398_p2 add_ln37_fu_1404_p2 input_fm_buffer_U p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_U p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_U p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_U p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_U p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_U p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_U output_fm_buffer_0_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1_Pipeline_LOAD_WEIGHTS_K_L</Name>
            <Loops>
                <LOAD_WEIGHTS_K_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>656</Best-caseLatency>
                    <Average-caseLatency>656</Average-caseLatency>
                    <Worst-caseLatency>656</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.560 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.560 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.560 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>656</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_WEIGHTS_K_L>
                        <Name>LOAD_WEIGHTS_K_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>648</TripCount>
                        <Latency>654</Latency>
                        <AbsoluteTimeLatency>6.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD_WEIGHTS_K_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>475</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>493</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_K_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_1202_p2" SOURCE="src/conv1.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_K_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_1217_p2" SOURCE="src/conv1.cpp:120" URAM="0" VARIABLE="add_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_K_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_1277_p2" SOURCE="src/conv1.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_WEIGHTS_K_L" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U2" SOURCE="src/conv1.cpp:122" URAM="0" VARIABLE="mul182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_K_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1331_p2" SOURCE="src/conv1.cpp:122" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_K_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_1_fu_1337_p2" SOURCE="src/conv1.cpp:122" URAM="0" VARIABLE="add_ln122_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_KR</Name>
            <Loops>
                <KR/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>57</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KR>
                        <Name>KR</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>55</Latency>
                        <AbsoluteTimeLatency>0.550 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KR>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1885</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2780</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_3091_p2" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_3101_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_KR10</Name>
            <Loops>
                <KR/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>57</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KR>
                        <Name>KR</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>55</Latency>
                        <AbsoluteTimeLatency>0.550 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KR>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1885</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2780</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_3091_p2" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_3101_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_KR11</Name>
            <Loops>
                <KR/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>57</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KR>
                        <Name>KR</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>55</Latency>
                        <AbsoluteTimeLatency>0.550 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KR>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1885</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2780</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_3091_p2" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_3101_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_KR12</Name>
            <Loops>
                <KR/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>57</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KR>
                        <Name>KR</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>55</Latency>
                        <AbsoluteTimeLatency>0.550 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KR>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1885</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2780</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_3091_p2" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_3101_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>392</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>420</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_181_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_191_p2" SOURCE="src/conv1.cpp:144" URAM="0" VARIABLE="add_ln144"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_166_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_176_p2" SOURCE="" URAM="0" VARIABLE="empty_52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1_Pipeline_RELU1</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>392</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>420</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_181_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_191_p2" SOURCE="src/conv1.cpp:144" URAM="0" VARIABLE="add_ln144"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_166_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_176_p2" SOURCE="" URAM="0" VARIABLE="empty_50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1_Pipeline_BW</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_136_p2" SOURCE="src/conv1.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_146_p2" SOURCE="src/conv1.cpp:82" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1_Pipeline_BW2</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_136_p2" SOURCE="src/conv1.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_146_p2" SOURCE="src/conv1.cpp:82" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1_Pipeline_BW3</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_136_p2" SOURCE="src/conv1.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_146_p2" SOURCE="src/conv1.cpp:82" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>export_output_buffer_c1</Name>
            <Loops>
                <EXPORT>
                    <BH/>
                </EXPORT>
                <CLEAR_BH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131394</Best-caseLatency>
                    <Average-caseLatency>131434</Average-caseLatency>
                    <Worst-caseLatency>131466</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.314 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.314 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131394 ~ 131466</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <EXPORT>
                        <Name>EXPORT</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>100312 ~ 100384</Latency>
                        <AbsoluteTimeLatency>1.003 ms ~ 1.004 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>12539</min>
                                <max>12548</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>12539 ~ 12548</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <BH>
                            <Name>BH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>12536 ~ 12544</Latency>
                            <AbsoluteTimeLatency>0.125 ms</AbsoluteTimeLatency>
                            <IterationLatency>1567</IterationLatency>
                            <PipelineDepth>1567</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_export_output_buffer_c1_Pipeline_RELU_fu_209</Instance>
                                <Instance>grp_export_output_buffer_c1_Pipeline_2_fu_224</Instance>
                                <Instance>grp_export_output_buffer_c1_Pipeline_RELU1_fu_241</Instance>
                                <Instance>grp_export_output_buffer_c1_Pipeline_4_fu_256</Instance>
                            </InstanceList>
                        </BH>
                    </EXPORT>
                    <CLEAR_BH>
                        <Name>CLEAR_BH</Name>
                        <Slack>7.30</Slack>
                        <TripCount>40</TripCount>
                        <Latency>31080</Latency>
                        <AbsoluteTimeLatency>0.311 ms</AbsoluteTimeLatency>
                        <IterationLatency>777</IterationLatency>
                        <PipelineDepth>777</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_export_output_buffer_c1_Pipeline_BW_fu_273</Instance>
                            <Instance>grp_export_output_buffer_c1_Pipeline_BW2_fu_287</Instance>
                            <Instance>grp_export_output_buffer_c1_Pipeline_BW3_fu_301</Instance>
                        </InstanceList>
                    </CLEAR_BH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1360</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3281</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_5_fu_323_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_347_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="add_ln137_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_369_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_386_p2" SOURCE="src/conv1.cpp:137" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_19ns_25_1_1_U1789" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="mul_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_406_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_459_p2" SOURCE="src/conv1.cpp:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln144_fu_480_p2" SOURCE="src/conv1.cpp:144" URAM="0" VARIABLE="sub_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_491_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln141_fu_520_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="sub_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_2_fu_530_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_3_fu_545_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln141_1_fu_574_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="sub_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_4_fu_584_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_1_fu_613_p2" SOURCE="src/conv1.cpp:144" URAM="0" VARIABLE="add_ln144_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln144_1_fu_634_p2" SOURCE="src/conv1.cpp:144" URAM="0" VARIABLE="sub_ln144_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_656_p2" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_685_p2" SOURCE="src/conv1.cpp:77" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_697_p2" SOURCE="src/conv1.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_762_p2" SOURCE="src/conv1.cpp:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_fu_784_p2" SOURCE="src/conv1.cpp:82" URAM="0" VARIABLE="sub_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_812_p2" SOURCE="src/conv1.cpp:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_821_p2" SOURCE="src/conv1.cpp:82" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_1_fu_842_p2" SOURCE="src/conv1.cpp:82" URAM="0" VARIABLE="sub_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_852_p2" SOURCE="src/conv1.cpp:78" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_862_p2" SOURCE="src/conv1.cpp:82" URAM="0" VARIABLE="add_ln82_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_2_fu_883_p2" SOURCE="src/conv1.cpp:82" URAM="0" VARIABLE="sub_ln82_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_2_fu_791_p2" SOURCE="src/conv1.cpp:78" URAM="0" VARIABLE="add_ln78_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <TILE_ROW>
                    <BH>
                        <PAD/>
                        <BH.2/>
                    </BH>
                    <TILE_OUT>
                        <OUT_ROW>
                            <COL/>
                        </OUT_ROW>
                    </TILE_OUT>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>271200219</Best-caseLatency>
                    <Average-caseLatency>271303579</Average-caseLatency>
                    <Worst-caseLatency>271389531</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.712 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.713 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.714 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>271200219 ~ 271389531</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>271200218 ~ 271389530</Latency>
                        <AbsoluteTimeLatency>2.712 sec ~ 2.714 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>15952954</min>
                                <max>15964090</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>15952954 ~ 15964090</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <BH>
                            <Name>BH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>23</TripCount>
                            <Latency>24127</Latency>
                            <AbsoluteTimeLatency>0.241 ms</AbsoluteTimeLatency>
                            <IterationLatency>1049</IterationLatency>
                            <PipelineDepth>1049</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <PAD>
                                <Name>PAD</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>8</Latency>
                                <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </PAD>
                            <BH.2>
                                <Name>BH.2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>1020</Latency>
                                <AbsoluteTimeLatency>10.200 us</AbsoluteTimeLatency>
                                <IterationLatency>4</IterationLatency>
                                <PipelineDepth>4</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </BH.2>
                        </BH>
                        <TILE_OUT>
                            <Name>TILE_OUT</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>15928824 ~ 15939960</Latency>
                            <AbsoluteTimeLatency>0.159 sec</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>1991103</min>
                                    <max>1992495</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>1991103 ~ 1992495</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_7443</Instance>
                                <Instance>grp_export_output_buffer_c1_fu_7558</Instance>
                            </InstanceList>
                            <OUT_ROW>
                                <Name>OUT_ROW</Name>
                                <Slack>7.30</Slack>
                                <TripCount>120</TripCount>
                                <Latency>1859040 ~ 1860360</Latency>
                                <AbsoluteTimeLatency>18.590 ms ~ 18.604 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>15492</min>
                                        <max>15503</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>15492 ~ 15503</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <COL>
                                    <Name>COL</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>64</TripCount>
                                    <Latency>15488 ~ 15498</Latency>
                                    <AbsoluteTimeLatency>0.155 ms</AbsoluteTimeLatency>
                                    <IterationLatency>242</IterationLatency>
                                    <PipelineDepth>242</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv1_Pipeline_KR_fu_7577</Instance>
                                        <Instance>grp_conv1_Pipeline_KR10_fu_8138</Instance>
                                        <Instance>grp_conv1_Pipeline_KR11_fu_8538</Instance>
                                        <Instance>grp_conv1_Pipeline_KR12_fu_8938</Instance>
                                    </InstanceList>
                                </COL>
                            </OUT_ROW>
                        </TILE_OUT>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>248</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>57</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>28507</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>26629</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>37</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_9387_p2" SOURCE="src/conv1.cpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_9393_p2" SOURCE="src/conv1.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_9403_p2" SOURCE="src/conv1.cpp:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln99_fu_9472_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="sub_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_9482_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_9507_p2" SOURCE="src/conv1.cpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_9550_p2" SOURCE="src/conv1.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_9556_p2" SOURCE="src/conv1.cpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_9678_p2" SOURCE="" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_9701_p2" SOURCE="" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TILE_OUT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_10ns_15_1_1_U1803" SOURCE="src/conv1.cpp:120" URAM="0" VARIABLE="mul_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_9825_p2" SOURCE="src/conv1.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="sub" PRAGMA="" RTLNAME="empty_122_fu_9882_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_9894_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_9900_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="sub" PRAGMA="" RTLNAME="empty_131_fu_9958_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_10099_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="add_ln45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_10162_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="add_ln45_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_10078_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="sub" PRAGMA="" RTLNAME="empty_134_fu_10235_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_10294_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_10311_p2" SOURCE="src/conv1.cpp:49" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_10412_p2" SOURCE="src/conv1.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_10453_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_10482_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_10504_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next108_fu_10284_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_10536_p2" SOURCE="src/conv1.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_10093_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_9840_p2" SOURCE="src/conv1.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_13_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_14_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_15_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_16_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_17_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_18_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_19_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_20_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_21_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_22_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_U" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_LOAD_INPUT_BH_L</Name>
            <Loops>
                <LOAD_INPUT_BH_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>48971</Best-caseLatency>
                    <Average-caseLatency>48971</Average-caseLatency>
                    <Worst-caseLatency>48971</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>48971</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_INPUT_BH_L>
                        <Name>LOAD_INPUT_BH_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>48960</TripCount>
                        <Latency>48969</Latency>
                        <AbsoluteTimeLatency>0.490 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD_INPUT_BH_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>372</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>570</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_230_p2" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_245_p2" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="sub" PRAGMA="" RTLNAME="empty_98_fu_295_p2" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_19ns_25_1_1_U1829" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_357_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_395_p2" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_456_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_462_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_LOAD_WEIGHTS_L</Name>
            <Loops>
                <LOAD_WEIGHTS_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_WEIGHTS_L>
                        <Name>LOAD_WEIGHTS_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD_WEIGHTS_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_128_p2" SOURCE="src/conv2.cpp:89" URAM="0" VARIABLE="add_ln89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_151_p2" SOURCE="src/conv2.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_200_p2" SOURCE="src/conv2.cpp:89" URAM="0" VARIABLE="empty_95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_OUT_ROW_COL</Name>
            <Loops>
                <OUT_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>195850</Best-caseLatency>
                    <Average-caseLatency>195850</Average-caseLatency>
                    <Worst-caseLatency>195850</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.958 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.958 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.958 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>195850</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUT_ROW_COL>
                        <Name>OUT_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>195840</TripCount>
                        <Latency>195848</Latency>
                        <AbsoluteTimeLatency>1.958 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUT_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>397</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>568</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_235_p2" SOURCE="src/conv2.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_253_p2" SOURCE="src/conv2.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_297_p2" SOURCE="src/conv2.cpp:46" URAM="0" VARIABLE="sub_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_351_p2" SOURCE="src/conv2.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_1_fu_395_p2" SOURCE="src/conv2.cpp:46" URAM="0" VARIABLE="sub_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_458_p2" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_500_p2" SOURCE="src/conv2.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_528_p2" SOURCE="src/conv2.cpp:46" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_581_p2" SOURCE="src/conv2.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_587_p2" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_601_p2" SOURCE="src/conv2.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>237</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_98_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_108_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_109_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_119_p2" SOURCE="" URAM="0" VARIABLE="empty_105"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_RELU7</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>237</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_98_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_108_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_109_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_119_p2" SOURCE="" URAM="0" VARIABLE="empty_103"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_72_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_82_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW8</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_72_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_82_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW9</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_72_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_82_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <TILE_ROW>
                    <TILE_OUT>
                        <EXPORT>
                            <BH/>
                        </EXPORT>
                        <CLEAR/>
                    </TILE_OUT>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>148167666</Best-caseLatency>
                    <Average-caseLatency>148181266</Average-caseLatency>
                    <Worst-caseLatency>148192146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.482 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.482 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.482 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>148167666 ~ 148192146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>85</TripCount>
                        <Latency>148167665 ~ 148192145</Latency>
                        <AbsoluteTimeLatency>1.482 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1743149</min>
                                <max>1743437</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1743149 ~ 1743437</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302</Instance>
                        </InstanceList>
                        <TILE_OUT>
                            <Name>TILE_OUT</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>1694168 ~ 1694456</Latency>
                            <AbsoluteTimeLatency>16.942 ms ~ 16.945 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>211771</min>
                                    <max>211807</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>211771 ~ 211807</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312</Instance>
                                <Instance>grp_conv2_Pipeline_OUT_ROW_COL_fu_321</Instance>
                            </InstanceList>
                            <EXPORT>
                                <Name>EXPORT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>12548 ~ 12584</Latency>
                                <AbsoluteTimeLatency>0.125 ms ~ 0.126 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>3137</min>
                                        <max>3146</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>3137 ~ 3146</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <BH>
                                    <Name>BH</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>2</TripCount>
                                    <Latency>3134 ~ 3142</Latency>
                                    <AbsoluteTimeLatency>31.340 us ~ 31.420 us</AbsoluteTimeLatency>
                                    <IterationLatency>1567</IterationLatency>
                                    <PipelineDepth>1567</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv2_Pipeline_RELU_fu_331</Instance>
                                        <Instance>grp_conv2_Pipeline_5_fu_339</Instance>
                                        <Instance>grp_conv2_Pipeline_RELU7_fu_349</Instance>
                                        <Instance>grp_conv2_Pipeline_7_fu_357</Instance>
                                    </InstanceList>
                                </BH>
                            </EXPORT>
                            <CLEAR>
                                <Name>CLEAR</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>3108</Latency>
                                <AbsoluteTimeLatency>31.080 us</AbsoluteTimeLatency>
                                <IterationLatency>777</IterationLatency>
                                <PipelineDepth>777</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_conv2_Pipeline_BW_fu_367</Instance>
                                    <Instance>grp_conv2_Pipeline_BW8_fu_375</Instance>
                                    <Instance>grp_conv2_Pipeline_BW9_fu_382</Instance>
                                </InstanceList>
                            </CLEAR>
                        </TILE_OUT>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1938</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>28373</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>40</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln76_fu_447_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="sub_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_463_p2" SOURCE="src/conv2.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_489_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln111_fu_544_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="sub_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_499_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_19ns_23_1_1_U1866" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="mul_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_523_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_568_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln111_1_fu_589_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="sub_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_604_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln108_fu_633_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="sub_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_2_fu_643_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_3_fu_668_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln108_1_fu_697_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="sub_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_4_fu_707_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_725_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln111_2_fu_746_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="sub_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_767_p2" SOURCE="src/conv2.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_783_p2" SOURCE="src/conv2.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_795_p2" SOURCE="src/conv2.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_807_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_814_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_801_p2" SOURCE="src/conv2.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_469_p2" SOURCE="src/conv2.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="input_fm_buffer_1_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="input_fm_buffer_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_buffer_U" SOURCE="" URAM="0" VARIABLE="weight_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_IN_K_L</Name>
            <Loops>
                <IN_K_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>808</Best-caseLatency>
                    <Average-caseLatency>808</Average-caseLatency>
                    <Worst-caseLatency>808</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>808</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <IN_K_L>
                        <Name>IN_K_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>806</Latency>
                        <AbsoluteTimeLatency>8.060 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </IN_K_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>498</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>524</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="IN_K_L" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_5ns_7_1_1_U1885" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="mul_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_K_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_255_p2" SOURCE="src/conv3.cpp:118" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_K_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_418_p2" SOURCE="src/conv3.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_K_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_296_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="IN_K_L" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_5ns_7_1_1_U1886" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="mul_ln119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_K_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_474_p2" SOURCE="src/conv3.cpp:118" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="IN_K_L" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_5ns_7_1_1_U1883" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="mul61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_K_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_491_p2" SOURCE="src/conv3.cpp:118" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_K_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_356_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_K_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_362_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="add_ln119_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_KR_KC</Name>
            <Loops>
                <KR_KC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>51</Best-caseLatency>
                    <Average-caseLatency>51</Average-caseLatency>
                    <Worst-caseLatency>51</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>51</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KR_KC>
                        <Name>KR_KC</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>49</Latency>
                        <AbsoluteTimeLatency>0.490 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KR_KC>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>1338</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1052</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KR_KC" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_5ns_7_1_1_U1903" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="mul_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_481_p2" SOURCE="src/conv3.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_505_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_514_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KR_KC" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_10ns_17_1_1_U1904" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_529_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_539_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_391_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_402_p0" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KR_KC" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_5ns_7_1_1_U1905" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="mul_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_578_p2" SOURCE="src/conv3.cpp:60" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_602_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_611_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KR_KC" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_10ns_17_1_1_U1906" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_626_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_636_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KR_KC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_428_p2" SOURCE="src/conv3.cpp:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>236</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_98_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_108_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="add_ln141"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_109_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_119_p2" SOURCE="" URAM="0" VARIABLE="empty_77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_RELU4</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>236</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_98_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_108_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="add_ln141"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_109_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_119_p2" SOURCE="" URAM="0" VARIABLE="empty_75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_BW</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.035</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_72_p2" SOURCE="src/conv3.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_82_p2" SOURCE="src/conv3.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_BW5</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.035</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_72_p2" SOURCE="src/conv3.cpp:77" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_82_p2" SOURCE="src/conv3.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_BW6</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.035</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_72_p2" SOURCE="src/conv3.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_82_p2" SOURCE="src/conv3.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <TILE_ROW>
                    <LOAD_INPUT>
                        <BH>
                            <PAD/>
                            <BH.2/>
                        </BH>
                    </LOAD_INPUT>
                    <IN_ROW_COL/>
                    <BH/>
                    <BH/>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>126382387</Best-caseLatency>
                    <Average-caseLatency>126382795</Average-caseLatency>
                    <Worst-caseLatency>126383050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.264 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.264 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.264 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>126382387 ~ 126383050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>51</TripCount>
                        <Latency>126382386 ~ 126383049</Latency>
                        <AbsoluteTimeLatency>1.264 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2478086</min>
                                <max>2478099</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2478086 ~ 2478099</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv3_Pipeline_IN_K_L_fu_486</Instance>
                        </InstanceList>
                        <LOAD_INPUT>
                            <Name>LOAD_INPUT</Name>
                            <Slack>7.30</Slack>
                            <TripCount>32</TripCount>
                            <Latency>227008</Latency>
                            <AbsoluteTimeLatency>2.270 ms</AbsoluteTimeLatency>
                            <IterationLatency>7094</IterationLatency>
                            <PipelineDepth>7094</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <BH>
                                <Name>BH</Name>
                                <Slack>7.30</Slack>
                                <TripCount>9</TripCount>
                                <Latency>7092</Latency>
                                <AbsoluteTimeLatency>70.920 us</AbsoluteTimeLatency>
                                <IterationLatency>788</IterationLatency>
                                <PipelineDepth>788</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <PAD>
                                    <Name>PAD</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>2</TripCount>
                                    <Latency>2</Latency>
                                    <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                                    <IterationLatency>1</IterationLatency>
                                    <PipelineDepth>1</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </PAD>
                                <BH.2>
                                    <Name>BH.2</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>255</TripCount>
                                    <Latency>765</Latency>
                                    <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                    <IterationLatency>3</IterationLatency>
                                    <PipelineDepth>3</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </BH.2>
                            </BH>
                        </LOAD_INPUT>
                        <IN_ROW_COL>
                            <Name>IN_ROW_COL</Name>
                            <Slack>7.30</Slack>
                            <TripCount>40800</TripCount>
                            <Latency>2244000</Latency>
                            <AbsoluteTimeLatency>22.440 ms</AbsoluteTimeLatency>
                            <IterationLatency>55</IterationLatency>
                            <PipelineDepth>55</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_KR_KC_fu_505</Instance>
                            </InstanceList>
                        </IN_ROW_COL>
                        <BH>
                            <Name>BH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>3</TripCount>
                            <Latency>4701 ~ 4709</Latency>
                            <AbsoluteTimeLatency>47.010 us ~ 47.090 us</AbsoluteTimeLatency>
                            <IterationLatency>1567</IterationLatency>
                            <PipelineDepth>1567</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_RELU_fu_531</Instance>
                                <Instance>grp_conv3_Pipeline_4_fu_539</Instance>
                                <Instance>grp_conv3_Pipeline_RELU4_fu_549</Instance>
                                <Instance>grp_conv3_Pipeline_6_fu_557</Instance>
                            </InstanceList>
                        </BH>
                        <BH>
                            <Name>BH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>2</TripCount>
                            <Latency>1554 ~ 1557</Latency>
                            <AbsoluteTimeLatency>15.540 us ~ 15.570 us</AbsoluteTimeLatency>
                            <IterationLatency>777</IterationLatency>
                            <PipelineDepth>777</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_BW_fu_567</Instance>
                                <Instance>grp_conv3_Pipeline_BW5_fu_574</Instance>
                                <Instance>grp_conv3_Pipeline_BW6_fu_581</Instance>
                            </InstanceList>
                        </BH>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>148</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3282</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>5255</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_634_p2" SOURCE="src/conv3.cpp:90" URAM="0" VARIABLE="add_ln90_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_656_p2" SOURCE="src/conv3.cpp:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_668_p2" SOURCE="src/conv3.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_682_p2" SOURCE="src/conv3.cpp:102" URAM="0" VARIABLE="add_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_10ns_17_1_1_U1951" SOURCE="src/conv3.cpp:91" URAM="0" VARIABLE="mul_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_703_p2" SOURCE="src/conv3.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_709_p2" SOURCE="src/conv3.cpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_719_p2" SOURCE="src/conv3.cpp:94" URAM="0" VARIABLE="add_ln94_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln96_fu_788_p2" SOURCE="src/conv3.cpp:96" URAM="0" VARIABLE="sub_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_828_p2" SOURCE="src/conv3.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_866_p2" SOURCE="src/conv3.cpp:102" URAM="0" VARIABLE="add_ln102_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_886_p2" SOURCE="src/conv3.cpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_892_p2" SOURCE="src/conv3.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_902_p2" SOURCE="src/conv3.cpp:103" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_922_p2" SOURCE="" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx36612_sum_i_fu_928_p2" SOURCE="" URAM="0" VARIABLE="arrayidx36612_sum_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_938_p2" SOURCE="src/conv3.cpp:91" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_958_p2" SOURCE="src/conv3.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_964_p2" SOURCE="src/conv3.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_1107_p2" SOURCE="src/conv3.cpp:44" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1010_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next48_fu_1114_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="indvars_iv_next48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_1071_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln141_fu_1142_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="sub_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_1153_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_1182_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_1192_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_2_fu_1217_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_1_fu_1246_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="sub_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_3_fu_1256_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln141_2_fu_1281_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="sub_ln141_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_1302_p2" SOURCE="src/conv3.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln79_fu_1336_p2" SOURCE="src/conv3.cpp:79" URAM="0" VARIABLE="sub_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_1343_p2" SOURCE="src/conv3.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln79_1_fu_1361_p2" SOURCE="src/conv3.cpp:79" URAM="0" VARIABLE="sub_ln79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_1368_p2" SOURCE="src/conv3.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln79_2_fu_1386_p2" SOURCE="src/conv3.cpp:79" URAM="0" VARIABLE="sub_ln79_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_1398_p2" SOURCE="src/conv3.cpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1404_p2" SOURCE="src/conv3.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="storage" BRAM="138" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_0_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>545750277</Best-caseLatency>
                    <Average-caseLatency>545867645</Average-caseLatency>
                    <Worst-caseLatency>545964732</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.458 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.459 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.460 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>545750278 ~ 545964733</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>517</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>119</UTIL_BRAM>
                    <DSP>22</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>41318</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>29</UTIL_FF>
                    <LUT>67329</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>95</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_output_ftmap" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_output_ftmap" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="9" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_o" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_output_ftmap_1" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 31 to 0 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_output_ftmap_2" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 63 to 32 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_output_ftmap_1" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 31 to 0 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_output_ftmap_2" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 63 to 32 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x5c" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_i1:m_axi_w1:m_axi_i2:m_axi_w2:m_axi_i3:m_axi_w3:m_axi_o</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_i1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i1_" paramPrefix="C_M_AXI_I1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i1_ARADDR</port>
                <port>m_axi_i1_ARBURST</port>
                <port>m_axi_i1_ARCACHE</port>
                <port>m_axi_i1_ARID</port>
                <port>m_axi_i1_ARLEN</port>
                <port>m_axi_i1_ARLOCK</port>
                <port>m_axi_i1_ARPROT</port>
                <port>m_axi_i1_ARQOS</port>
                <port>m_axi_i1_ARREADY</port>
                <port>m_axi_i1_ARREGION</port>
                <port>m_axi_i1_ARSIZE</port>
                <port>m_axi_i1_ARUSER</port>
                <port>m_axi_i1_ARVALID</port>
                <port>m_axi_i1_AWADDR</port>
                <port>m_axi_i1_AWBURST</port>
                <port>m_axi_i1_AWCACHE</port>
                <port>m_axi_i1_AWID</port>
                <port>m_axi_i1_AWLEN</port>
                <port>m_axi_i1_AWLOCK</port>
                <port>m_axi_i1_AWPROT</port>
                <port>m_axi_i1_AWQOS</port>
                <port>m_axi_i1_AWREADY</port>
                <port>m_axi_i1_AWREGION</port>
                <port>m_axi_i1_AWSIZE</port>
                <port>m_axi_i1_AWUSER</port>
                <port>m_axi_i1_AWVALID</port>
                <port>m_axi_i1_BID</port>
                <port>m_axi_i1_BREADY</port>
                <port>m_axi_i1_BRESP</port>
                <port>m_axi_i1_BUSER</port>
                <port>m_axi_i1_BVALID</port>
                <port>m_axi_i1_RDATA</port>
                <port>m_axi_i1_RID</port>
                <port>m_axi_i1_RLAST</port>
                <port>m_axi_i1_RREADY</port>
                <port>m_axi_i1_RRESP</port>
                <port>m_axi_i1_RUSER</port>
                <port>m_axi_i1_RVALID</port>
                <port>m_axi_i1_WDATA</port>
                <port>m_axi_i1_WID</port>
                <port>m_axi_i1_WLAST</port>
                <port>m_axi_i1_WREADY</port>
                <port>m_axi_i1_WSTRB</port>
                <port>m_axi_i1_WUSER</port>
                <port>m_axi_i1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w1_" paramPrefix="C_M_AXI_W1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w1_ARADDR</port>
                <port>m_axi_w1_ARBURST</port>
                <port>m_axi_w1_ARCACHE</port>
                <port>m_axi_w1_ARID</port>
                <port>m_axi_w1_ARLEN</port>
                <port>m_axi_w1_ARLOCK</port>
                <port>m_axi_w1_ARPROT</port>
                <port>m_axi_w1_ARQOS</port>
                <port>m_axi_w1_ARREADY</port>
                <port>m_axi_w1_ARREGION</port>
                <port>m_axi_w1_ARSIZE</port>
                <port>m_axi_w1_ARUSER</port>
                <port>m_axi_w1_ARVALID</port>
                <port>m_axi_w1_AWADDR</port>
                <port>m_axi_w1_AWBURST</port>
                <port>m_axi_w1_AWCACHE</port>
                <port>m_axi_w1_AWID</port>
                <port>m_axi_w1_AWLEN</port>
                <port>m_axi_w1_AWLOCK</port>
                <port>m_axi_w1_AWPROT</port>
                <port>m_axi_w1_AWQOS</port>
                <port>m_axi_w1_AWREADY</port>
                <port>m_axi_w1_AWREGION</port>
                <port>m_axi_w1_AWSIZE</port>
                <port>m_axi_w1_AWUSER</port>
                <port>m_axi_w1_AWVALID</port>
                <port>m_axi_w1_BID</port>
                <port>m_axi_w1_BREADY</port>
                <port>m_axi_w1_BRESP</port>
                <port>m_axi_w1_BUSER</port>
                <port>m_axi_w1_BVALID</port>
                <port>m_axi_w1_RDATA</port>
                <port>m_axi_w1_RID</port>
                <port>m_axi_w1_RLAST</port>
                <port>m_axi_w1_RREADY</port>
                <port>m_axi_w1_RRESP</port>
                <port>m_axi_w1_RUSER</port>
                <port>m_axi_w1_RVALID</port>
                <port>m_axi_w1_WDATA</port>
                <port>m_axi_w1_WID</port>
                <port>m_axi_w1_WLAST</port>
                <port>m_axi_w1_WREADY</port>
                <port>m_axi_w1_WSTRB</port>
                <port>m_axi_w1_WUSER</port>
                <port>m_axi_w1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_i2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i2_" paramPrefix="C_M_AXI_I2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i2_ARADDR</port>
                <port>m_axi_i2_ARBURST</port>
                <port>m_axi_i2_ARCACHE</port>
                <port>m_axi_i2_ARID</port>
                <port>m_axi_i2_ARLEN</port>
                <port>m_axi_i2_ARLOCK</port>
                <port>m_axi_i2_ARPROT</port>
                <port>m_axi_i2_ARQOS</port>
                <port>m_axi_i2_ARREADY</port>
                <port>m_axi_i2_ARREGION</port>
                <port>m_axi_i2_ARSIZE</port>
                <port>m_axi_i2_ARUSER</port>
                <port>m_axi_i2_ARVALID</port>
                <port>m_axi_i2_AWADDR</port>
                <port>m_axi_i2_AWBURST</port>
                <port>m_axi_i2_AWCACHE</port>
                <port>m_axi_i2_AWID</port>
                <port>m_axi_i2_AWLEN</port>
                <port>m_axi_i2_AWLOCK</port>
                <port>m_axi_i2_AWPROT</port>
                <port>m_axi_i2_AWQOS</port>
                <port>m_axi_i2_AWREADY</port>
                <port>m_axi_i2_AWREGION</port>
                <port>m_axi_i2_AWSIZE</port>
                <port>m_axi_i2_AWUSER</port>
                <port>m_axi_i2_AWVALID</port>
                <port>m_axi_i2_BID</port>
                <port>m_axi_i2_BREADY</port>
                <port>m_axi_i2_BRESP</port>
                <port>m_axi_i2_BUSER</port>
                <port>m_axi_i2_BVALID</port>
                <port>m_axi_i2_RDATA</port>
                <port>m_axi_i2_RID</port>
                <port>m_axi_i2_RLAST</port>
                <port>m_axi_i2_RREADY</port>
                <port>m_axi_i2_RRESP</port>
                <port>m_axi_i2_RUSER</port>
                <port>m_axi_i2_RVALID</port>
                <port>m_axi_i2_WDATA</port>
                <port>m_axi_i2_WID</port>
                <port>m_axi_i2_WLAST</port>
                <port>m_axi_i2_WREADY</port>
                <port>m_axi_i2_WSTRB</port>
                <port>m_axi_i2_WUSER</port>
                <port>m_axi_i2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv1_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w2_" paramPrefix="C_M_AXI_W2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w2_ARADDR</port>
                <port>m_axi_w2_ARBURST</port>
                <port>m_axi_w2_ARCACHE</port>
                <port>m_axi_w2_ARID</port>
                <port>m_axi_w2_ARLEN</port>
                <port>m_axi_w2_ARLOCK</port>
                <port>m_axi_w2_ARPROT</port>
                <port>m_axi_w2_ARQOS</port>
                <port>m_axi_w2_ARREADY</port>
                <port>m_axi_w2_ARREGION</port>
                <port>m_axi_w2_ARSIZE</port>
                <port>m_axi_w2_ARUSER</port>
                <port>m_axi_w2_ARVALID</port>
                <port>m_axi_w2_AWADDR</port>
                <port>m_axi_w2_AWBURST</port>
                <port>m_axi_w2_AWCACHE</port>
                <port>m_axi_w2_AWID</port>
                <port>m_axi_w2_AWLEN</port>
                <port>m_axi_w2_AWLOCK</port>
                <port>m_axi_w2_AWPROT</port>
                <port>m_axi_w2_AWQOS</port>
                <port>m_axi_w2_AWREADY</port>
                <port>m_axi_w2_AWREGION</port>
                <port>m_axi_w2_AWSIZE</port>
                <port>m_axi_w2_AWUSER</port>
                <port>m_axi_w2_AWVALID</port>
                <port>m_axi_w2_BID</port>
                <port>m_axi_w2_BREADY</port>
                <port>m_axi_w2_BRESP</port>
                <port>m_axi_w2_BUSER</port>
                <port>m_axi_w2_BVALID</port>
                <port>m_axi_w2_RDATA</port>
                <port>m_axi_w2_RID</port>
                <port>m_axi_w2_RLAST</port>
                <port>m_axi_w2_RREADY</port>
                <port>m_axi_w2_RRESP</port>
                <port>m_axi_w2_RUSER</port>
                <port>m_axi_w2_RVALID</port>
                <port>m_axi_w2_WDATA</port>
                <port>m_axi_w2_WID</port>
                <port>m_axi_w2_WLAST</port>
                <port>m_axi_w2_WREADY</port>
                <port>m_axi_w2_WSTRB</port>
                <port>m_axi_w2_WUSER</port>
                <port>m_axi_w2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_i3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i3_" paramPrefix="C_M_AXI_I3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i3_ARADDR</port>
                <port>m_axi_i3_ARBURST</port>
                <port>m_axi_i3_ARCACHE</port>
                <port>m_axi_i3_ARID</port>
                <port>m_axi_i3_ARLEN</port>
                <port>m_axi_i3_ARLOCK</port>
                <port>m_axi_i3_ARPROT</port>
                <port>m_axi_i3_ARQOS</port>
                <port>m_axi_i3_ARREADY</port>
                <port>m_axi_i3_ARREGION</port>
                <port>m_axi_i3_ARSIZE</port>
                <port>m_axi_i3_ARUSER</port>
                <port>m_axi_i3_ARVALID</port>
                <port>m_axi_i3_AWADDR</port>
                <port>m_axi_i3_AWBURST</port>
                <port>m_axi_i3_AWCACHE</port>
                <port>m_axi_i3_AWID</port>
                <port>m_axi_i3_AWLEN</port>
                <port>m_axi_i3_AWLOCK</port>
                <port>m_axi_i3_AWPROT</port>
                <port>m_axi_i3_AWQOS</port>
                <port>m_axi_i3_AWREADY</port>
                <port>m_axi_i3_AWREGION</port>
                <port>m_axi_i3_AWSIZE</port>
                <port>m_axi_i3_AWUSER</port>
                <port>m_axi_i3_AWVALID</port>
                <port>m_axi_i3_BID</port>
                <port>m_axi_i3_BREADY</port>
                <port>m_axi_i3_BRESP</port>
                <port>m_axi_i3_BUSER</port>
                <port>m_axi_i3_BVALID</port>
                <port>m_axi_i3_RDATA</port>
                <port>m_axi_i3_RID</port>
                <port>m_axi_i3_RLAST</port>
                <port>m_axi_i3_RREADY</port>
                <port>m_axi_i3_RRESP</port>
                <port>m_axi_i3_RUSER</port>
                <port>m_axi_i3_RVALID</port>
                <port>m_axi_i3_WDATA</port>
                <port>m_axi_i3_WID</port>
                <port>m_axi_i3_WLAST</port>
                <port>m_axi_i3_WREADY</port>
                <port>m_axi_i3_WSTRB</port>
                <port>m_axi_i3_WUSER</port>
                <port>m_axi_i3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv2_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w3_" paramPrefix="C_M_AXI_W3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w3_ARADDR</port>
                <port>m_axi_w3_ARBURST</port>
                <port>m_axi_w3_ARCACHE</port>
                <port>m_axi_w3_ARID</port>
                <port>m_axi_w3_ARLEN</port>
                <port>m_axi_w3_ARLOCK</port>
                <port>m_axi_w3_ARPROT</port>
                <port>m_axi_w3_ARQOS</port>
                <port>m_axi_w3_ARREADY</port>
                <port>m_axi_w3_ARREGION</port>
                <port>m_axi_w3_ARSIZE</port>
                <port>m_axi_w3_ARUSER</port>
                <port>m_axi_w3_ARVALID</port>
                <port>m_axi_w3_AWADDR</port>
                <port>m_axi_w3_AWBURST</port>
                <port>m_axi_w3_AWCACHE</port>
                <port>m_axi_w3_AWID</port>
                <port>m_axi_w3_AWLEN</port>
                <port>m_axi_w3_AWLOCK</port>
                <port>m_axi_w3_AWPROT</port>
                <port>m_axi_w3_AWQOS</port>
                <port>m_axi_w3_AWREADY</port>
                <port>m_axi_w3_AWREGION</port>
                <port>m_axi_w3_AWSIZE</port>
                <port>m_axi_w3_AWUSER</port>
                <port>m_axi_w3_AWVALID</port>
                <port>m_axi_w3_BID</port>
                <port>m_axi_w3_BREADY</port>
                <port>m_axi_w3_BRESP</port>
                <port>m_axi_w3_BUSER</port>
                <port>m_axi_w3_BVALID</port>
                <port>m_axi_w3_RDATA</port>
                <port>m_axi_w3_RID</port>
                <port>m_axi_w3_RLAST</port>
                <port>m_axi_w3_RREADY</port>
                <port>m_axi_w3_RRESP</port>
                <port>m_axi_w3_RUSER</port>
                <port>m_axi_w3_RVALID</port>
                <port>m_axi_w3_WDATA</port>
                <port>m_axi_w3_WID</port>
                <port>m_axi_w3_WLAST</port>
                <port>m_axi_w3_WREADY</port>
                <port>m_axi_w3_WSTRB</port>
                <port>m_axi_w3_WUSER</port>
                <port>m_axi_w3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_o" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_o_" paramPrefix="C_M_AXI_O_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_o_ARADDR</port>
                <port>m_axi_o_ARBURST</port>
                <port>m_axi_o_ARCACHE</port>
                <port>m_axi_o_ARID</port>
                <port>m_axi_o_ARLEN</port>
                <port>m_axi_o_ARLOCK</port>
                <port>m_axi_o_ARPROT</port>
                <port>m_axi_o_ARQOS</port>
                <port>m_axi_o_ARREADY</port>
                <port>m_axi_o_ARREGION</port>
                <port>m_axi_o_ARSIZE</port>
                <port>m_axi_o_ARUSER</port>
                <port>m_axi_o_ARVALID</port>
                <port>m_axi_o_AWADDR</port>
                <port>m_axi_o_AWBURST</port>
                <port>m_axi_o_AWCACHE</port>
                <port>m_axi_o_AWID</port>
                <port>m_axi_o_AWLEN</port>
                <port>m_axi_o_AWLOCK</port>
                <port>m_axi_o_AWPROT</port>
                <port>m_axi_o_AWQOS</port>
                <port>m_axi_o_AWREADY</port>
                <port>m_axi_o_AWREGION</port>
                <port>m_axi_o_AWSIZE</port>
                <port>m_axi_o_AWUSER</port>
                <port>m_axi_o_AWVALID</port>
                <port>m_axi_o_BID</port>
                <port>m_axi_o_BREADY</port>
                <port>m_axi_o_BRESP</port>
                <port>m_axi_o_BUSER</port>
                <port>m_axi_o_BVALID</port>
                <port>m_axi_o_RDATA</port>
                <port>m_axi_o_RID</port>
                <port>m_axi_o_RLAST</port>
                <port>m_axi_o_RREADY</port>
                <port>m_axi_o_RRESP</port>
                <port>m_axi_o_RUSER</port>
                <port>m_axi_o_RVALID</port>
                <port>m_axi_o_WDATA</port>
                <port>m_axi_o_WID</port>
                <port>m_axi_o_WLAST</port>
                <port>m_axi_o_WREADY</port>
                <port>m_axi_o_WSTRB</port>
                <port>m_axi_o_WUSER</port>
                <port>m_axi_o_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_i1">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_i2">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_i3">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_o">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w1">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w2">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w3">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_output_ftmap_1, 0x28, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv1_output_ftmap_2, 0x2c, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv2_weights_1, 0x34, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_weights_2, 0x38, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_output_ftmap_1, 0x40, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv2_output_ftmap_2, 0x44, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv3_weights_1, 0x4c, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_weights_2, 0x50, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">output_ftmap_1, 0x58, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_control">output_ftmap_2, 0x5c, 32, W, Data signal of output_ftmap, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv1_output_ftmap">inout, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv2_output_ftmap">inout, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_i1, interface, , </column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_w1, interface, , </column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset, </column>
                    <column name="conv1_biases">conv1_biases_ce0, port, , </column>
                    <column name="conv1_biases">conv1_biases_q0, port, , </column>
                    <column name="conv1_output_ftmap">m_axi_i2, interface, , </column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_1 offset=0x28 range=32</column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_2 offset=0x2c range=32</column>
                    <column name="conv2_weights">m_axi_w2, interface, , </column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_1 offset=0x34 range=32</column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_2 offset=0x38 range=32</column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset, </column>
                    <column name="conv2_biases">conv2_biases_ce0, port, , </column>
                    <column name="conv2_biases">conv2_biases_q0, port, , </column>
                    <column name="conv2_output_ftmap">m_axi_i3, interface, , </column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_1 offset=0x40 range=32</column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_2 offset=0x44 range=32</column>
                    <column name="conv3_weights">m_axi_w3, interface, , </column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_1 offset=0x4c range=32</column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_2 offset=0x50 range=32</column>
                    <column name="conv3_biases">conv3_biases, port, , </column>
                    <column name="output_ftmap">m_axi_o, interface, , </column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_1 offset=0x58 range=32</column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_i1">read, 255, 32, anonymous, src/conv1.cpp:110:3</column>
                    <column name="m_axi_i2">write, 255, 32, anonymous, src/conv1.cpp:151:3</column>
                    <column name="m_axi_i2">read, 765, 32, BH, src/conv2.cpp:76:6</column>
                    <column name="m_axi_i3">write, 255, 32, anonymous, src/conv2.cpp:118:3</column>
                    <column name="m_axi_i3">read, 255, 32, anonymous, src/conv3.cpp:107:3</column>
                    <column name="m_axi_o">write, 255, 32, anonymous, src/conv3.cpp:148:3</column>
                    <column name="m_axi_w1">read, 648, 32, LOAD_WEIGHTS, src/conv1.cpp:120:16</column>
                    <column name="m_axi_w2">read, 2048, 32, TILE_OUT, src/conv2.cpp:36:13</column>
                    <column name="m_axi_w3">read, 800, 32, IN, src/conv3.cpp:118:6</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:99:18, read, Fail, , BH, src/conv1.cpp:94:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:100:19, read, Fail, , BH, src/conv1.cpp:94:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:110:3, read, Widen Fail, , anonymous, src/conv1.cpp:110:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:110:3, read, Fail, , BH, src/conv1.cpp:94:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:110:3, read, Inferred, 255, anonymous, src/conv1.cpp:110:3, , </column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:110:3, write, Widen Fail, , anonymous, src/conv1.cpp:151:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:110:3, read, Widen Fail, , anonymous, src/conv2.cpp:78:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:110:3, write, Inferred, 255, anonymous, src/conv1.cpp:151:3, , </column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:110:3, read, Fail, , LOAD_INPUT, src/conv2.cpp:75:14, 214-230, Stride is incompatible</column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:110:3, read, Inferred, 765, BH, src/conv2.cpp:76:6, , </column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:151:3, write, Widen Fail, , anonymous, src/conv1.cpp:151:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:151:3, write, Inferred, 255, anonymous, src/conv1.cpp:151:3, , </column>
                    <column name="m_axi_i3">output_ftmap, src/conv2.cpp:118:3, write, Widen Fail, , anonymous, src/conv2.cpp:118:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">output_ftmap, src/conv2.cpp:118:3, write, Inferred, 255, anonymous, src/conv2.cpp:118:3, , </column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:96:18, read, Fail, , BH, src/conv3.cpp:91:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:97:19, read, Fail, , BH, src/conv3.cpp:91:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:107:3, read, Widen Fail, , anonymous, src/conv3.cpp:107:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:107:3, read, Fail, , BH, src/conv3.cpp:91:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:107:3, read, Inferred, 255, anonymous, src/conv3.cpp:107:3, , </column>
                    <column name="m_axi_o">output_ftmap, src/conv3.cpp:148:3, write, Widen Fail, , anonymous, src/conv3.cpp:148:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_o">output_ftmap, src/conv3.cpp:148:3, write, Inferred, 255, anonymous, src/conv3.cpp:148:3, , </column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:120:16, read, Widen Fail, , anonymous, src/conv1.cpp:124:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:120:16, read, Fail, , , , 214-231, Access is clobbered by call</column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:120:16, read, Inferred, 648, LOAD_WEIGHTS, src/conv1.cpp:120:16, , </column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:36:13, read, Widen Fail, , anonymous, src/conv2.cpp:91:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:36:13, read, Fail, , TILE_ROW, src/conv2.cpp:32:12, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:36:13, read, Inferred, 2048, TILE_OUT, src/conv2.cpp:36:13, , </column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:118:6, read, Widen Fail, , anonymous, src/conv3.cpp:121:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:118:6, read, Fail, , TILE_ROW, src/conv3.cpp:37:12, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:118:6, read, Inferred, 800, IN, src/conv3.cpp:118:6, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="src/conv1.cpp:19" status="valid" parentFunction="conv1" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer type=cyclic factor=4"/>
        <Pragma type="array_partition" location="src/conv1.cpp:23" status="valid" parentFunction="conv1" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=1 type=cyclic factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:24" status="valid" parentFunction="conv1" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=2 type=complete"/>
        <Pragma type="array_partition" location="src/conv1.cpp:25" status="valid" parentFunction="conv1" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=3 type=cyclic factor=4"/>
        <Pragma type="bind_storage" location="src/conv1.cpp:30" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=RAM_2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="src/conv1.cpp:31" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=1 type=cyclic factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:32" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=2 type=cyclic factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:33" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=3 type=complete"/>
        <Pragma type="array_partition" location="src/conv1.cpp:34" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=4 type=block factor=3"/>
        <Pragma type="unroll" location="src/conv1.cpp:50" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="src/conv1.cpp:53" status="valid" parentFunction="conv1" variable="" isDirective="0" options="II=3"/>
        <Pragma type="pipeline" location="src/conv1.cpp:57" status="valid" parentFunction="conv1" variable="" isDirective="0" options="II=2"/>
        <Pragma type="unroll" location="src/conv1.cpp:79" status="valid" parentFunction="clear_buffer_c1" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv1.cpp:95" status="valid" parentFunction="load_input_buffer_c1" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="src/conv1.cpp:139" status="valid" parentFunction="export_output_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv1.cpp:142" status="valid" parentFunction="export_output_buffer_c1" variable="" isDirective="0" options="II=2"/>
        <Pragma type="bind_storage" location="src/conv2.cpp:21" status="valid" parentFunction="conv2" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer type=RAM_2P impl=LUTRAM"/>
        <Pragma type="unroll" location="src/conv2.cpp:60" status="valid" parentFunction="clear_buffer_c2" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="unroll" location="src/conv2.cpp:106" status="valid" parentFunction="export_output_buffer_c2" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv2.cpp:109" status="valid" parentFunction="export_output_buffer_c2" variable="" isDirective="0" options="II=2"/>
        <Pragma type="array_partition" location="src/conv3.cpp:27" status="valid" parentFunction="conv3" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=cyclic factor=3 dim=3"/>
        <Pragma type="array_partition" location="src/conv3.cpp:28" status="valid" parentFunction="conv3" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=cyclic factor=3 dim=4"/>
        <Pragma type="pipeline" location="src/conv3.cpp:51" status="valid" parentFunction="conv3" variable="" isDirective="0" options="II=3"/>
        <Pragma type="unroll" location="src/conv3.cpp:76" status="valid" parentFunction="clear_buffer_c3" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv3.cpp:92" status="valid" parentFunction="load_input_buffer_c3" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="src/conv3.cpp:136" status="valid" parentFunction="export_output_buffer_c3" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv3.cpp:139" status="valid" parentFunction="export_output_buffer_c3" variable="" isDirective="0" options="II=2"/>
        <Pragma type="interface" location="src/srcnn.cpp:24" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap offset=slave depth=512 bundle=i1 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:25" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights offset=slave depth=512 bundle=w1 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:26" status="valid" parentFunction="srcnn" variable="conv1_output_ftmap" isDirective="0" options="m_axi port=conv1_output_ftmap offset=slave depth=512 bundle=i2 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:27" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights offset=slave depth=512 bundle=w2 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:28" status="valid" parentFunction="srcnn" variable="conv2_output_ftmap" isDirective="0" options="m_axi port=conv2_output_ftmap offset=slave depth=512 bundle=i3 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:29" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights offset=slave depth=512 bundle=w3 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:30" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap offset=slave depth=512 bundle=o max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:31" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

