Classic Timing Analyzer report for CIRCUITO
Mon May 24 16:37:19 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 12.781 ns                                      ; FLIPFLOP:FF4|Q ; S              ; CLOCK      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.489 ns                                       ; E              ; S              ; --         ; --       ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF4|Q ; FLIPFLOP:FF3|Q ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                 ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF4|Q ; FLIPFLOP:FF3|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.577 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF4|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.566 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF3|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF2|Q ; FLIPFLOP:FF2|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF4|Q ; FLIPFLOP:FF4|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF1|Q ; FLIPFLOP:FF1|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF0|Q ; FLIPFLOP:FF0|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From           ; To ; From Clock ;
+-------+--------------+------------+----------------+----+------------+
; N/A   ; None         ; 12.781 ns  ; FLIPFLOP:FF4|Q ; S  ; CLOCK      ;
; N/A   ; None         ; 11.424 ns  ; FLIPFLOP:FF3|Q ; S  ; CLOCK      ;
; N/A   ; None         ; 9.338 ns   ; FLIPFLOP:FF2|Q ; S  ; CLOCK      ;
; N/A   ; None         ; 9.106 ns   ; FLIPFLOP:FF1|Q ; S  ; CLOCK      ;
; N/A   ; None         ; 7.894 ns   ; FLIPFLOP:FF0|Q ; S  ; CLOCK      ;
+-------+--------------+------------+----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 6.489 ns        ; E    ; S  ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon May 24 16:37:18 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "FLIPFLOP:FF0|Q" as buffer
    Info: Detected ripple clock "FLIPFLOP:FF1|Q" as buffer
    Info: Detected ripple clock "FLIPFLOP:FF2|Q" as buffer
Info: Clock "CLOCK" Internal fmax is restricted to 420.17 MHz between source register "FLIPFLOP:FF4|Q" and destination register "FLIPFLOP:FF3|Q"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.577 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 6; REG Node = 'FLIPFLOP:FF4|Q'
            Info: 2: + IC(0.343 ns) + CELL(0.150 ns) = 0.493 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'FLIPFLOP:FF3|Q~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.577 ns; Loc. = LCFF_X30_Y35_N11; Fanout = 3; REG Node = 'FLIPFLOP:FF3|Q'
            Info: Total cell delay = 0.234 ns ( 40.55 % )
            Info: Total interconnect delay = 0.343 ns ( 59.45 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 7.012 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 5; REG Node = 'FLIPFLOP:FF0|Q'
                Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1|Q'
                Info: 4: + IC(0.449 ns) + CELL(0.787 ns) = 4.695 ns; Loc. = LCFF_X30_Y35_N25; Fanout = 5; REG Node = 'FLIPFLOP:FF2|Q'
                Info: 5: + IC(0.744 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'FLIPFLOP:FF2|Q~clkctrl'
                Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 7.012 ns; Loc. = LCFF_X30_Y35_N11; Fanout = 3; REG Node = 'FLIPFLOP:FF3|Q'
                Info: Total cell delay = 3.877 ns ( 55.29 % )
                Info: Total interconnect delay = 3.135 ns ( 44.71 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 7.012 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 5; REG Node = 'FLIPFLOP:FF0|Q'
                Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1|Q'
                Info: 4: + IC(0.449 ns) + CELL(0.787 ns) = 4.695 ns; Loc. = LCFF_X30_Y35_N25; Fanout = 5; REG Node = 'FLIPFLOP:FF2|Q'
                Info: 5: + IC(0.744 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'FLIPFLOP:FF2|Q~clkctrl'
                Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 7.012 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 6; REG Node = 'FLIPFLOP:FF4|Q'
                Info: Total cell delay = 3.877 ns ( 55.29 % )
                Info: Total interconnect delay = 3.135 ns ( 44.71 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "CLOCK" to destination pin "S" through register "FLIPFLOP:FF4|Q" is 12.781 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 7.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 5; REG Node = 'FLIPFLOP:FF0|Q'
        Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1|Q'
        Info: 4: + IC(0.449 ns) + CELL(0.787 ns) = 4.695 ns; Loc. = LCFF_X30_Y35_N25; Fanout = 5; REG Node = 'FLIPFLOP:FF2|Q'
        Info: 5: + IC(0.744 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'FLIPFLOP:FF2|Q~clkctrl'
        Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 7.012 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 6; REG Node = 'FLIPFLOP:FF4|Q'
        Info: Total cell delay = 3.877 ns ( 55.29 % )
        Info: Total interconnect delay = 3.135 ns ( 44.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 6; REG Node = 'FLIPFLOP:FF4|Q'
        Info: 2: + IC(0.363 ns) + CELL(0.438 ns) = 0.801 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 2; COMB Node = 'Mux0~0'
        Info: 3: + IC(0.260 ns) + CELL(0.416 ns) = 1.477 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'Mux0~2'
        Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 2.150 ns; Loc. = LCCOMB_X30_Y35_N28; Fanout = 1; COMB Node = 'Mux0~4'
        Info: 5: + IC(0.571 ns) + CELL(2.798 ns) = 5.519 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'S'
        Info: Total cell delay = 4.072 ns ( 73.78 % )
        Info: Total interconnect delay = 1.447 ns ( 26.22 % )
Info: Longest tpd from source pin "E" to destination pin "S" is 6.489 ns
    Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'E'
    Info: 2: + IC(0.642 ns) + CELL(0.150 ns) = 1.771 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 2; COMB Node = 'Mux0~0'
    Info: 3: + IC(0.260 ns) + CELL(0.416 ns) = 2.447 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'Mux0~2'
    Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 3.120 ns; Loc. = LCCOMB_X30_Y35_N28; Fanout = 1; COMB Node = 'Mux0~4'
    Info: 5: + IC(0.571 ns) + CELL(2.798 ns) = 6.489 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'S'
    Info: Total cell delay = 4.763 ns ( 73.40 % )
    Info: Total interconnect delay = 1.726 ns ( 26.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Mon May 24 16:37:19 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


