Analysis & Synthesis report for test2021
Thu Nov 25 22:34:19 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Source assignments for shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated
 12. Source assignments for shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated
 13. Source assignments for lpm_counter0:inst2|lpm_counter:lpm_counter_component
 14. Parameter Settings for User Entity Instance: lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component
 15. Parameter Settings for User Entity Instance: lpm_latch1:inst10|lpm_latch:lpm_latch_component
 16. Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component
 17. Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_xor0:inst|lpm_xor:lpm_xor_component
 18. Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_or0:inst7|lpm_or:lpm_or_component
 19. Parameter Settings for User Entity Instance: shiyanALU:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component
 20. Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_and0:inst5|lpm_and:lpm_and_component
 21. Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_inv0:inst6|lpm_inv:lpm_inv_component
 22. Parameter Settings for User Entity Instance: lpm_latch1:inst3|lpm_latch:lpm_latch_component
 23. Parameter Settings for User Entity Instance: test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component
 24. Parameter Settings for User Entity Instance: test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component
 25. Parameter Settings for User Entity Instance: test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component
 26. Parameter Settings for User Entity Instance: test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component
 27. Parameter Settings for User Entity Instance: test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component
 28. Parameter Settings for User Entity Instance: test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component
 29. Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component
 30. Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component
 31. Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component
 32. Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
 33. Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_rom0:inst1
 34. Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component
 36. Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_ram_dq0:inst
 37. Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
 39. Parameter Settings for User Entity Instance: lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component
 40. Parameter Settings for User Entity Instance: lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
 41. Parameter Settings for User Entity Instance: lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component
 42. Parameter Settings for User Entity Instance: lpm_counter0:inst2|lpm_counter:lpm_counter_component
 43. Parameter Settings for User Entity Instance: lpm_dff2:inst15|lpm_ff:lpm_ff_component
 44. altsyncram Parameter Settings by Entity Instance
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 25 22:34:19 2021        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; test2021                                     ;
; Top-level Entity Name              ; shiyan04                                     ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 161                                          ;
;     Total combinational functions  ; 137                                          ;
;     Dedicated logic registers      ; 40                                           ;
; Total registers                    ; 40                                           ;
; Total pins                         ; 47                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 1,024                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16Q240C8       ;                    ;
; Top-level entity name                                                      ; shiyan04           ; test2021           ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; ../test1/lpm_decode0.tdf         ; yes             ; User Wizard-Generated File         ; E:/91sp2_quartus_free/quartus/test1/lpm_decode0.tdf                   ;
; ../test1/lpm_dff1.tdf            ; yes             ; User Wizard-Generated File         ; E:/91sp2_quartus_free/quartus/test1/lpm_dff1.tdf                      ;
; ../test1/lpm_mux0.tdf            ; yes             ; User Wizard-Generated File         ; E:/91sp2_quartus_free/quartus/test1/lpm_mux0.tdf                      ;
; ../test1/test202101.bdf          ; yes             ; User Block Diagram/Schematic File  ; E:/91sp2_quartus_free/quartus/test1/test202101.bdf                    ;
; shiyanALU.bdf                    ; yes             ; User Block Diagram/Schematic File  ; E:/91sp2_quartus_free/quartus/test2020/shiyanALU.bdf                  ;
; shiyan03.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/91sp2_quartus_free/quartus/test2020/shiyan03.bdf                   ;
; shiyan0301.mif                   ; yes             ; User Memory Initialization File    ; E:/91sp2_quartus_free/quartus/test2020/shiyan0301.mif                 ;
; shiyan04.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf                   ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_decode.inc  ;
; lpm_ff.inc                       ; yes             ; Auto-Found AHDL File               ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_ff.inc      ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_mux.inc     ;
; lpm_bustri1.tdf                  ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_bustri1.tdf                ;
; lpm_bustri.inc                   ; yes             ; Auto-Found AHDL File               ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_bustri.inc  ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_bustri.tdf  ;
; lpm_latch1.tdf                   ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_latch1.tdf                 ;
; lpm_latch.inc                    ; yes             ; Auto-Found AHDL File               ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.inc   ;
; lpm_latch.tdf                    ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf   ;
; ipm_add_sub2.tdf                 ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/ipm_add_sub2.tdf               ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_add_sub.inc ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; db/add_sub_0qh.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/91sp2_quartus_free/quartus/test2020/db/add_sub_0qh.tdf             ;
; ipm_xor0.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/ipm_xor0.tdf                   ;
; lpm_xor.inc                      ; yes             ; Auto-Found AHDL File               ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_xor.inc     ;
; lpm_xor.tdf                      ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_xor.tdf     ;
; ipm_or0.tdf                      ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/ipm_or0.tdf                    ;
; lpm_or.inc                       ; yes             ; Auto-Found AHDL File               ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_or.inc      ;
; lpm_or.tdf                       ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_or.tdf      ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_mux.tdf     ;
; db/mux_8qc.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/91sp2_quartus_free/quartus/test2020/db/mux_8qc.tdf                 ;
; ipm_and0.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/ipm_and0.tdf                   ;
; lpm_and.inc                      ; yes             ; Auto-Found AHDL File               ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_and.inc     ;
; lpm_and.tdf                      ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_and.tdf     ;
; ipm_inv0.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/ipm_inv0.tdf                   ;
; lpm_inv.inc                      ; yes             ; Auto-Found AHDL File               ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_inv.inc     ;
; lpm_inv.tdf                      ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_inv.tdf     ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_ff.tdf      ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_decode.tdf  ;
; db/decode_7uf.tdf                ; yes             ; Auto-Generated Megafunction        ; E:/91sp2_quartus_free/quartus/test2020/db/decode_7uf.tdf              ;
; lpm_bustri0.tdf                  ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_bustri0.tdf                ;
; lpm_mux1.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_mux1.tdf                   ;
; db/mux_5qc.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/91sp2_quartus_free/quartus/test2020/db/mux_5qc.tdf                 ;
; lpm_latch0.tdf                   ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_latch0.tdf                 ;
; lpm_rom0.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_rom0.tdf                   ;
; altsyncram.inc                   ; yes             ; Auto-Found AHDL File               ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/altsyncram.inc  ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/altsyncram.tdf  ;
; db/altsyncram_dra1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/91sp2_quartus_free/quartus/test2020/db/altsyncram_dra1.tdf         ;
; lpm_decode1.tdf                  ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_decode1.tdf                ;
; db/decode_0af.tdf                ; yes             ; Auto-Generated Megafunction        ; E:/91sp2_quartus_free/quartus/test2020/db/decode_0af.tdf              ;
; lpm_ram_dq0.tdf                  ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_ram_dq0.tdf                ;
; db/altsyncram_frg1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/91sp2_quartus_free/quartus/test2020/db/altsyncram_frg1.tdf         ;
; lpm_counter0.tdf                 ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_counter0.tdf               ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_counter.inc ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_counter.tdf ;
; db/cntr_66j.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/91sp2_quartus_free/quartus/test2020/db/cntr_66j.tdf                ;
; lpm_dff2.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; E:/91sp2_quartus_free/quartus/test2020/lpm_dff2.tdf                   ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 161      ;
;                                             ;          ;
; Total combinational functions               ; 137      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 49       ;
;     -- 3 input functions                    ; 77       ;
;     -- <=2 input functions                  ; 11       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 122      ;
;     -- arithmetic mode                      ; 15       ;
;                                             ;          ;
; Total registers                             ; 40       ;
;     -- Dedicated logic registers            ; 40       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 47       ;
; Total memory bits                           ; 1024     ;
; Maximum fan-out node                        ; CP~input ;
; Maximum fan-out                             ; 56       ;
; Total fan-out                               ; 831      ;
; Average fan-out                             ; 2.90     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |shiyan04                                    ; 137 (0)           ; 40 (0)       ; 1024        ; 0            ; 0       ; 0         ; 47   ; 0            ; |shiyan04                                                                                                ; work         ;
;    |lpm_bustri1:inst11|                      ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|lpm_bustri1:inst11                                                                             ;              ;
;       |lpm_bustri:lpm_bustri_component|      ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component                                             ; work         ;
;    |lpm_counter0:inst2|                      ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|lpm_counter0:inst2                                                                             ; work         ;
;       |lpm_counter:lpm_counter_component|    ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|lpm_counter0:inst2|lpm_counter:lpm_counter_component                                           ;              ;
;          |cntr_66j:auto_generated|           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated                   ;              ;
;    |lpm_latch1:inst10|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|lpm_latch1:inst10                                                                              ; work         ;
;       |lpm_latch:lpm_latch_component|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|lpm_latch1:inst10|lpm_latch:lpm_latch_component                                                ; work         ;
;    |lpm_latch1:inst3|                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|lpm_latch1:inst3                                                                               ; work         ;
;       |lpm_latch:lpm_latch_component|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|lpm_latch1:inst3|lpm_latch:lpm_latch_component                                                 ; work         ;
;    |shiyan03:inst1|                          ; 34 (0)            ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1                                                                                 ; work         ;
;       |lpm_bustri0:inst6|                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_bustri0:inst6                                                               ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component                               ; work         ;
;       |lpm_bustri0:inst7|                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_bustri0:inst7                                                               ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component                               ; work         ;
;       |lpm_decode1:inst3|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_decode1:inst3                                                               ; work         ;
;          |lpm_decode:lpm_decode_component|   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component                               ;              ;
;             |decode_0af:auto_generated|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component|decode_0af:auto_generated     ;              ;
;       |lpm_latch0:inst2|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_latch0:inst2                                                                ; work         ;
;          |lpm_latch:lpm_latch_component|     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component                                  ; work         ;
;       |lpm_mux1:inst5|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_mux1:inst5                                                                  ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component                                        ; work         ;
;             |mux_5qc:auto_generated|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated                 ; work         ;
;       |lpm_ram_dq0:inst|                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_ram_dq0:inst                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_frg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated ;              ;
;       |lpm_rom0:inst1|                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_rom0:inst1                                                                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component                                  ; work         ;
;             |altsyncram_dra1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated   ; work         ;
;    |shiyanALU:inst|                          ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyanALU:inst                                                                                 ; work         ;
;       |Ipm_add_sub2:inst1|                   ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyanALU:inst|Ipm_add_sub2:inst1                                                              ; work         ;
;          |lpm_add_sub:lpm_add_sub_component| ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component                            ; work         ;
;             |add_sub_0qh:auto_generated|     ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated ; work         ;
;    |test202101:inst4|                        ; 20 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4                                                                               ; work         ;
;       |lpm_decode0:inst4|                    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_decode0:inst4                                                             ; work         ;
;          |lpm_decode:lpm_decode_component|   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component                             ; work         ;
;             |decode_7uf:auto_generated|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated   ; work         ;
;       |lpm_dff1:inst1|                       ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_dff1:inst1                                                                ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component                                        ; work         ;
;       |lpm_dff1:inst2|                       ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_dff1:inst2                                                                ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component                                        ; work         ;
;       |lpm_dff1:inst3|                       ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_dff1:inst3                                                                ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component                                        ; work         ;
;       |lpm_dff1:inst|                        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_dff1:inst                                                                 ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component                                         ; work         ;
;       |lpm_mux0:inst5|                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_mux0:inst5                                                                ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component                                      ; work         ;
;             |mux_8qc:auto_generated|         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiyan04|test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component|mux_8qc:auto_generated               ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 64           ; 8            ; --           ; --           ; 512  ; None           ;
; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM         ; 64           ; 8            ; --           ; --           ; 512  ; shiyan0301.mif ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+--------------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                               ; Latch Enable Signal ; Free of Timing Hazards ;
+--------------------------------------------------------------------------+---------------------+------------------------+
; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7]               ; ALU_Z_latch         ; yes                    ;
; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6]               ; ALU_Z_latch         ; yes                    ;
; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5]               ; ALU_Z_latch         ; yes                    ;
; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4]               ; ALU_Z_latch         ; yes                    ;
; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]               ; ALU_Z_latch         ; yes                    ;
; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]               ; ALU_Z_latch         ; yes                    ;
; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]               ; ALU_Z_latch         ; yes                    ;
; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]               ; ALU_Z_latch         ; yes                    ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7]                ; ALU_A_latch         ; yes                    ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6]                ; ALU_A_latch         ; yes                    ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]                ; ALU_A_latch         ; yes                    ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]                ; ALU_A_latch         ; yes                    ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]                ; ALU_A_latch         ; yes                    ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]                ; ALU_A_latch         ; yes                    ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]                ; ALU_A_latch         ; yes                    ;
; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]                ; ALU_A_latch         ; yes                    ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6] ; shiyan03_gate       ; yes                    ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7] ; shiyan03_gate       ; yes                    ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ; shiyan03_gate       ; yes                    ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ; shiyan03_gate       ; yes                    ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ; shiyan03_gate       ; yes                    ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ; shiyan03_gate       ; yes                    ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4] ; shiyan03_gate       ; yes                    ;
; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5] ; shiyan03_gate       ; yes                    ;
; Number of user-specified and inferred latches = 24                       ;                     ;                        ;
+--------------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 40    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for lpm_counter0:inst2|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------------+
; Assignment                ; Value ; From ; To                               ;
+---------------------------+-------+------+----------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                ;
+---------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                                ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch1:inst10|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                            ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                            ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                   ;
; CBXI_PARAMETER         ; add_sub_0qh ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_xor0:inst|lpm_xor:lpm_xor_component ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Untyped                                                                    ;
; LPM_SIZE       ; 2     ; Untyped                                                                    ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_or0:inst7|lpm_or:lpm_or_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 1           ; Untyped                                                    ;
; LPM_SIZE               ; 8           ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyanALU:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component ;
+------------------------+-------------+---------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                          ;
+------------------------+-------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                ;
; LPM_WIDTH              ; 8           ; Untyped                                                       ;
; LPM_SIZE               ; 4           ; Untyped                                                       ;
; LPM_WIDTHS             ; 2           ; Untyped                                                       ;
; LPM_PIPELINE           ; 0           ; Untyped                                                       ;
; CBXI_PARAMETER         ; mux_8qc     ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                       ;
+------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_and0:inst5|lpm_and:lpm_and_component ;
+------------------------+-------------+---------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                          ;
+------------------------+-------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                ;
; LPM_WIDTH              ; 8           ; Untyped                                                       ;
; LPM_SIZE               ; 2           ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                       ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                       ;
+------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyanALU:inst|Ipm_inv0:inst6|lpm_inv:lpm_inv_component ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_latch1:inst3|lpm_latch:lpm_latch_component ;
+----------------+--------+-------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                              ;
+----------------+--------+-------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                           ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                           ;
+----------------+--------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test202101:inst4|lpm_mux0:inst5|lpm_mux:lpm_mux_component ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 8           ; Untyped                                                         ;
; LPM_SIZE               ; 4           ; Untyped                                                         ;
; LPM_WIDTHS             ; 2           ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; CBXI_PARAMETER         ; mux_8qc     ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component ;
+------------------------+-------------+---------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                          ;
+------------------------+-------------+---------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                       ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                ;
+------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component ;
+------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Untyped                                                                  ;
; LPM_DECODES            ; 4           ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                  ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                  ;
; CBXI_PARAMETER         ; decode_7uf  ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component ;
+------------------------+-------------+---------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                          ;
+------------------------+-------------+---------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                       ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                ;
+------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component ;
+------------------------+-------------+---------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                          ;
+------------------------+-------------+---------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                       ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                ;
+------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component ;
+------------------------+-------------+---------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                          ;
+------------------------+-------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                ;
; LPM_WIDTH              ; 8           ; Untyped                                                       ;
; LPM_SIZE               ; 2           ; Untyped                                                       ;
; LPM_WIDTHS             ; 1           ; Untyped                                                       ;
; LPM_PIPELINE           ; 0           ; Untyped                                                       ;
; CBXI_PARAMETER         ; mux_5qc     ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                       ;
+------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                                          ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                          ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_rom0:inst1 ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                          ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                          ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                        ;
; WIDTHAD_A                          ; 6                    ; Untyped                                        ;
; NUMWORDS_A                         ; 64                   ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; shiyan0301.mif       ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_dra1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component ;
+------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Untyped                                                                ;
; LPM_DECODES            ; 4           ; Untyped                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                ;
; CBXI_PARAMETER         ; decode_0af  ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                         ;
+------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_ram_dq0:inst ;
+-----------------+-------+----------------------------------------------------+
; Parameter Name  ; Value ; Type                                               ;
+-----------------+-------+----------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                            ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                            ;
+-----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                          ;
; WIDTHAD_A                          ; 6                    ; Untyped                                          ;
; NUMWORDS_A                         ; 64                   ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_frg1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                                ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                               ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                                ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                                               ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:inst2|lpm_counter:lpm_counter_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 8           ; Untyped                                                    ;
; LPM_DIRECTION          ; UP          ; Untyped                                                    ;
; LPM_MODULUS            ; 0           ; Untyped                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                    ;
; CBXI_PARAMETER         ; cntr_66j    ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_dff2:inst15|lpm_ff:lpm_ff_component ;
+------------------------+-------------+-----------------------------------------------+
; Parameter Name         ; Value       ; Type                                          ;
+------------------------+-------------+-----------------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                       ;
; LPM_FFTYPE             ; DFF         ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                ;
+------------------------+-------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 2                                                               ;
; Entity Instance                           ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 64                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 64                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 25 22:34:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test2021 -c test2021
Info: Found 1 design units, including 1 entities, in source file /91sp2_quartus_free/quartus/test1/lpm_decode0.tdf
    Info: Found entity 1: lpm_decode0
Info: Found 1 design units, including 1 entities, in source file /91sp2_quartus_free/quartus/test1/lpm_dff0.tdf
    Info: Found entity 1: lpm_dff0
Info: Found 1 design units, including 1 entities, in source file /91sp2_quartus_free/quartus/test1/lpm_dff1.tdf
    Info: Found entity 1: lpm_dff1
Info: Found 1 design units, including 1 entities, in source file /91sp2_quartus_free/quartus/test1/lpm_mux0.tdf
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units, including 1 entities, in source file /91sp2_quartus_free/quartus/test1/test202101.bdf
    Info: Found entity 1: test202101
Info: Found 1 design units, including 1 entities, in source file test2021.bdf
    Info: Found entity 1: test2021
Info: Found 1 design units, including 1 entities, in source file shiyanalu.bdf
    Info: Found entity 1: shiyanALU
Info: Found 1 design units, including 1 entities, in source file shiyan03.bdf
    Info: Found entity 1: shiyan03
Info: Found 1 design units, including 1 entities, in source file shiyan04.bdf
    Info: Found entity 1: shiyan04
Info: Elaborating entity "shiyan04" for the top level hierarchy
Warning: Using design file lpm_bustri1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_bustri1
Info: Elaborating entity "lpm_bustri1" for hierarchy "lpm_bustri1:inst11"
Info: Elaborating entity "lpm_bustri" for hierarchy "lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component"
Info: Elaborated megafunction instantiation "lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component"
Info: Instantiated megafunction "lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info: Parameter "LPM_WIDTH" = "8"
Warning: Using design file lpm_latch1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_latch1
Info: Elaborating entity "lpm_latch1" for hierarchy "lpm_latch1:inst10"
Info: Elaborating entity "lpm_latch" for hierarchy "lpm_latch1:inst10|lpm_latch:lpm_latch_component"
Info: Elaborated megafunction instantiation "lpm_latch1:inst10|lpm_latch:lpm_latch_component"
Info: Instantiated megafunction "lpm_latch1:inst10|lpm_latch:lpm_latch_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_LATCH"
    Info: Parameter "LPM_WIDTH" = "8"
Info: Elaborating entity "shiyanALU" for hierarchy "shiyanALU:inst"
Warning: Using design file ipm_add_sub2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Ipm_add_sub2
Info: Elaborating entity "Ipm_add_sub2" for hierarchy "shiyanALU:inst|Ipm_add_sub2:inst1"
Info: Elaborating entity "lpm_add_sub" for hierarchy "shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info: Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DIRECTION" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_0qh.tdf
    Info: Found entity 1: add_sub_0qh
Info: Elaborating entity "add_sub_0qh" for hierarchy "shiyanALU:inst|Ipm_add_sub2:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated"
Warning: Using design file ipm_xor0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Ipm_xor0
Info: Elaborating entity "Ipm_xor0" for hierarchy "shiyanALU:inst|Ipm_xor0:inst"
Info: Elaborating entity "lpm_xor" for hierarchy "shiyanALU:inst|Ipm_xor0:inst|lpm_xor:lpm_xor_component"
Info: Elaborated megafunction instantiation "shiyanALU:inst|Ipm_xor0:inst|lpm_xor:lpm_xor_component"
Info: Instantiated megafunction "shiyanALU:inst|Ipm_xor0:inst|lpm_xor:lpm_xor_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_XOR"
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "2"
Warning: Using design file ipm_or0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Ipm_or0
Info: Elaborating entity "Ipm_or0" for hierarchy "shiyanALU:inst|Ipm_or0:inst7"
Info: Elaborating entity "lpm_or" for hierarchy "shiyanALU:inst|Ipm_or0:inst7|lpm_or:lpm_or_component"
Info: Elaborated megafunction instantiation "shiyanALU:inst|Ipm_or0:inst7|lpm_or:lpm_or_component"
Info: Instantiated megafunction "shiyanALU:inst|Ipm_or0:inst7|lpm_or:lpm_or_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_OR"
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "8"
Info: Elaborating entity "lpm_mux0" for hierarchy "shiyanALU:inst|lpm_mux0:inst2"
Info: Elaborating entity "lpm_mux" for hierarchy "shiyanALU:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "shiyanALU:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "shiyanALU:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
Info: Found 1 design units, including 1 entities, in source file db/mux_8qc.tdf
    Info: Found entity 1: mux_8qc
Info: Elaborating entity "mux_8qc" for hierarchy "shiyanALU:inst|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_8qc:auto_generated"
Warning: Using design file ipm_and0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Ipm_and0
Info: Elaborating entity "Ipm_and0" for hierarchy "shiyanALU:inst|Ipm_and0:inst5"
Info: Elaborating entity "lpm_and" for hierarchy "shiyanALU:inst|Ipm_and0:inst5|lpm_and:lpm_and_component"
Info: Elaborated megafunction instantiation "shiyanALU:inst|Ipm_and0:inst5|lpm_and:lpm_and_component"
Info: Instantiated megafunction "shiyanALU:inst|Ipm_and0:inst5|lpm_and:lpm_and_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_AND"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "2"
Warning: Using design file ipm_inv0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Ipm_inv0
Info: Elaborating entity "Ipm_inv0" for hierarchy "shiyanALU:inst|Ipm_inv0:inst6"
Info: Elaborating entity "lpm_inv" for hierarchy "shiyanALU:inst|Ipm_inv0:inst6|lpm_inv:lpm_inv_component"
Info: Elaborated megafunction instantiation "shiyanALU:inst|Ipm_inv0:inst6|lpm_inv:lpm_inv_component"
Info: Instantiated megafunction "shiyanALU:inst|Ipm_inv0:inst6|lpm_inv:lpm_inv_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_INV"
    Info: Parameter "LPM_WIDTH" = "8"
Info: Elaborating entity "test202101" for hierarchy "test202101:inst4"
Info: Elaborating entity "lpm_dff1" for hierarchy "test202101:inst4|lpm_dff1:inst3"
Info: Elaborating entity "lpm_ff" for hierarchy "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_FF"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_FFTYPE" = "DFF"
Info: Elaborating entity "lpm_decode0" for hierarchy "test202101:inst4|lpm_decode0:inst4"
Info: Elaborating entity "lpm_decode" for hierarchy "test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_DECODE"
    Info: Parameter "LPM_WIDTH" = "2"
    Info: Parameter "LPM_DECODES" = "4"
Info: Found 1 design units, including 1 entities, in source file db/decode_7uf.tdf
    Info: Found entity 1: decode_7uf
Info: Elaborating entity "decode_7uf" for hierarchy "test202101:inst4|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_7uf:auto_generated"
Info: Elaborating entity "shiyan03" for hierarchy "shiyan03:inst1"
Warning: Using design file lpm_bustri0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_bustri0
Info: Elaborating entity "lpm_bustri0" for hierarchy "shiyan03:inst1|lpm_bustri0:inst6"
Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux1
Info: Elaborating entity "lpm_mux1" for hierarchy "shiyan03:inst1|lpm_mux1:inst5"
Info: Elaborating entity "lpm_mux" for hierarchy "shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_5qc.tdf
    Info: Found entity 1: mux_5qc
Info: Elaborating entity "mux_5qc" for hierarchy "shiyan03:inst1|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_5qc:auto_generated"
Warning: Using design file lpm_latch0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_latch0
Info: Elaborating entity "lpm_latch0" for hierarchy "shiyan03:inst1|lpm_latch0:inst2"
Warning: Using design file lpm_rom0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_rom0
Info: Elaborating entity "lpm_rom0" for hierarchy "shiyan03:inst1|lpm_rom0:inst1"
Info: Elaborating entity "altsyncram" for hierarchy "shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone III"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "64"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "shiyan0301.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dra1.tdf
    Info: Found entity 1: altsyncram_dra1
Info: Elaborating entity "altsyncram_dra1" for hierarchy "shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated"
Warning: Using design file lpm_decode1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_decode1
Info: Elaborating entity "lpm_decode1" for hierarchy "shiyan03:inst1|lpm_decode1:inst3"
Info: Elaborating entity "lpm_decode" for hierarchy "shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_DECODE"
    Info: Parameter "LPM_WIDTH" = "2"
    Info: Parameter "LPM_DECODES" = "4"
Info: Found 1 design units, including 1 entities, in source file db/decode_0af.tdf
    Info: Found entity 1: decode_0af
Info: Elaborating entity "decode_0af" for hierarchy "shiyan03:inst1|lpm_decode1:inst3|lpm_decode:lpm_decode_component|decode_0af:auto_generated"
Warning: Using design file lpm_ram_dq0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_ram_dq0
Info: Elaborating entity "lpm_ram_dq0" for hierarchy "shiyan03:inst1|lpm_ram_dq0:inst"
Info: Elaborating entity "altsyncram" for hierarchy "shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone III"
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "64"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_frg1.tdf
    Info: Found entity 1: altsyncram_frg1
Info: Elaborating entity "altsyncram_frg1" for hierarchy "shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated"
Warning: Using design file lpm_counter0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_counter0
Info: Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst2"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst2|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "lpm_counter0:inst2|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "lpm_counter0:inst2|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_66j.tdf
    Info: Found entity 1: cntr_66j
Info: Elaborating entity "cntr_66j" for hierarchy "lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated"
Warning: Using design file lpm_dff2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_dff2
Info: Elaborating entity "lpm_dff2" for hierarchy "lpm_dff2:inst15"
Info: Elaborating entity "lpm_ff" for hierarchy "lpm_dff2:inst15|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "lpm_dff2:inst15|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "lpm_dff2:inst15|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_FF"
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_FFTYPE" = "DFF"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]" to the node "shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]" to the node "shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]" to the node "shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]" to the node "shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]" to the node "shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]" to the node "shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]" to the node "shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]" to the node "shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[7]" to the node "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]" to the node "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[5]" to the node "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]" to the node "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]" to the node "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]" to the node "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]" to the node "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "shiyan03:inst1|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]" to the node "test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[7]" to the node "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[6]" to the node "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[5]" to the node "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[4]" to the node "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[3]" to the node "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[2]" to the node "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[1]" to the node "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|dout[0]" to the node "shiyan03:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]" into an OR gate
Info: Timing-Driven Synthesis is running
Info: Implemented 232 device resources after synthesis - the final resource count might be different
    Info: Implemented 31 input pins
    Info: Implemented 16 output pins
    Info: Implemented 169 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Thu Nov 25 22:34:19 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:06


