// Seed: 2263973389
module module_0 (
    id_1
);
  inout wire id_1;
  supply0 id_2;
  wire id_3;
  assign id_2 = -1;
  wire id_4 = id_3;
  assign id_1 = id_2;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7;
  module_0 modCall_1 (id_5);
  assign id_2 = id_5;
  assign id_3 = id_6;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri   id_1,
    output wor   id_2
);
  wire id_4;
  wire id_5;
  module_0 modCall_1 (id_4);
endmodule
