-w -s "C:\lscc\diamond\2.0\examples\timing_controller\sim_behavioral\library.cfg"  -j "C:\lscc\diamond\2.0\examples\timing_controller\sim_behavioral\projlib.cfg"  -d "C:\lscc\diamond\2.0\examples\timing_controller\sim_behavioral\compile"   -work work  -O3 -e 100 -2002 "C:\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\led_blinker.vhd" "C:\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\instrom.vhd" "C:\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\datarom.vhd" "C:\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\ucontroller.vhd" "C:\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\reset_generator_v0p1.vhd" "C:\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\timing_controller_top.vhd" "C:\my_designs\pattern_generator\pattern_generator_v0p1\src\TestBench\timing_controller_TB.vhd" "C:\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\dual_edge_counter.vhd" "C:\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\edgedetect.vhd" "C:\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\video_generator.vhd"