\section{ARM Cortex}
\subsection{Overview}
\begin{frame}
    \frametitle{ARM}
    \framesubtitle{Overview}
    ARM Cortex
    \begin{itemize}
        \item \textbf{A}dvanced \textbf{R}ISC \textbf{M}achines
        \item licenses the configurable core
        \item up to 64bit
    \end{itemize}
    \begin{block}{ARM Today}
		The Apple A8 is built up of a 64-Bit-ARM-CPU
    \end{block}
\end{frame}

\subsection{Families}
\begin{frame}
    \frametitle{ARM}
    \framesubtitle{Families}
   ARM Cortex Families:
    \begin{itemize}
        \item A: Application
        \item R: Realtime
        \item \textbf{M: Microcontroller}
    \end{itemize}
    \begin{block}{Instruction Set}
       M0,\textbf{ M0+}, M1 $<$  M3 $<$  \textbf{M4} $<$ M4 FPU
    \end{block}
\end{frame}

\subsection{Instruction set}
\begin{frame}
    \frametitle{ARM}
    \framesubtitle{Instruction set}
    \begin{figure}
        \includegraphics[width=0.8\textwidth]			{fig/instructionset.png}
        \caption{Instruction set}
    \end{figure}
\end{frame}

\subsection{Interrupts}
\begin{frame}
    \frametitle{ARM}
    \framesubtitle{Interrupts}
        \begin{itemize}
        \item 16 predefined Interrupts
        \item 8bit Priority Register
      		  \begin{itemize}
      		  \item FSL M0+: 2bits = 4 Priorities, no sub prio!
       		 \item FSL M4 : 4bits = 16 Prio
    		\end{itemize}
        \end{itemize}
    \begin{block}{Priority order}
        The lower the number, the higher the priority
    \end{block}
\end{frame}
