

================================================================
== Vivado HLS Report for 'ula_new_opUla'
================================================================
* Date:           Fri Dec  8 22:15:56 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        ula_high_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      82|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      38|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|       0|     120|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |ula_new_mul_mul_1bkb_U1  |ula_new_mul_mul_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |aux_V_fu_129_p2    |     +    |      0|  0|  23|          16|          16|
    |aux_V_1_fu_122_p2  |     -    |      0|  0|  23|          16|          16|
    |aux_V_3_fu_104_p2  |    and   |      0|  0|  23|          16|          16|
    |tmp_2_fu_111_p2    |   icmp   |      0|  0|  13|          16|          16|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  82|          64|          64|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_v_V_phi_fu_88_p12  |  38|          7|   16|        112|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  38|          7|   16|        112|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+---------+--------------+---------+
| RTL Ports| Dir | Bits| Protocol| Source Object|  C Type |
+----------+-----+-----+---------+--------------+---------+
|A         |  in |   16| ap_none |       A      | pointer |
|B         |  in |   16| ap_none |       B      | pointer |
|op        |  in |    3| ap_none |      op      | pointer |
|C         | out |   16|  ap_vld |       C      | pointer |
|C_ap_vld  | out |    1|  ap_vld |       C      | pointer |
+----------+-----+-----+---------+--------------+---------+

