// Seed: 3553047902
`resetall
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    output id_8
);
  logic id_9;
endmodule
`timescale 1ps / 1ps
module module_1;
  type_10 id_9 (
      .id_0(id_2),
      .id_1(1),
      .id_2(1)
  );
endmodule
