#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x561187c234a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561187d03fe0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x561187d22200_0 .net "bflag", 0 0, v0x561187d21000_0;  1 drivers
v0x561187d222c0_0 .var "funct", 5 0;
v0x561187d22380_0 .net "hi", 31 0, v0x561187d211a0_0;  1 drivers
v0x561187d22420_0 .var "imm", 15 0;
v0x561187d224e0_0 .var "imm_instr", 31 0;
v0x561187d225c0_0 .var "instword", 31 0;
v0x561187d22680_0 .net "lo", 31 0, v0x561187d21360_0;  1 drivers
v0x561187d22750_0 .var "opA", 31 0;
v0x561187d227f0_0 .var "opB", 31 0;
v0x561187d228b0_0 .var "opcode", 5 0;
v0x561187d22990_0 .net "result", 31 0, v0x561187d218a0_0;  1 drivers
v0x561187d22a80_0 .var "rs", 4 0;
v0x561187d22b40_0 .var "rt", 4 0;
v0x561187d22c20_0 .var "word", 31 6;
S_0x561187cf17c0 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x561187d03fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x561187d0b170_0 .net *"_ivl_10", 15 0, L_0x561187d320b0;  1 drivers
L_0x7fdaf712e018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d06f30_0 .net/2u *"_ivl_14", 15 0, L_0x7fdaf712e018;  1 drivers
v0x561187d093e0_0 .net *"_ivl_17", 15 0, L_0x561187d42360;  1 drivers
v0x561187cf08c0_0 .net *"_ivl_5", 0 0, L_0x561187d31cc0;  1 drivers
v0x561187cffb70_0 .net *"_ivl_6", 15 0, L_0x561187d31df0;  1 drivers
v0x561187d00630_0 .net *"_ivl_9", 15 0, L_0x561187d32010;  1 drivers
v0x561187d20f20_0 .net "addr_rt", 4 0, L_0x561187d42690;  1 drivers
v0x561187d21000_0 .var "b_flag", 0 0;
v0x561187d210c0_0 .net "funct", 5 0, L_0x561187d31c20;  1 drivers
v0x561187d211a0_0 .var "hi", 31 0;
v0x561187d21280_0 .net "instructionword", 31 0, v0x561187d225c0_0;  1 drivers
v0x561187d21360_0 .var "lo", 31 0;
v0x561187d21440_0 .var "memaddroffset", 31 0;
v0x561187d21520_0 .var "multresult", 63 0;
v0x561187d21600_0 .net "op1", 31 0, v0x561187d22750_0;  1 drivers
v0x561187d216e0_0 .net "op2", 31 0, v0x561187d227f0_0;  1 drivers
v0x561187d217c0_0 .net "opcode", 5 0, L_0x561187d31b30;  1 drivers
v0x561187d218a0_0 .var "result", 31 0;
v0x561187d21980_0 .net "shamt", 4 0, L_0x561187d42590;  1 drivers
v0x561187d21a60_0 .net/s "sign_op1", 31 0, v0x561187d22750_0;  alias, 1 drivers
v0x561187d21b20_0 .net/s "sign_op2", 31 0, v0x561187d227f0_0;  alias, 1 drivers
v0x561187d21bc0_0 .net "simmediatedata", 31 0, L_0x561187d321c0;  1 drivers
v0x561187d21c80_0 .net "simmediatedatas", 31 0, L_0x561187d321c0;  alias, 1 drivers
v0x561187d21d40_0 .net "uimmediatedata", 31 0, L_0x561187d42450;  1 drivers
v0x561187d21e00_0 .net "unsign_op1", 31 0, v0x561187d22750_0;  alias, 1 drivers
v0x561187d21ec0_0 .net "unsign_op2", 31 0, v0x561187d227f0_0;  alias, 1 drivers
v0x561187d21fd0_0 .var "unsigned_result", 31 0;
E_0x561187c659a0/0 .event anyedge, v0x561187d217c0_0, v0x561187d210c0_0, v0x561187d216e0_0, v0x561187d21980_0;
E_0x561187c659a0/1 .event anyedge, v0x561187d21600_0, v0x561187d21520_0, v0x561187d20f20_0, v0x561187d21bc0_0;
E_0x561187c659a0/2 .event anyedge, v0x561187d21d40_0, v0x561187d21fd0_0;
E_0x561187c659a0 .event/or E_0x561187c659a0/0, E_0x561187c659a0/1, E_0x561187c659a0/2;
L_0x561187d31b30 .part v0x561187d225c0_0, 26, 6;
L_0x561187d31c20 .part v0x561187d225c0_0, 0, 6;
L_0x561187d31cc0 .part v0x561187d225c0_0, 15, 1;
LS_0x561187d31df0_0_0 .concat [ 1 1 1 1], L_0x561187d31cc0, L_0x561187d31cc0, L_0x561187d31cc0, L_0x561187d31cc0;
LS_0x561187d31df0_0_4 .concat [ 1 1 1 1], L_0x561187d31cc0, L_0x561187d31cc0, L_0x561187d31cc0, L_0x561187d31cc0;
LS_0x561187d31df0_0_8 .concat [ 1 1 1 1], L_0x561187d31cc0, L_0x561187d31cc0, L_0x561187d31cc0, L_0x561187d31cc0;
LS_0x561187d31df0_0_12 .concat [ 1 1 1 1], L_0x561187d31cc0, L_0x561187d31cc0, L_0x561187d31cc0, L_0x561187d31cc0;
L_0x561187d31df0 .concat [ 4 4 4 4], LS_0x561187d31df0_0_0, LS_0x561187d31df0_0_4, LS_0x561187d31df0_0_8, LS_0x561187d31df0_0_12;
L_0x561187d32010 .part v0x561187d225c0_0, 0, 16;
L_0x561187d320b0 .concat [ 16 0 0 0], L_0x561187d32010;
L_0x561187d321c0 .concat [ 16 16 0 0], L_0x561187d320b0, L_0x561187d31df0;
L_0x561187d42360 .part v0x561187d225c0_0, 0, 16;
L_0x561187d42450 .concat [ 16 16 0 0], L_0x561187d42360, L_0x7fdaf712e018;
L_0x561187d42590 .part v0x561187d225c0_0, 6, 5;
L_0x561187d42690 .part v0x561187d225c0_0, 16, 5;
S_0x561187cde670 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fdaf7177708 .functor BUFZ 1, C4<z>; HiZ drive
v0x561187d22d00_0 .net "clk", 0 0, o0x7fdaf7177708;  0 drivers
o0x7fdaf7177738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561187d22de0_0 .net "data_address", 31 0, o0x7fdaf7177738;  0 drivers
o0x7fdaf7177768 .functor BUFZ 1, C4<z>; HiZ drive
v0x561187d22ec0_0 .net "data_read", 0 0, o0x7fdaf7177768;  0 drivers
v0x561187d22f90_0 .var "data_readdata", 31 0;
o0x7fdaf71777c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561187d23070_0 .net "data_write", 0 0, o0x7fdaf71777c8;  0 drivers
o0x7fdaf71777f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561187d23130_0 .net "data_writedata", 31 0, o0x7fdaf71777f8;  0 drivers
S_0x561187cf0fc0 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fdaf7177948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561187d232d0_0 .net "instr_address", 31 0, o0x7fdaf7177948;  0 drivers
v0x561187d233d0_0 .var "instr_readdata", 31 0;
S_0x561187cf1390 .scope module, "sw_tb" "sw_tb" 7 1;
 .timescale 0 0;
v0x561187d31150_0 .net "active", 0 0, L_0x561187d4c250;  1 drivers
v0x561187d31210_0 .var "clk", 0 0;
v0x561187d312b0_0 .var "clk_enable", 0 0;
v0x561187d313a0_0 .net "data_address", 31 0, L_0x561187d49e20;  1 drivers
v0x561187d31440_0 .net "data_read", 0 0, L_0x561187d479a0;  1 drivers
v0x561187d31530_0 .var "data_readdata", 31 0;
v0x561187d31600_0 .net "data_write", 0 0, L_0x561187d477c0;  1 drivers
v0x561187d316d0_0 .net "data_writedata", 31 0, L_0x561187d49b10;  1 drivers
v0x561187d317a0_0 .net "instr_address", 31 0, L_0x561187d4b180;  1 drivers
v0x561187d31900_0 .var "instr_readdata", 31 0;
v0x561187d319a0_0 .net "register_v0", 31 0, L_0x561187d49aa0;  1 drivers
v0x561187d31a90_0 .var "reset", 0 0;
S_0x561187d03c10 .scope module, "dut" "mips_cpu_harvard" 7 74, 8 1 0, S_0x561187cf1390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x561187d09280 .functor OR 1, L_0x561187d42e50, L_0x561187d43190, C4<0>, C4<0>;
L_0x561187cffa50 .functor BUFZ 1, L_0x561187d429a0, C4<0>, C4<0>, C4<0>;
L_0x561187d00510 .functor BUFZ 1, L_0x561187d42b40, C4<0>, C4<0>, C4<0>;
L_0x561187c9bc30 .functor BUFZ 1, L_0x561187d42b40, C4<0>, C4<0>, C4<0>;
L_0x561187d43640 .functor AND 1, L_0x561187d429a0, L_0x561187d43a50, C4<1>, C4<1>;
L_0x561187d0c1e0 .functor OR 1, L_0x561187d43640, L_0x561187d434d0, C4<0>, C4<0>;
L_0x561187d0c250 .functor OR 1, L_0x561187d0c1e0, L_0x561187d43860, C4<0>, C4<0>;
L_0x561187d43cf0 .functor OR 1, L_0x561187d0c250, L_0x561187d45350, C4<0>, C4<0>;
L_0x561187d43e00 .functor OR 1, L_0x561187d43cf0, L_0x561187d44bc0, C4<0>, C4<0>;
L_0x561187d43ec0 .functor BUFZ 1, L_0x561187d42c80, C4<0>, C4<0>, C4<0>;
L_0x561187d44ab0 .functor AND 1, L_0x561187d44410, L_0x561187d44880, C4<1>, C4<1>;
L_0x561187d44bc0 .functor OR 1, L_0x561187d44110, L_0x561187d44ab0, C4<0>, C4<0>;
L_0x561187d45350 .functor AND 1, L_0x561187d44e80, L_0x561187d45130, C4<1>, C4<1>;
L_0x561187d45b00 .functor OR 1, L_0x561187d455a0, L_0x561187d458c0, C4<0>, C4<0>;
L_0x561187d44d20 .functor OR 1, L_0x561187d46070, L_0x561187d46370, C4<0>, C4<0>;
L_0x561187d46250 .functor AND 1, L_0x561187d45d80, L_0x561187d44d20, C4<1>, C4<1>;
L_0x561187d46b70 .functor OR 1, L_0x561187d46800, L_0x561187d46a80, C4<0>, C4<0>;
L_0x561187d46e70 .functor OR 1, L_0x561187d46b70, L_0x561187d46c80, C4<0>, C4<0>;
L_0x561187d47020 .functor AND 1, L_0x561187d429a0, L_0x561187d46e70, C4<1>, C4<1>;
L_0x561187d471d0 .functor AND 1, L_0x561187d429a0, L_0x561187d470e0, C4<1>, C4<1>;
L_0x561187d47700 .functor AND 1, L_0x561187d429a0, L_0x561187d46f80, C4<1>, C4<1>;
L_0x561187d479a0 .functor BUFZ 1, L_0x561187d00510, C4<0>, C4<0>, C4<0>;
L_0x561187d48630 .functor AND 1, L_0x561187d4c250, L_0x561187d43e00, C4<1>, C4<1>;
L_0x561187d48740 .functor OR 1, L_0x561187d44bc0, L_0x561187d45350, C4<0>, C4<0>;
L_0x561187d49b10 .functor BUFZ 32, L_0x561187d49990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561187d49bd0 .functor BUFZ 32, L_0x561187d48920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561187d49d20 .functor BUFZ 32, L_0x561187d49990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561187d49e20 .functor BUFZ 32, v0x561187d24500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561187d4ae20 .functor AND 1, v0x561187d312b0_0, L_0x561187d47020, C4<1>, C4<1>;
L_0x561187d4ae90 .functor AND 1, L_0x561187d4ae20, v0x561187d2e2e0_0, C4<1>, C4<1>;
L_0x561187d4b180 .functor BUFZ 32, v0x561187d255d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561187d4c250 .functor BUFZ 1, v0x561187d2e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x561187d4c3d0 .functor AND 1, v0x561187d312b0_0, v0x561187d2e2e0_0, C4<1>, C4<1>;
v0x561187d283d0_0 .net *"_ivl_100", 31 0, L_0x561187d44d90;  1 drivers
L_0x7fdaf712e4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d284d0_0 .net *"_ivl_103", 25 0, L_0x7fdaf712e4e0;  1 drivers
L_0x7fdaf712e528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d285b0_0 .net/2u *"_ivl_104", 31 0, L_0x7fdaf712e528;  1 drivers
v0x561187d28670_0 .net *"_ivl_106", 0 0, L_0x561187d44e80;  1 drivers
v0x561187d28730_0 .net *"_ivl_109", 5 0, L_0x561187d45090;  1 drivers
L_0x7fdaf712e570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561187d28810_0 .net/2u *"_ivl_110", 5 0, L_0x7fdaf712e570;  1 drivers
v0x561187d288f0_0 .net *"_ivl_112", 0 0, L_0x561187d45130;  1 drivers
v0x561187d289b0_0 .net *"_ivl_116", 31 0, L_0x561187d454b0;  1 drivers
L_0x7fdaf712e5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d28a90_0 .net *"_ivl_119", 25 0, L_0x7fdaf712e5b8;  1 drivers
L_0x7fdaf712e0f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x561187d28b70_0 .net/2u *"_ivl_12", 5 0, L_0x7fdaf712e0f0;  1 drivers
L_0x7fdaf712e600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561187d28c50_0 .net/2u *"_ivl_120", 31 0, L_0x7fdaf712e600;  1 drivers
v0x561187d28d30_0 .net *"_ivl_122", 0 0, L_0x561187d455a0;  1 drivers
v0x561187d28df0_0 .net *"_ivl_124", 31 0, L_0x561187d457d0;  1 drivers
L_0x7fdaf712e648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d28ed0_0 .net *"_ivl_127", 25 0, L_0x7fdaf712e648;  1 drivers
L_0x7fdaf712e690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561187d28fb0_0 .net/2u *"_ivl_128", 31 0, L_0x7fdaf712e690;  1 drivers
v0x561187d29090_0 .net *"_ivl_130", 0 0, L_0x561187d458c0;  1 drivers
v0x561187d29150_0 .net *"_ivl_134", 31 0, L_0x561187d45c90;  1 drivers
L_0x7fdaf712e6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d29340_0 .net *"_ivl_137", 25 0, L_0x7fdaf712e6d8;  1 drivers
L_0x7fdaf712e720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d29420_0 .net/2u *"_ivl_138", 31 0, L_0x7fdaf712e720;  1 drivers
v0x561187d29500_0 .net *"_ivl_140", 0 0, L_0x561187d45d80;  1 drivers
v0x561187d295c0_0 .net *"_ivl_143", 5 0, L_0x561187d45fd0;  1 drivers
L_0x7fdaf712e768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561187d296a0_0 .net/2u *"_ivl_144", 5 0, L_0x7fdaf712e768;  1 drivers
v0x561187d29780_0 .net *"_ivl_146", 0 0, L_0x561187d46070;  1 drivers
v0x561187d29840_0 .net *"_ivl_149", 5 0, L_0x561187d462d0;  1 drivers
L_0x7fdaf712e7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561187d29920_0 .net/2u *"_ivl_150", 5 0, L_0x7fdaf712e7b0;  1 drivers
v0x561187d29a00_0 .net *"_ivl_152", 0 0, L_0x561187d46370;  1 drivers
v0x561187d29ac0_0 .net *"_ivl_155", 0 0, L_0x561187d44d20;  1 drivers
v0x561187d29b80_0 .net *"_ivl_159", 1 0, L_0x561187d46710;  1 drivers
L_0x7fdaf712e138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x561187d29c60_0 .net/2u *"_ivl_16", 5 0, L_0x7fdaf712e138;  1 drivers
L_0x7fdaf712e7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561187d29d40_0 .net/2u *"_ivl_160", 1 0, L_0x7fdaf712e7f8;  1 drivers
v0x561187d29e20_0 .net *"_ivl_162", 0 0, L_0x561187d46800;  1 drivers
L_0x7fdaf712e840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x561187d29ee0_0 .net/2u *"_ivl_164", 5 0, L_0x7fdaf712e840;  1 drivers
v0x561187d29fc0_0 .net *"_ivl_166", 0 0, L_0x561187d46a80;  1 drivers
v0x561187d2a290_0 .net *"_ivl_169", 0 0, L_0x561187d46b70;  1 drivers
L_0x7fdaf712e888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x561187d2a350_0 .net/2u *"_ivl_170", 5 0, L_0x7fdaf712e888;  1 drivers
v0x561187d2a430_0 .net *"_ivl_172", 0 0, L_0x561187d46c80;  1 drivers
v0x561187d2a4f0_0 .net *"_ivl_175", 0 0, L_0x561187d46e70;  1 drivers
L_0x7fdaf712e8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x561187d2a5b0_0 .net/2u *"_ivl_178", 5 0, L_0x7fdaf712e8d0;  1 drivers
v0x561187d2a690_0 .net *"_ivl_180", 0 0, L_0x561187d470e0;  1 drivers
L_0x7fdaf712e918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x561187d2a750_0 .net/2u *"_ivl_184", 5 0, L_0x7fdaf712e918;  1 drivers
v0x561187d2a830_0 .net *"_ivl_186", 0 0, L_0x561187d46f80;  1 drivers
L_0x7fdaf712e960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561187d2a8f0_0 .net/2u *"_ivl_190", 0 0, L_0x7fdaf712e960;  1 drivers
v0x561187d2a9d0_0 .net *"_ivl_20", 31 0, L_0x561187d42d60;  1 drivers
L_0x7fdaf712e9a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x561187d2aab0_0 .net/2u *"_ivl_200", 4 0, L_0x7fdaf712e9a8;  1 drivers
v0x561187d2ab90_0 .net *"_ivl_203", 4 0, L_0x561187d47ec0;  1 drivers
v0x561187d2ac70_0 .net *"_ivl_205", 4 0, L_0x561187d480e0;  1 drivers
v0x561187d2ad50_0 .net *"_ivl_206", 4 0, L_0x561187d48180;  1 drivers
v0x561187d2ae30_0 .net *"_ivl_213", 0 0, L_0x561187d48740;  1 drivers
L_0x7fdaf712e9f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561187d2aef0_0 .net/2u *"_ivl_214", 31 0, L_0x7fdaf712e9f0;  1 drivers
v0x561187d2afd0_0 .net *"_ivl_216", 31 0, L_0x561187d48880;  1 drivers
v0x561187d2b0b0_0 .net *"_ivl_218", 31 0, L_0x561187d48b30;  1 drivers
v0x561187d2b190_0 .net *"_ivl_220", 31 0, L_0x561187d48cc0;  1 drivers
v0x561187d2b270_0 .net *"_ivl_222", 31 0, L_0x561187d49000;  1 drivers
L_0x7fdaf712e180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d2b350_0 .net *"_ivl_23", 25 0, L_0x7fdaf712e180;  1 drivers
v0x561187d2b430_0 .net *"_ivl_235", 0 0, L_0x561187d4ae20;  1 drivers
L_0x7fdaf712eb10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561187d2b4f0_0 .net/2u *"_ivl_238", 31 0, L_0x7fdaf712eb10;  1 drivers
L_0x7fdaf712e1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561187d2b5d0_0 .net/2u *"_ivl_24", 31 0, L_0x7fdaf712e1c8;  1 drivers
v0x561187d2b6b0_0 .net *"_ivl_243", 15 0, L_0x561187d4b2e0;  1 drivers
v0x561187d2b790_0 .net *"_ivl_244", 17 0, L_0x561187d4b550;  1 drivers
L_0x7fdaf712eb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561187d2b870_0 .net *"_ivl_247", 1 0, L_0x7fdaf712eb58;  1 drivers
v0x561187d2b950_0 .net *"_ivl_250", 15 0, L_0x561187d4b690;  1 drivers
L_0x7fdaf712eba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561187d2ba30_0 .net *"_ivl_252", 1 0, L_0x7fdaf712eba0;  1 drivers
v0x561187d2bb10_0 .net *"_ivl_255", 0 0, L_0x561187d4baa0;  1 drivers
L_0x7fdaf712ebe8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x561187d2bbf0_0 .net/2u *"_ivl_256", 13 0, L_0x7fdaf712ebe8;  1 drivers
L_0x7fdaf712ec30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d2bcd0_0 .net/2u *"_ivl_258", 13 0, L_0x7fdaf712ec30;  1 drivers
v0x561187d2c1c0_0 .net *"_ivl_26", 0 0, L_0x561187d42e50;  1 drivers
v0x561187d2c280_0 .net *"_ivl_260", 13 0, L_0x561187d4bd80;  1 drivers
v0x561187d2c360_0 .net *"_ivl_28", 31 0, L_0x561187d43010;  1 drivers
L_0x7fdaf712e210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d2c440_0 .net *"_ivl_31", 25 0, L_0x7fdaf712e210;  1 drivers
L_0x7fdaf712e258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561187d2c520_0 .net/2u *"_ivl_32", 31 0, L_0x7fdaf712e258;  1 drivers
v0x561187d2c600_0 .net *"_ivl_34", 0 0, L_0x561187d43190;  1 drivers
v0x561187d2c6c0_0 .net *"_ivl_4", 31 0, L_0x561187d42870;  1 drivers
v0x561187d2c7a0_0 .net *"_ivl_45", 2 0, L_0x561187d43430;  1 drivers
L_0x7fdaf712e2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561187d2c880_0 .net/2u *"_ivl_46", 2 0, L_0x7fdaf712e2a0;  1 drivers
v0x561187d2c960_0 .net *"_ivl_51", 2 0, L_0x561187d436b0;  1 drivers
L_0x7fdaf712e2e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x561187d2ca40_0 .net/2u *"_ivl_52", 2 0, L_0x7fdaf712e2e8;  1 drivers
v0x561187d2cb20_0 .net *"_ivl_57", 0 0, L_0x561187d43a50;  1 drivers
v0x561187d2cbe0_0 .net *"_ivl_59", 0 0, L_0x561187d43640;  1 drivers
v0x561187d2cca0_0 .net *"_ivl_61", 0 0, L_0x561187d0c1e0;  1 drivers
v0x561187d2cd60_0 .net *"_ivl_63", 0 0, L_0x561187d0c250;  1 drivers
v0x561187d2ce20_0 .net *"_ivl_65", 0 0, L_0x561187d43cf0;  1 drivers
L_0x7fdaf712e060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d2cee0_0 .net *"_ivl_7", 25 0, L_0x7fdaf712e060;  1 drivers
v0x561187d2cfc0_0 .net *"_ivl_70", 31 0, L_0x561187d43fe0;  1 drivers
L_0x7fdaf712e330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d2d0a0_0 .net *"_ivl_73", 25 0, L_0x7fdaf712e330;  1 drivers
L_0x7fdaf712e378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561187d2d180_0 .net/2u *"_ivl_74", 31 0, L_0x7fdaf712e378;  1 drivers
v0x561187d2d260_0 .net *"_ivl_76", 0 0, L_0x561187d44110;  1 drivers
v0x561187d2d320_0 .net *"_ivl_78", 31 0, L_0x561187d44280;  1 drivers
L_0x7fdaf712e0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d2d400_0 .net/2u *"_ivl_8", 31 0, L_0x7fdaf712e0a8;  1 drivers
L_0x7fdaf712e3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d2d4e0_0 .net *"_ivl_81", 25 0, L_0x7fdaf712e3c0;  1 drivers
L_0x7fdaf712e408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561187d2d5c0_0 .net/2u *"_ivl_82", 31 0, L_0x7fdaf712e408;  1 drivers
v0x561187d2d6a0_0 .net *"_ivl_84", 0 0, L_0x561187d44410;  1 drivers
v0x561187d2d760_0 .net *"_ivl_87", 0 0, L_0x561187d44580;  1 drivers
v0x561187d2d840_0 .net *"_ivl_88", 31 0, L_0x561187d44320;  1 drivers
L_0x7fdaf712e450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d2d920_0 .net *"_ivl_91", 30 0, L_0x7fdaf712e450;  1 drivers
L_0x7fdaf712e498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561187d2da00_0 .net/2u *"_ivl_92", 31 0, L_0x7fdaf712e498;  1 drivers
v0x561187d2dae0_0 .net *"_ivl_94", 0 0, L_0x561187d44880;  1 drivers
v0x561187d2dba0_0 .net *"_ivl_97", 0 0, L_0x561187d44ab0;  1 drivers
v0x561187d2dc60_0 .net "active", 0 0, L_0x561187d4c250;  alias, 1 drivers
v0x561187d2dd20_0 .net "alu_op1", 31 0, L_0x561187d49bd0;  1 drivers
v0x561187d2dde0_0 .net "alu_op2", 31 0, L_0x561187d49d20;  1 drivers
v0x561187d2dea0_0 .net "alui_instr", 0 0, L_0x561187d434d0;  1 drivers
v0x561187d2df60_0 .net "b_flag", 0 0, v0x561187d24030_0;  1 drivers
v0x561187d2e000_0 .net "b_imm", 17 0, L_0x561187d4b960;  1 drivers
v0x561187d2e0c0_0 .net "b_offset", 31 0, L_0x561187d4bf10;  1 drivers
v0x561187d2e1a0_0 .net "clk", 0 0, v0x561187d31210_0;  1 drivers
v0x561187d2e240_0 .net "clk_enable", 0 0, v0x561187d312b0_0;  1 drivers
v0x561187d2e2e0_0 .var "cpu_active", 0 0;
v0x561187d2e380_0 .net "curr_addr", 31 0, v0x561187d255d0_0;  1 drivers
v0x561187d2e470_0 .net "curr_addr_p4", 31 0, L_0x561187d4b0e0;  1 drivers
v0x561187d2e530_0 .net "data_address", 31 0, L_0x561187d49e20;  alias, 1 drivers
v0x561187d2e610_0 .net "data_read", 0 0, L_0x561187d479a0;  alias, 1 drivers
v0x561187d2e6d0_0 .net "data_readdata", 31 0, v0x561187d31530_0;  1 drivers
v0x561187d2e7b0_0 .net "data_write", 0 0, L_0x561187d477c0;  alias, 1 drivers
v0x561187d2e870_0 .net "data_writedata", 31 0, L_0x561187d49b10;  alias, 1 drivers
v0x561187d2e950_0 .net "funct_code", 5 0, L_0x561187d427d0;  1 drivers
v0x561187d2ea30_0 .net "hi_out", 31 0, v0x561187d25cc0_0;  1 drivers
v0x561187d2eb20_0 .net "hl_reg_enable", 0 0, L_0x561187d4ae90;  1 drivers
v0x561187d2ebc0_0 .net "instr_address", 31 0, L_0x561187d4b180;  alias, 1 drivers
v0x561187d2ec80_0 .net "instr_opcode", 5 0, L_0x561187d42730;  1 drivers
v0x561187d2ed60_0 .net "instr_readdata", 31 0, v0x561187d31900_0;  1 drivers
v0x561187d2ee20_0 .net "j_imm", 0 0, L_0x561187d45b00;  1 drivers
v0x561187d2eec0_0 .net "j_reg", 0 0, L_0x561187d46250;  1 drivers
v0x561187d2ef80_0 .net "l_type", 0 0, L_0x561187d43860;  1 drivers
v0x561187d2f040_0 .net "link_const", 0 0, L_0x561187d44bc0;  1 drivers
v0x561187d2f100_0 .net "link_reg", 0 0, L_0x561187d45350;  1 drivers
v0x561187d2f1c0_0 .net "lo_out", 31 0, v0x561187d26510_0;  1 drivers
v0x561187d2f2b0_0 .net "lw", 0 0, L_0x561187d42b40;  1 drivers
v0x561187d2f350_0 .net "mem_read", 0 0, L_0x561187d00510;  1 drivers
v0x561187d2f410_0 .net "mem_to_reg", 0 0, L_0x561187c9bc30;  1 drivers
v0x561187d2fce0_0 .net "mem_write", 0 0, L_0x561187d43ec0;  1 drivers
v0x561187d2fda0_0 .net "memaddroffset", 31 0, v0x561187d24500_0;  1 drivers
v0x561187d2fe90_0 .net "mfhi", 0 0, L_0x561187d471d0;  1 drivers
v0x561187d2ff30_0 .net "mflo", 0 0, L_0x561187d47700;  1 drivers
v0x561187d2fff0_0 .net "movefrom", 0 0, L_0x561187d09280;  1 drivers
v0x561187d300b0_0 .net "muldiv", 0 0, L_0x561187d47020;  1 drivers
v0x561187d30170_0 .var "next_instr_addr", 31 0;
v0x561187d30260_0 .net "pc_enable", 0 0, L_0x561187d4c3d0;  1 drivers
v0x561187d30330_0 .net "r_format", 0 0, L_0x561187d429a0;  1 drivers
v0x561187d303d0_0 .net "reg_a_read_data", 31 0, L_0x561187d48920;  1 drivers
v0x561187d304a0_0 .net "reg_a_read_index", 4 0, L_0x561187d47b70;  1 drivers
v0x561187d30570_0 .net "reg_b_read_data", 31 0, L_0x561187d49990;  1 drivers
v0x561187d30640_0 .net "reg_b_read_index", 4 0, L_0x561187d47dd0;  1 drivers
v0x561187d30710_0 .net "reg_dst", 0 0, L_0x561187cffa50;  1 drivers
v0x561187d307b0_0 .net "reg_write", 0 0, L_0x561187d43e00;  1 drivers
v0x561187d30870_0 .net "reg_write_data", 31 0, L_0x561187d49190;  1 drivers
v0x561187d30960_0 .net "reg_write_enable", 0 0, L_0x561187d48630;  1 drivers
v0x561187d30a30_0 .net "reg_write_index", 4 0, L_0x561187d484a0;  1 drivers
v0x561187d30b00_0 .net "register_v0", 31 0, L_0x561187d49aa0;  alias, 1 drivers
v0x561187d30bd0_0 .net "reset", 0 0, v0x561187d31a90_0;  1 drivers
v0x561187d30d00_0 .net "result", 31 0, v0x561187d24960_0;  1 drivers
v0x561187d30dd0_0 .net "result_hi", 31 0, v0x561187d24260_0;  1 drivers
v0x561187d30e70_0 .net "result_lo", 31 0, v0x561187d24420_0;  1 drivers
v0x561187d30f10_0 .net "sw", 0 0, L_0x561187d42c80;  1 drivers
E_0x561187c66a50/0 .event anyedge, v0x561187d24030_0, v0x561187d2e470_0, v0x561187d2e0c0_0, v0x561187d2ee20_0;
E_0x561187c66a50/1 .event anyedge, v0x561187d24340_0, v0x561187d2eec0_0, v0x561187d27410_0;
E_0x561187c66a50 .event/or E_0x561187c66a50/0, E_0x561187c66a50/1;
L_0x561187d42730 .part v0x561187d31900_0, 26, 6;
L_0x561187d427d0 .part v0x561187d31900_0, 0, 6;
L_0x561187d42870 .concat [ 6 26 0 0], L_0x561187d42730, L_0x7fdaf712e060;
L_0x561187d429a0 .cmp/eq 32, L_0x561187d42870, L_0x7fdaf712e0a8;
L_0x561187d42b40 .cmp/eq 6, L_0x561187d42730, L_0x7fdaf712e0f0;
L_0x561187d42c80 .cmp/eq 6, L_0x561187d42730, L_0x7fdaf712e138;
L_0x561187d42d60 .concat [ 6 26 0 0], L_0x561187d42730, L_0x7fdaf712e180;
L_0x561187d42e50 .cmp/eq 32, L_0x561187d42d60, L_0x7fdaf712e1c8;
L_0x561187d43010 .concat [ 6 26 0 0], L_0x561187d42730, L_0x7fdaf712e210;
L_0x561187d43190 .cmp/eq 32, L_0x561187d43010, L_0x7fdaf712e258;
L_0x561187d43430 .part L_0x561187d42730, 3, 3;
L_0x561187d434d0 .cmp/eq 3, L_0x561187d43430, L_0x7fdaf712e2a0;
L_0x561187d436b0 .part L_0x561187d42730, 3, 3;
L_0x561187d43860 .cmp/eq 3, L_0x561187d436b0, L_0x7fdaf712e2e8;
L_0x561187d43a50 .reduce/nor L_0x561187d47020;
L_0x561187d43fe0 .concat [ 6 26 0 0], L_0x561187d42730, L_0x7fdaf712e330;
L_0x561187d44110 .cmp/eq 32, L_0x561187d43fe0, L_0x7fdaf712e378;
L_0x561187d44280 .concat [ 6 26 0 0], L_0x561187d42730, L_0x7fdaf712e3c0;
L_0x561187d44410 .cmp/eq 32, L_0x561187d44280, L_0x7fdaf712e408;
L_0x561187d44580 .part v0x561187d31900_0, 20, 1;
L_0x561187d44320 .concat [ 1 31 0 0], L_0x561187d44580, L_0x7fdaf712e450;
L_0x561187d44880 .cmp/eq 32, L_0x561187d44320, L_0x7fdaf712e498;
L_0x561187d44d90 .concat [ 6 26 0 0], L_0x561187d42730, L_0x7fdaf712e4e0;
L_0x561187d44e80 .cmp/eq 32, L_0x561187d44d90, L_0x7fdaf712e528;
L_0x561187d45090 .part v0x561187d31900_0, 0, 6;
L_0x561187d45130 .cmp/eq 6, L_0x561187d45090, L_0x7fdaf712e570;
L_0x561187d454b0 .concat [ 6 26 0 0], L_0x561187d42730, L_0x7fdaf712e5b8;
L_0x561187d455a0 .cmp/eq 32, L_0x561187d454b0, L_0x7fdaf712e600;
L_0x561187d457d0 .concat [ 6 26 0 0], L_0x561187d42730, L_0x7fdaf712e648;
L_0x561187d458c0 .cmp/eq 32, L_0x561187d457d0, L_0x7fdaf712e690;
L_0x561187d45c90 .concat [ 6 26 0 0], L_0x561187d42730, L_0x7fdaf712e6d8;
L_0x561187d45d80 .cmp/eq 32, L_0x561187d45c90, L_0x7fdaf712e720;
L_0x561187d45fd0 .part v0x561187d31900_0, 0, 6;
L_0x561187d46070 .cmp/eq 6, L_0x561187d45fd0, L_0x7fdaf712e768;
L_0x561187d462d0 .part v0x561187d31900_0, 0, 6;
L_0x561187d46370 .cmp/eq 6, L_0x561187d462d0, L_0x7fdaf712e7b0;
L_0x561187d46710 .part L_0x561187d427d0, 3, 2;
L_0x561187d46800 .cmp/eq 2, L_0x561187d46710, L_0x7fdaf712e7f8;
L_0x561187d46a80 .cmp/eq 6, L_0x561187d427d0, L_0x7fdaf712e840;
L_0x561187d46c80 .cmp/eq 6, L_0x561187d427d0, L_0x7fdaf712e888;
L_0x561187d470e0 .cmp/eq 6, L_0x561187d427d0, L_0x7fdaf712e8d0;
L_0x561187d46f80 .cmp/eq 6, L_0x561187d427d0, L_0x7fdaf712e918;
L_0x561187d477c0 .functor MUXZ 1, L_0x7fdaf712e960, L_0x561187d43ec0, L_0x561187d4c250, C4<>;
L_0x561187d47b70 .part v0x561187d31900_0, 21, 5;
L_0x561187d47dd0 .part v0x561187d31900_0, 16, 5;
L_0x561187d47ec0 .part v0x561187d31900_0, 11, 5;
L_0x561187d480e0 .part v0x561187d31900_0, 16, 5;
L_0x561187d48180 .functor MUXZ 5, L_0x561187d480e0, L_0x561187d47ec0, L_0x561187cffa50, C4<>;
L_0x561187d484a0 .functor MUXZ 5, L_0x561187d48180, L_0x7fdaf712e9a8, L_0x561187d44bc0, C4<>;
L_0x561187d48880 .arith/sum 32, L_0x561187d4b0e0, L_0x7fdaf712e9f0;
L_0x561187d48b30 .functor MUXZ 32, v0x561187d24960_0, v0x561187d31530_0, L_0x561187c9bc30, C4<>;
L_0x561187d48cc0 .functor MUXZ 32, L_0x561187d48b30, v0x561187d26510_0, L_0x561187d47700, C4<>;
L_0x561187d49000 .functor MUXZ 32, L_0x561187d48cc0, v0x561187d25cc0_0, L_0x561187d471d0, C4<>;
L_0x561187d49190 .functor MUXZ 32, L_0x561187d49000, L_0x561187d48880, L_0x561187d48740, C4<>;
L_0x561187d4b0e0 .arith/sum 32, v0x561187d255d0_0, L_0x7fdaf712eb10;
L_0x561187d4b2e0 .part v0x561187d31900_0, 0, 16;
L_0x561187d4b550 .concat [ 16 2 0 0], L_0x561187d4b2e0, L_0x7fdaf712eb58;
L_0x561187d4b690 .part L_0x561187d4b550, 0, 16;
L_0x561187d4b960 .concat [ 2 16 0 0], L_0x7fdaf712eba0, L_0x561187d4b690;
L_0x561187d4baa0 .part L_0x561187d4b960, 17, 1;
L_0x561187d4bd80 .functor MUXZ 14, L_0x7fdaf712ec30, L_0x7fdaf712ebe8, L_0x561187d4baa0, C4<>;
L_0x561187d4bf10 .concat [ 18 14 0 0], L_0x561187d4b960, L_0x561187d4bd80;
S_0x561187d236f0 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x561187d03c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x561187d239c0_0 .net *"_ivl_10", 15 0, L_0x561187d4a7e0;  1 drivers
L_0x7fdaf712eac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561187d23ac0_0 .net/2u *"_ivl_14", 15 0, L_0x7fdaf712eac8;  1 drivers
v0x561187d23ba0_0 .net *"_ivl_17", 15 0, L_0x561187d4aa50;  1 drivers
v0x561187d23c60_0 .net *"_ivl_5", 0 0, L_0x561187d4a0c0;  1 drivers
v0x561187d23d40_0 .net *"_ivl_6", 15 0, L_0x561187d4a160;  1 drivers
v0x561187d23e70_0 .net *"_ivl_9", 15 0, L_0x561187d4a530;  1 drivers
v0x561187d23f50_0 .net "addr_rt", 4 0, L_0x561187d4ad80;  1 drivers
v0x561187d24030_0 .var "b_flag", 0 0;
v0x561187d240f0_0 .net "funct", 5 0, L_0x561187d4a020;  1 drivers
v0x561187d24260_0 .var "hi", 31 0;
v0x561187d24340_0 .net "instructionword", 31 0, v0x561187d31900_0;  alias, 1 drivers
v0x561187d24420_0 .var "lo", 31 0;
v0x561187d24500_0 .var "memaddroffset", 31 0;
v0x561187d245e0_0 .var "multresult", 63 0;
v0x561187d246c0_0 .net "op1", 31 0, L_0x561187d49bd0;  alias, 1 drivers
v0x561187d247a0_0 .net "op2", 31 0, L_0x561187d49d20;  alias, 1 drivers
v0x561187d24880_0 .net "opcode", 5 0, L_0x561187d49f80;  1 drivers
v0x561187d24960_0 .var "result", 31 0;
v0x561187d24a40_0 .net "shamt", 4 0, L_0x561187d4ac80;  1 drivers
v0x561187d24b20_0 .net/s "sign_op1", 31 0, L_0x561187d49bd0;  alias, 1 drivers
v0x561187d24be0_0 .net/s "sign_op2", 31 0, L_0x561187d49d20;  alias, 1 drivers
v0x561187d24cb0_0 .net "simmediatedata", 31 0, L_0x561187d4a8c0;  1 drivers
v0x561187d24d70_0 .net "simmediatedatas", 31 0, L_0x561187d4a8c0;  alias, 1 drivers
v0x561187d24e60_0 .net "uimmediatedata", 31 0, L_0x561187d4ab40;  1 drivers
v0x561187d24f20_0 .net "unsign_op1", 31 0, L_0x561187d49bd0;  alias, 1 drivers
v0x561187d24fe0_0 .net "unsign_op2", 31 0, L_0x561187d49d20;  alias, 1 drivers
v0x561187d250f0_0 .var "unsigned_result", 31 0;
E_0x561187d0c4b0/0 .event anyedge, v0x561187d24880_0, v0x561187d240f0_0, v0x561187d247a0_0, v0x561187d24a40_0;
E_0x561187d0c4b0/1 .event anyedge, v0x561187d246c0_0, v0x561187d245e0_0, v0x561187d23f50_0, v0x561187d24cb0_0;
E_0x561187d0c4b0/2 .event anyedge, v0x561187d24e60_0, v0x561187d250f0_0;
E_0x561187d0c4b0 .event/or E_0x561187d0c4b0/0, E_0x561187d0c4b0/1, E_0x561187d0c4b0/2;
L_0x561187d49f80 .part v0x561187d31900_0, 26, 6;
L_0x561187d4a020 .part v0x561187d31900_0, 0, 6;
L_0x561187d4a0c0 .part v0x561187d31900_0, 15, 1;
LS_0x561187d4a160_0_0 .concat [ 1 1 1 1], L_0x561187d4a0c0, L_0x561187d4a0c0, L_0x561187d4a0c0, L_0x561187d4a0c0;
LS_0x561187d4a160_0_4 .concat [ 1 1 1 1], L_0x561187d4a0c0, L_0x561187d4a0c0, L_0x561187d4a0c0, L_0x561187d4a0c0;
LS_0x561187d4a160_0_8 .concat [ 1 1 1 1], L_0x561187d4a0c0, L_0x561187d4a0c0, L_0x561187d4a0c0, L_0x561187d4a0c0;
LS_0x561187d4a160_0_12 .concat [ 1 1 1 1], L_0x561187d4a0c0, L_0x561187d4a0c0, L_0x561187d4a0c0, L_0x561187d4a0c0;
L_0x561187d4a160 .concat [ 4 4 4 4], LS_0x561187d4a160_0_0, LS_0x561187d4a160_0_4, LS_0x561187d4a160_0_8, LS_0x561187d4a160_0_12;
L_0x561187d4a530 .part v0x561187d31900_0, 0, 16;
L_0x561187d4a7e0 .concat [ 16 0 0 0], L_0x561187d4a530;
L_0x561187d4a8c0 .concat [ 16 16 0 0], L_0x561187d4a7e0, L_0x561187d4a160;
L_0x561187d4aa50 .part v0x561187d31900_0, 0, 16;
L_0x561187d4ab40 .concat [ 16 16 0 0], L_0x561187d4aa50, L_0x7fdaf712eac8;
L_0x561187d4ac80 .part v0x561187d31900_0, 6, 5;
L_0x561187d4ad80 .part v0x561187d31900_0, 16, 5;
S_0x561187d25320 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x561187d03c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x561187d254f0_0 .net "clk", 0 0, v0x561187d31210_0;  alias, 1 drivers
v0x561187d255d0_0 .var "curr_addr", 31 0;
v0x561187d256b0_0 .net "enable", 0 0, L_0x561187d4c3d0;  alias, 1 drivers
v0x561187d25750_0 .net "next_addr", 31 0, v0x561187d30170_0;  1 drivers
v0x561187d25830_0 .net "reset", 0 0, v0x561187d31a90_0;  alias, 1 drivers
E_0x561187d0c4f0 .event posedge, v0x561187d254f0_0;
S_0x561187d259e0 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x561187d03c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561187d25bf0_0 .net "clk", 0 0, v0x561187d31210_0;  alias, 1 drivers
v0x561187d25cc0_0 .var "data", 31 0;
v0x561187d25d80_0 .net "data_in", 31 0, v0x561187d24260_0;  alias, 1 drivers
v0x561187d25e80_0 .net "data_out", 31 0, v0x561187d25cc0_0;  alias, 1 drivers
v0x561187d25f40_0 .net "enable", 0 0, L_0x561187d4ae90;  alias, 1 drivers
v0x561187d26050_0 .net "reset", 0 0, v0x561187d31a90_0;  alias, 1 drivers
S_0x561187d261a0 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x561187d03c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561187d26400_0 .net "clk", 0 0, v0x561187d31210_0;  alias, 1 drivers
v0x561187d26510_0 .var "data", 31 0;
v0x561187d265f0_0 .net "data_in", 31 0, v0x561187d24420_0;  alias, 1 drivers
v0x561187d266c0_0 .net "data_out", 31 0, v0x561187d26510_0;  alias, 1 drivers
v0x561187d26780_0 .net "enable", 0 0, L_0x561187d4ae90;  alias, 1 drivers
v0x561187d26870_0 .net "reset", 0 0, v0x561187d31a90_0;  alias, 1 drivers
S_0x561187d269e0 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x561187d03c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x561187d48920 .functor BUFZ 32, L_0x561187d49530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561187d49990 .functor BUFZ 32, L_0x561187d497b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561187d27870_2 .array/port v0x561187d27870, 2;
L_0x561187d49aa0 .functor BUFZ 32, v0x561187d27870_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561187d26d20_0 .net *"_ivl_0", 31 0, L_0x561187d49530;  1 drivers
v0x561187d26e20_0 .net *"_ivl_10", 6 0, L_0x561187d49850;  1 drivers
L_0x7fdaf712ea80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561187d26f00_0 .net *"_ivl_13", 1 0, L_0x7fdaf712ea80;  1 drivers
v0x561187d26fc0_0 .net *"_ivl_2", 6 0, L_0x561187d495d0;  1 drivers
L_0x7fdaf712ea38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561187d270a0_0 .net *"_ivl_5", 1 0, L_0x7fdaf712ea38;  1 drivers
v0x561187d271d0_0 .net *"_ivl_8", 31 0, L_0x561187d497b0;  1 drivers
v0x561187d272b0_0 .net "r_clk", 0 0, v0x561187d31210_0;  alias, 1 drivers
v0x561187d27350_0 .net "r_clk_enable", 0 0, v0x561187d312b0_0;  alias, 1 drivers
v0x561187d27410_0 .net "read_data1", 31 0, L_0x561187d48920;  alias, 1 drivers
v0x561187d274f0_0 .net "read_data2", 31 0, L_0x561187d49990;  alias, 1 drivers
v0x561187d275d0_0 .net "read_reg1", 4 0, L_0x561187d47b70;  alias, 1 drivers
v0x561187d276b0_0 .net "read_reg2", 4 0, L_0x561187d47dd0;  alias, 1 drivers
v0x561187d27790_0 .net "register_v0", 31 0, L_0x561187d49aa0;  alias, 1 drivers
v0x561187d27870 .array "registers", 0 31, 31 0;
v0x561187d27e40_0 .net "reset", 0 0, v0x561187d31a90_0;  alias, 1 drivers
v0x561187d27ee0_0 .net "write_control", 0 0, L_0x561187d48630;  alias, 1 drivers
v0x561187d27fa0_0 .net "write_data", 31 0, L_0x561187d49190;  alias, 1 drivers
v0x561187d28190_0 .net "write_reg", 4 0, L_0x561187d484a0;  alias, 1 drivers
L_0x561187d49530 .array/port v0x561187d27870, L_0x561187d495d0;
L_0x561187d495d0 .concat [ 5 2 0 0], L_0x561187d47b70, L_0x7fdaf712ea38;
L_0x561187d497b0 .array/port v0x561187d27870, L_0x561187d49850;
L_0x561187d49850 .concat [ 5 2 0 0], L_0x561187d47dd0, L_0x7fdaf712ea80;
    .scope S_0x561187cf17c0;
T_0 ;
    %wait E_0x561187c659a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
    %load/vec4 v0x561187d217c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x561187d210c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x561187d21b20_0;
    %ix/getv 4, v0x561187d21980_0;
    %shiftl 4;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x561187d21b20_0;
    %ix/getv 4, v0x561187d21980_0;
    %shiftr 4;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x561187d21b20_0;
    %ix/getv 4, v0x561187d21980_0;
    %shiftr/s 4;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x561187d21b20_0;
    %load/vec4 v0x561187d21e00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x561187d21b20_0;
    %load/vec4 v0x561187d21e00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x561187d21b20_0;
    %load/vec4 v0x561187d21e00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x561187d21a60_0;
    %pad/s 64;
    %load/vec4 v0x561187d21b20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x561187d21520_0, 0, 64;
    %load/vec4 v0x561187d21520_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561187d211a0_0, 0, 32;
    %load/vec4 v0x561187d21520_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561187d21360_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x561187d21e00_0;
    %pad/u 64;
    %load/vec4 v0x561187d21ec0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x561187d21520_0, 0, 64;
    %load/vec4 v0x561187d21520_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561187d211a0_0, 0, 32;
    %load/vec4 v0x561187d21520_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561187d21360_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21b20_0;
    %mod/s;
    %store/vec4 v0x561187d211a0_0, 0, 32;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21b20_0;
    %div/s;
    %store/vec4 v0x561187d21360_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21ec0_0;
    %mod;
    %store/vec4 v0x561187d211a0_0, 0, 32;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21ec0_0;
    %div;
    %store/vec4 v0x561187d21360_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x561187d21600_0;
    %store/vec4 v0x561187d211a0_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x561187d21600_0;
    %store/vec4 v0x561187d21360_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21b20_0;
    %add;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21ec0_0;
    %add;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21ec0_0;
    %sub;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21ec0_0;
    %and;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21ec0_0;
    %or;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21ec0_0;
    %xor;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21ec0_0;
    %or;
    %inv;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21b20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21ec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x561187d20f20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x561187d21a60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x561187d21a60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x561187d21a60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x561187d21a60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21b20_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d216e0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x561187d21a60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x561187d21a60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d21000_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21c80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21d40_0;
    %and;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21d40_0;
    %or;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x561187d21e00_0;
    %load/vec4 v0x561187d21d40_0;
    %xor;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x561187d21d40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561187d21fd0_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21440_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21440_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21440_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21440_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21440_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21440_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21440_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x561187d21a60_0;
    %load/vec4 v0x561187d21bc0_0;
    %add;
    %store/vec4 v0x561187d21440_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x561187d21fd0_0;
    %store/vec4 v0x561187d218a0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561187d03fe0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x561187d228b0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x561187d22a80_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561187d22b40_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x561187d22420_0, 0, 16;
    %load/vec4 v0x561187d228b0_0;
    %load/vec4 v0x561187d22a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561187d22b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561187d22420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561187d224e0_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x561187d224e0_0 {0 0 0};
    %load/vec4 v0x561187d224e0_0;
    %store/vec4 v0x561187d225c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x561187d22750_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x561187d227f0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x561187d22990_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x561187d22c20_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x561187d222c0_0, 0, 6;
    %load/vec4 v0x561187d22c20_0;
    %load/vec4 v0x561187d222c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561187d225c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561187d22a80_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x561187d22b40_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x561187d22990_0 {0 0 0};
    %load/vec4 v0x561187d22990_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x561187d22380_0;
    %load/vec4 v0x561187d22680_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x561187d22200_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x561187d269e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561187d27870, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x561187d269e0;
T_3 ;
    %wait E_0x561187d0c4f0;
    %load/vec4 v0x561187d27e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561187d27350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561187d27ee0_0;
    %load/vec4 v0x561187d28190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x561187d27fa0_0;
    %load/vec4 v0x561187d28190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561187d27870, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561187d236f0;
T_4 ;
    %wait E_0x561187d0c4b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
    %load/vec4 v0x561187d24880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x561187d240f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x561187d24be0_0;
    %ix/getv 4, v0x561187d24a40_0;
    %shiftl 4;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x561187d24be0_0;
    %ix/getv 4, v0x561187d24a40_0;
    %shiftr 4;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x561187d24be0_0;
    %ix/getv 4, v0x561187d24a40_0;
    %shiftr/s 4;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x561187d24be0_0;
    %load/vec4 v0x561187d24f20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x561187d24be0_0;
    %load/vec4 v0x561187d24f20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x561187d24be0_0;
    %load/vec4 v0x561187d24f20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x561187d24b20_0;
    %pad/s 64;
    %load/vec4 v0x561187d24be0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x561187d245e0_0, 0, 64;
    %load/vec4 v0x561187d245e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561187d24260_0, 0, 32;
    %load/vec4 v0x561187d245e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561187d24420_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x561187d24f20_0;
    %pad/u 64;
    %load/vec4 v0x561187d24fe0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x561187d245e0_0, 0, 64;
    %load/vec4 v0x561187d245e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561187d24260_0, 0, 32;
    %load/vec4 v0x561187d245e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561187d24420_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24be0_0;
    %mod/s;
    %store/vec4 v0x561187d24260_0, 0, 32;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24be0_0;
    %div/s;
    %store/vec4 v0x561187d24420_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24fe0_0;
    %mod;
    %store/vec4 v0x561187d24260_0, 0, 32;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24fe0_0;
    %div;
    %store/vec4 v0x561187d24420_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x561187d246c0_0;
    %store/vec4 v0x561187d24260_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x561187d246c0_0;
    %store/vec4 v0x561187d24420_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24be0_0;
    %add;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24fe0_0;
    %add;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24fe0_0;
    %sub;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24fe0_0;
    %and;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24fe0_0;
    %or;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24fe0_0;
    %xor;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24fe0_0;
    %or;
    %inv;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24be0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24fe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x561187d23f50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x561187d24b20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x561187d24b20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x561187d24b20_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x561187d24b20_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24be0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d247a0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x561187d24b20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x561187d24b20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d24030_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24d70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24e60_0;
    %and;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24e60_0;
    %or;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x561187d24f20_0;
    %load/vec4 v0x561187d24e60_0;
    %xor;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x561187d24e60_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561187d250f0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d24500_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d24500_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d24500_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d24500_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d24500_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d24500_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d24500_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x561187d24b20_0;
    %load/vec4 v0x561187d24cb0_0;
    %add;
    %store/vec4 v0x561187d24500_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x561187d250f0_0;
    %store/vec4 v0x561187d24960_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561187d261a0;
T_5 ;
    %wait E_0x561187d0c4f0;
    %load/vec4 v0x561187d26870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561187d26510_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561187d26780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x561187d265f0_0;
    %assign/vec4 v0x561187d26510_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561187d259e0;
T_6 ;
    %wait E_0x561187d0c4f0;
    %load/vec4 v0x561187d26050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561187d25cc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x561187d25f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x561187d25d80_0;
    %assign/vec4 v0x561187d25cc0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561187d25320;
T_7 ;
    %wait E_0x561187d0c4f0;
    %load/vec4 v0x561187d25830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x561187d255d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561187d256b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x561187d25750_0;
    %assign/vec4 v0x561187d255d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561187d03c10;
T_8 ;
    %wait E_0x561187d0c4f0;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x561187d30bd0_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x561187d2ed60_0, v0x561187d2dc60_0, v0x561187d307b0_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x561187d304a0_0, v0x561187d30640_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x561187d303d0_0, v0x561187d30570_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x561187d30870_0, v0x561187d30d00_0, v0x561187d30a30_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x561187d300b0_0, v0x561187d30e70_0, v0x561187d30dd0_0, v0x561187d2f1c0_0, v0x561187d2ea30_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h", v0x561187d2e380_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x561187d03c10;
T_9 ;
    %wait E_0x561187c66a50;
    %load/vec4 v0x561187d2df60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x561187d2e470_0;
    %load/vec4 v0x561187d2e0c0_0;
    %add;
    %store/vec4 v0x561187d30170_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561187d2ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x561187d2e470_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561187d2ed60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x561187d30170_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x561187d2eec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x561187d303d0_0;
    %store/vec4 v0x561187d30170_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x561187d2e470_0;
    %store/vec4 v0x561187d30170_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561187d03c10;
T_10 ;
    %wait E_0x561187d0c4f0;
    %load/vec4 v0x561187d30bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d2e2e0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561187d2e380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x561187d2e2e0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561187cf1390;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d31210_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x561187d31210_0;
    %inv;
    %store/vec4 v0x561187d31210_0, 0, 1;
    %delay 1, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x561187cf1390;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d31a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561187d312b0_0, 0, 1;
    %wait E_0x561187d0c4f0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561187d31a90_0, 0, 1;
    %wait E_0x561187d0c4f0;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x561187d31900_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x561187d31530_0, 0, 32;
    %wait E_0x561187d0c4f0;
    %delay 1, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x561187d31900_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x561187d31530_0, 0, 32;
    %wait E_0x561187d0c4f0;
    %delay 1, 0;
    %pushi/vec4 2890334308, 0, 32;
    %store/vec4 v0x561187d31900_0, 0, 32;
    %wait E_0x561187d0c4f0;
    %delay 1, 0;
    %vpi_call/w 7 64 "$display", v0x561187d319a0_0 {0 0 0};
    %load/vec4 v0x561187d31600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 7 66 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_12.1 ;
    %load/vec4 v0x561187d31440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 67 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x561187d313a0_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 68 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x561187d313a0_0 {0 0 0};
T_12.5 ;
    %load/vec4 v0x561187d316d0_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 7 69 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x561187d316d0_0 {0 0 0};
T_12.7 ;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
