[centos@ip-172-31-19-96 hello_world]$ make clean
rm -rf ./hello_world /{*sw_emu*,*hw_emu*}
rm -rf profile_* TempConfig system_estimate.xtxt *.rpt *.csv
rm -rf src/*.ll *v++* .Xil emconfig.json dltmp* xmltmp* *.log *.jou *.wcfg *.wdb
[centos@ip-172-31-19-96 hello_world]$ make TARGET=hw DEVICE=$AWS_PLATFORM all
utils.mk:23: WARNING: DEVICE is deprecated in make command. Please use PLATFORM instead
g++ -o hello_world /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/common/includes/xcl2/xcl2.cpp src/host.cpp -I/opt/xilinx/xrt/include -I/opt/Xilinx/Vivado/2021.2/include -Wall -O0 -g -std=c++1y -I/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/common/includes/xcl2 -fmessage-length=0 -L/opt/xilinx/xrt/lib -lOpenCL -pthread -lrt -lstdc++
mkdir -p ./_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3
v++ -t hw --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --save-temps  -c -k vadd --temp_dir ./_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3  -I'src' -o'_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xo' 'src/vadd.cpp'
Option Map File Used: '/opt/Xilinx/Vitis/2021.2/data/vitis/vpp/optMap.xml'

****** v++ v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
        Reports: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/vadd
        Log files: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/logs/vadd
Running Dispatch Server on port: 45333
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xo.compile_summary, at Tue Nov 21 13:09:10 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Nov 21 13:09:10 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/vadd/v++_compile_vadd_guidance.html', at Tue Nov 21 13:09:11 2023
INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm' has been explicitly enabled for this release with an extended warranty.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_3
INFO: [v++ 60-242] Creating kernel: 'vadd'

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd/vadd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mem_rd'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [v++ 204-61] Pipelining loop 'mem_rd'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [v++ 204-61] Pipelining loop 'execute'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'execute'
INFO: [v++ 204-61] Pipelining loop 'mem_wr'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_wr'
INFO: [v++ 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/vadd/system_estimate_vadd.xtxt
INFO: [v++ 60-586] Created _x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command.
    vitis_analyzer /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xo.compile_summary
INFO: [v++ 60-791] Total elapsed time: 0h 0m 39s
INFO: [v++ 60-1653] Closing dispatch client.
mkdir -p ./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3
v++ -t hw --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --save-temps  -l  --temp_dir ./_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3 -o'./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.xclbin' _x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xo
Option Map File Used: '/opt/Xilinx/Vitis/2021.2/data/vitis/vpp/optMap.xml'

****** v++ v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-897] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.routingContainmentAreaExpansion=true
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:bitstream.enablePR=4123
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:physynth.ultraRAMOptOutput=false
INFO: [v++ 60-897] Reading --xp value from platform: vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
WARNING: [v++ 60-642] Invalid or deprecated parameter name: compiler.lockFlowCritSlackThreshold
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
        Reports: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link
        Log files: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/logs/link
Running Dispatch Server on port: 35092
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.xclbin.link_summary, at Tue Nov 21 13:09:52 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Nov 21 13:09:52 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link/v++_link_vadd.link_guidance.html', at Tue Nov 21 13:09:53 2023
INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm' has been explicitly enabled for this release with an extended warranty.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [13:09:56] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xo -keep --xpfm /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --target hw --output_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int --temp_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Nov 21 13:09:58 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [13:09:58] build_xd_ip_db started: /opt/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/hw.hpfm -clkid 0 -ip /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [13:10:04] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 56952 ; free virtual = 72608
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [13:10:04] cfgen started: /opt/Xilinx/Vitis/2021.2/bin/cfgen -dmclkid 0 -r /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs:
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.in1 to DDR[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.out to DDR[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument vadd_1.in2 to DDR[0]
INFO: [SYSTEM_LINK 82-37] [13:10:06] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 56951 ; free virtual = 72607
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [13:10:06] cf2bd started: /opt/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/_sysl/.xsd --temp_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link --output_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int --target_bd cl.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd cl.bd -dn dr -dp /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [13:10:08] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 56945 ; free virtual = 72605
INFO: [v++ 60-1441] [13:10:08] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2167.652 ; gain = 0.000 ; free physical = 56995 ; free virtual = 72656
INFO: [v++ 60-1443] [13:10:08] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/sdsl.dat -rtd /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/cf2sw.rtd -nofilter /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/cf2sw_full.rtd -xclbin /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xclbin_orig.xml -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link
INFO: [v++ 60-1441] [13:10:09] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.652 ; gain = 0.000 ; free physical = 56994 ; free virtual = 72655
INFO: [v++ 60-1443] [13:10:09] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link
INFO: [v++ 60-1441] [13:10:10] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2167.652 ; gain = 0.000 ; free physical = 56990 ; free virtual = 72651
INFO: [v++ 60-1443] [13:10:10] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --remote_ip_cache /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/.ipcache -s --output_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int --log_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/logs/link --report_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link --config /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vplConfig.ini -k /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link --no-info --iprepo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link/vpl.pb /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/kernel_info.dat'.
WARNING: [VPL 60-642] Invalid or deprecated parameter name: compiler.lockFlowCritSlackThreshold
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/hw_platform
[13:10:24] Run vpl: Step create_project: Started
Creating Vivado project.
[13:10:28] Run vpl: Step create_project: Completed
[13:10:28] Run vpl: Step create_bd: Started
[13:11:09] Run vpl: Step create_bd: Completed
[13:11:09] Run vpl: Step update_bd: Started
[13:11:10] Run vpl: Step update_bd: Completed
[13:11:10] Run vpl: Step generate_target: Started
[13:12:25] Run vpl: Step generate_target: RUNNING...
[13:12:48] Run vpl: Step generate_target: Completed
[13:12:48] Run vpl: Step config_hw_runs: Started
[13:12:52] Run vpl: Step config_hw_runs: Completed
[13:12:52] Run vpl: Step synth: Started
[13:13:23] Block-level synthesis in progress, 0 of 41 jobs complete, 4 jobs running.
[13:13:53] Block-level synthesis in progress, 0 of 41 jobs complete, 4 jobs running.
[13:14:23] Block-level synthesis in progress, 4 of 41 jobs complete, 4 jobs running.
[13:14:53] Block-level synthesis in progress, 4 of 41 jobs complete, 4 jobs running.
[13:15:23] Block-level synthesis in progress, 7 of 41 jobs complete, 4 jobs running.
[13:15:53] Block-level synthesis in progress, 8 of 41 jobs complete, 4 jobs running.
[13:16:23] Block-level synthesis in progress, 11 of 41 jobs complete, 4 jobs running.
[13:16:54] Block-level synthesis in progress, 12 of 41 jobs complete, 4 jobs running.
[13:17:24] Block-level synthesis in progress, 15 of 41 jobs complete, 2 jobs running.
[13:17:54] Block-level synthesis in progress, 16 of 41 jobs complete, 4 jobs running.
[13:18:24] Block-level synthesis in progress, 18 of 41 jobs complete, 3 jobs running.
[13:18:54] Block-level synthesis in progress, 19 of 41 jobs complete, 4 jobs running.
[13:19:24] Block-level synthesis in progress, 22 of 41 jobs complete, 4 jobs running.
[13:19:55] Block-level synthesis in progress, 23 of 41 jobs complete, 3 jobs running.
[13:20:25] Block-level synthesis in progress, 26 of 41 jobs complete, 3 jobs running.
[13:20:55] Block-level synthesis in progress, 27 of 41 jobs complete, 3 jobs running.
[13:21:25] Block-level synthesis in progress, 30 of 41 jobs complete, 4 jobs running.
[13:21:55] Block-level synthesis in progress, 31 of 41 jobs complete, 3 jobs running.
[13:22:25] Block-level synthesis in progress, 33 of 41 jobs complete, 4 jobs running.
[13:22:56] Block-level synthesis in progress, 33 of 41 jobs complete, 4 jobs running.
[13:23:26] Block-level synthesis in progress, 35 of 41 jobs complete, 4 jobs running.
[13:23:56] Block-level synthesis in progress, 37 of 41 jobs complete, 3 jobs running.
[13:24:26] Block-level synthesis in progress, 39 of 41 jobs complete, 2 jobs running.
[13:24:56] Top-level synthesis in progress.
[13:25:27] Top-level synthesis in progress.
[13:25:41] Run vpl: Step synth: Completed
[13:25:41] Run vpl: Step impl: Started
[13:31:43] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 21m 31s

[13:31:43] Starting logic optimization..
[13:33:14] Phase 1 Retarget
[13:33:14] Phase 2 Constant propagation
[13:33:44] Phase 3 Sweep
[13:34:14] Phase 4 BUFG optimization
[13:34:14] Phase 5 Shift Register Optimization
[13:34:14] Phase 6 Post Processing Netlist
[13:36:45] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 02s

[13:36:45] Starting logic placement..
[13:37:45] Phase 1 Placer Initialization
[13:37:45] Phase 1.1 Placer Initialization Netlist Sorting
[13:39:16] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[13:39:46] Phase 1.3 Build Placer Netlist Model
[13:41:47] Phase 1.4 Constrain Clocks/Macros
[13:41:47] Phase 2 Global Placement
[13:41:47] Phase 2.1 Floorplanning
[13:42:17] Phase 2.1.1 Partition Driven Placement
[13:42:17] Phase 2.1.1.1 PBP: Partition Driven Placement
[13:42:48] Phase 2.1.1.2 PBP: Clock Region Placement
[13:43:48] Phase 2.1.1.3 PBP: Compute Congestion
[13:44:18] Phase 2.1.1.4 PBP: UpdateTiming
[13:44:48] Phase 2.1.1.5 PBP: Add part constraints
[13:44:48] Phase 2.2 Physical Synthesis After Floorplan
[13:44:48] Phase 2.3 Update Timing before SLR Path Opt
[13:44:48] Phase 2.4 Post-Processing in Floorplanning
[13:44:48] Phase 2.5 Global Placement Core
[13:52:53] Phase 2.5.1 Physical Synthesis In Placer
[13:54:23] Phase 3 Detail Placement
[13:54:23] Phase 3.1 Commit Multi Column Macros
[13:54:23] Phase 3.2 Commit Most Macros & LUTRAMs
[13:54:54] Phase 3.3 Small Shape DP
[13:54:54] Phase 3.3.1 Small Shape Clustering
[13:55:24] Phase 3.3.2 Flow Legalize Slice Clusters
[13:55:24] Phase 3.3.3 Slice Area Swap
[13:55:54] Phase 3.4 Place Remaining
[13:55:54] Phase 3.5 Re-assign LUT pins
[13:55:54] Phase 3.6 Pipeline Register Optimization
[13:55:54] Phase 3.7 Fast Optimization
[13:56:25] Phase 4 Post Placement Optimization and Clean-Up
[13:56:25] Phase 4.1 Post Commit Optimization
[13:57:55] Phase 4.1.1 Post Placement Optimization
[13:57:55] Phase 4.1.1.1 BUFG Insertion
[13:57:55] Phase 1 Physical Synthesis Initialization
[13:58:26] Phase 4.1.1.2 BUFG Replication
[13:58:26] Phase 4.1.1.3 Post Placement Timing Optimization
[13:58:56] Phase 4.1.1.4 Replication
[13:59:56] Phase 4.2 Post Placement Cleanup
[14:00:27] Phase 4.3 Placer Reporting
[14:00:27] Phase 4.3.1 Print Estimated Congestion
[14:00:27] Phase 4.4 Final Placement Cleanup
[14:02:58] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 26m 12s

[14:02:58] Starting logic routing..
[14:03:58] Phase 1 Build RT Design
[14:05:29] Phase 2 Router Initialization
[14:05:59] Phase 2.1 Fix Topology Constraints
[14:05:59] Phase 2.2 Pre Route Cleanup
[14:05:59] Phase 2.3 Global Clock Net Routing
[14:14:33] Phase 2.4 Update Timing
[14:16:04] Phase 2.5 Update Timing for Bus Skew
[14:16:04] Phase 2.5.1 Update Timing
[14:16:34] Phase 3 Initial Routing
[14:16:34] Phase 3.1 Global Routing
[14:17:34] Phase 4 Rip-up And Reroute
[14:17:34] Phase 4.1 Global Iteration 0
[14:21:37] Phase 4.2 Global Iteration 1
[14:23:07] Phase 5 Delay and Skew Optimization
[14:23:07] Phase 5.1 Delay CleanUp
[14:23:07] Phase 5.1.1 Update Timing
[14:24:08] Phase 5.2 Clock Skew Optimization
[14:24:08] Phase 6 Post Hold Fix
[14:24:08] Phase 6.1 Hold Fix Iter
[14:24:08] Phase 6.1.1 Update Timing
[14:25:08] Phase 7 Leaf Clock Prog Delay Opt
[14:25:39] Phase 8 Route finalize
[14:26:09] Phase 9 Verifying routed nets
[14:26:09] Phase 10 Depositing Routes
[14:26:39] Phase 11 Resolve XTalk
[14:26:39] Phase 12 Post Router Timing
[14:26:39] Phase 12.1 Update Timing
[14:27:40] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 24m 41s

[14:27:40] Starting bitstream generation..
[14:33:47] Run vpl: Step impl: Completed
[14:33:48] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [14:33:48] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:37 ; elapsed = 01:23:38 . Memory (MB): peak = 2167.652 ; gain = 0.000 ; free physical = 55267 ; free virtual = 72567
INFO: [v++ 60-1443] [14:33:48] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link
WARNING: [v++ 60-990] _new_clk_freq contains more clocks than we expect, check Platform
INFO: [v++ 60-991] clock name 'clk_main_a0' (clock ID '2') is being mapped to clock name 'clk_main_a0' in the xclbin
INFO: [v++ 60-991] clock name 'clk_extra_b0' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
WARNING: [v++ 60-990] _new_clk_freq contains more clocks than we expect, check Platform
INFO: [v++ 60-991] clock name 'clk_extra_a1' (clock ID '3') is being mapped to clock name 'clk_extra_a1' in the xclbin
INFO: [v++ 60-991] clock name 'clk_extra_c0' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_main_a0' (clock ID '') is being mapped to clock name 'clk_main_a0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_main_a0 = 250, Unused (UNUSED) clock: clk_main_a0 = 250, Kernel (DATA) clock: clk_extra_b0 = 250, Unused (UNUSED) clock: clk_extra_a1 = 125, Kernel (KERNEL) clock: clk_extra_c0 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/address_map.xml -sdsl /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/sdsl.dat -xclbin /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xclbin_orig.xml -rtd /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vadd.link.rtd -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vadd.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [14:33:49] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.652 ; gain = 0.000 ; free physical = 55267 ; free virtual = 72569
INFO: [v++ 60-1443] [14:33:49] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/routed.dcp --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vadd.link.rtd --append-section :JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vadd.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vadd.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vadd.link.xml --add-section SYSTEM_METADATA:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_3 --output /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link
XRT Build Version: 2.12.0 (2021.2)
       Build Date: 2022-01-11 19:12:26
          Hash ID: 723d9e7abbe3a2c374682dbb1a59c47f230f3ee2
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 202172173 bytes
Format : RAW
File   : '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/routed.dcp'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 682 bytes
Format : JSON
File   : '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vadd.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2500 bytes
Format : JSON
File   : '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vadd.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8218 bytes
Format : RAW
File   : '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vadd.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9177 bytes
Format : RAW
File   : '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'
Successfully wrote (202202333 bytes) to the output file: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [14:33:50] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2167.652 ; gain = 0.000 ; free physical = 55070 ; free virtual = 72564
INFO: [v++ 60-1443] [14:33:50] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.xclbin.info --input /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link
INFO: [v++ 60-1441] [14:33:51] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.652 ; gain = 0.000 ; free physical = 55069 ; free virtual = 72563
INFO: [v++ 60-1443] [14:33:51] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line:
INFO: [v++ 60-1454] Run Directory: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link
INFO: [v++ 60-1441] [14:33:51] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.652 ; gain = 0.000 ; free physical = 55069 ; free virtual = 72563
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link/system_estimate_vadd.link.xtxt
INFO: [v++ 60-586] Created /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.ltx
INFO: [v++ 60-586] Created ./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
        Guidance: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link/v++_link_vadd.link_guidance.html
        Timing Report: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
        Vivado Log: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/logs/link/vivado.log
        Steps Log File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command.
    vitis_analyzer /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.xclbin.link_summary
INFO: [v++ 60-791] Total elapsed time: 1h 24m 10s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -p ./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.link.xclbin -t hw --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --package.out_dir ./package.hw -o ./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xclbin
Option Map File Used: '/opt/Xilinx/Vitis/2021.2/data/vitis/vpp/optMap.xml'

****** v++ v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
        Reports: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x/reports/package
        Log files: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x/logs/package
Running Dispatch Server on port: 38180
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xclbin.package_summary, at Tue Nov 21 14:34:04 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Nov 21 14:34:04 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/_x/reports/package/v++_package_vadd_guidance.html', at Tue Nov 21 14:34:05 2023
INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm' has been explicitly enabled for this release with an extended warranty.
INFO: [v++ 60-2256] Packaging for hardware
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/./build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command.
    vitis_analyzer /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/hello_world/build_dir.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/vadd.xclbin.package_summary
INFO: [v++ 60-791] Total elapsed time: 0h 0m 21s
INFO: [v++ 60-1653] Closing dispatch client.
emconfigutil --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --od ./_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3

****** configutil v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xsa'
INFO: [ConfigUtil 60-1032] Extracting hardware platform to ./_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3
emulation configuration file `emconfig.json` is created in ./_x.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3 directory
[centos@ip-172-31-19-96 hello_world]$