// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2025 Amlogic, Inc. All rights reserved.
 */

#include <drm/drmP.h>
#include <uapi/drm/drm_mode.h>
#include <uapi/amlogic/amvecm_ext.h>
#include <linux/amlogic/media/utils/amstream.h>
#include <linux/amlogic/media/amvecm/amvecm.h>
#include "arch/ve_regs.h"
#include "arch/vpp_regs.h"
#include "reg_helper.h"
#include "amve.h"

void amvecm_drm_init(u32 index)
{
#ifndef CONFIG_AMLOGIC_ZAPPER_CUT
	if (chip_type_id != chip_t3x &&
		get_cpu_type() != MESON_CPU_MAJOR_ID_T5 &&
		get_cpu_type() != MESON_CPU_MAJOR_ID_T5D)
		amvecm_gamma_init(1);
#endif
}
EXPORT_SYMBOL(amvecm_drm_init);

/*gamam size*/
int amvecm_drm_get_gamma_size(u32 index)
{
	return GAMMA_SIZE;
}
EXPORT_SYMBOL(amvecm_drm_get_gamma_size);

/*get gamma table*/
int amvecm_drm_gamma_get(u32 index, u16 *red, u16 *green, u16 *blue)
{
#ifndef CONFIG_AMLOGIC_ZAPPER_CUT
	int i = 0;

	for (i = 0; i < GAMMA_SIZE; i++) {
		red[i] = video_gamma_table_r.data[i] << 6;
		green[i] = video_gamma_table_g.data[i] << 6;
		blue[i] = video_gamma_table_b.data[i] << 6;
	}
#endif
	return 0;
}
EXPORT_SYMBOL(amvecm_drm_gamma_get);

/*set gamma table*/
int amvecm_drm_gamma_set(u32 index, struct drm_color_lut *lut, int lut_size)
{
#ifndef CONFIG_AMLOGIC_ZAPPER_CUT
	int i = 0;

	if (lut_size != GAMMA_SIZE) {
		pr_info("AMGAMMA_DRM: %s: lutsize is unsuitable\n", __func__);
		return -1;
	}

	for (i = 0; i < GAMMA_SIZE; i++) {
		video_gamma_table_r.data[i] = ((lut[i].red >> 6) & 0x3ff);
		video_gamma_table_g.data[i] = ((lut[i].green >> 6) & 0x3ff);
		video_gamma_table_b.data[i] = ((lut[i].blue >> 6) & 0x3ff);
	}

	vecm_latch_flag |= FLAG_GAMMA_TABLE_R;
	vecm_latch_flag |= FLAG_GAMMA_TABLE_G;
	vecm_latch_flag |= FLAG_GAMMA_TABLE_B;
#endif

	return 0;
}
EXPORT_SYMBOL(amvecm_drm_gamma_set);

/*gamma enable*/
int amvecm_drm_gamma_enable(u32 index)
{
#ifndef CONFIG_AMLOGIC_ZAPPER_CUT
	vecm_latch_flag |= FLAG_GAMMA_TABLE_EN;
#endif
	return 0;
}
EXPORT_SYMBOL(amvecm_drm_gamma_enable);

/*gamma disable*/
int amvecm_drm_gamma_disable(u32 index)
{
#ifndef CONFIG_AMLOGIC_ZAPPER_CUT
	vecm_latch_flag |= FLAG_GAMMA_TABLE_DIS;
#endif
	return 0;
}
EXPORT_SYMBOL(amvecm_drm_gamma_disable);

int am_meson_ctm_set(u32 index, struct drm_color_ctm *ctm)
{
	s64 m[9];
	int i, j;

	for (i = 0; i < 9; i++) {
		m[i] = ctm->matrix[i];
		// DRM uses signed 32.32 fixed point while Meson expects signed
		// 3.10 fixed point. The following operations are performed to
		// transform the numbers:
		// - shift the sign bit from bit 63 to bit 12,
		// - shift the 2 integer bits from from starting bit 21 to 10,
		// - shift the fractional part and take the 10 significant bits.
		m[i] = ((m[i] >> 51) & 0x1000) | ((m[i] >> 22) & 0xfff);
	}

	for (i = 0; i < 3; i++)
		for (j = 0; j < 3; j++)
			mtx_info.mtx_coef.matrix_coef[i][j] = m[3 * i + j];

	mtx_info.mtx_sel = POST_MTX;
	mtx_info.mtx_coef.pre_offset[0] = 0;
	mtx_info.mtx_coef.pre_offset[1] = 0;
	mtx_info.mtx_coef.pre_offset[2] = 0;
	mtx_info.mtx_coef.post_offset[0] = 0;
	mtx_info.mtx_coef.post_offset[1] = 0;
	mtx_info.mtx_coef.post_offset[2] = 0;
	mtx_info.mtx_coef.en = 1;
	vecm_latch_flag2 |= VPP_MARTIX_UPDATE;

	return 0;
}
EXPORT_SYMBOL(am_meson_ctm_set);

int am_meson_ctm_disable(void)
{
	mtx_info.mtx_sel = POST_MTX;
	mtx_info.mtx_coef.en = 0;
	vecm_latch_flag2 |= VPP_MARTIX_UPDATE;

	return 0;
}
EXPORT_SYMBOL(am_meson_ctm_disable);
