Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb 22 23:13:54 2020
| Host         : tongplw running 64-bit major release  (build 9200)
| Command      : report_drc -file system3_drc_opted.rpt -pb system3_drc_opted.pb -rpx system3_drc_opted.rpx
| Design       : system3
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT fdivTarget/mode[1]_i_2 is driving clock pin of 10 cells. This could lead to large hold time violations. Involved cells are:
mode_reg[0], mode_reg[1], num0_reg[0], num0_reg[1], num0_reg[2], num0_reg[3], num1_reg[0], num1_reg[1], num1_reg[2], num1_reg[3]
Related violations: <none>


