#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat May  5 12:04:00 2018
# Process ID: 8280
# Current directory: f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_v1_0_project/gtx3g_bert_v1_0_project.runs/synth_1
# Command line: vivado.exe -log gtx3g_exdes.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtx3g_exdes.tcl
# Log file: f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_v1_0_project/gtx3g_bert_v1_0_project.runs/synth_1/gtx3g_exdes.vds
# Journal file: f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_v1_0_project/gtx3g_bert_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source gtx3g_exdes.tcl -notrace
