
*** Running vivado
    with args -log system_ip_accel_app_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ip_accel_app_0_0.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_ip_accel_app_0_0.tcl -notrace
Command: synth_design -top system_ip_accel_app_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 444.164 ; gain = 95.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_ip_accel_app_0_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/synth/system_ip_accel_app_0_0.vhd:81]
INFO: [Synth 8-3491] module 'ip_accel_app' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app.vhd:12' bound to instance 'U0' of component 'ip_accel_app' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/synth/system_ip_accel_app_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app.vhd:37]
INFO: [Synth 8-3491] module 'Block_proc406' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Block_proc406.vhd:12' bound to instance 'Block_proc406_U0' of component 'Block_proc406' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Block_proc406' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Block_proc406.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Block_proc406.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Block_proc406.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Block_proc406' (1#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Block_proc406.vhd:26]
INFO: [Synth 8-3491] module 'AXIvideo2xfMat' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:12' bound to instance 'AXIvideo2xfMat_U0' of component 'AXIvideo2xfMat' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app.vhd:253]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2xfMat' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:125]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_data_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:184]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (2#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (3#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_keep_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:198]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized0' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized0' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_strb_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:212]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_user_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:226]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized1' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized1' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized3' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_last_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:240]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_id_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:254]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_AXI_video_strm_V_dest_V_U' of component 'regslice_both' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2xfMat' (5#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/AXIvideo2xfMat.vhd:36]
INFO: [Synth 8-3491] module 'weed_detection' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:12' bound to instance 'weed_detection_U0' of component 'weed_detection' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app.vhd:275]
INFO: [Synth 8-638] synthesizing module 'weed_detection' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:35]
INFO: [Synth 8-3491] module 'weed_detection_entry' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_entry.vhd:12' bound to instance 'weed_detection_entry_U0' of component 'weed_detection_entry' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:800]
INFO: [Synth 8-638] synthesizing module 'weed_detection_entry' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_entry.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_entry.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_entry.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'weed_detection_entry' (6#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_entry.vhd:28]
INFO: [Synth 8-3491] module 'weed_detection_Block' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_Block.vhd:12' bound to instance 'weed_detection_Block_U0' of component 'weed_detection_Block' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:814]
INFO: [Synth 8-638] synthesizing module 'weed_detection_Block' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_Block.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_Block.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_Block.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'weed_detection_Block' (7#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_Block.vhd:28]
INFO: [Synth 8-3491] module 'duplicateMat_2451' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:12' bound to instance 'duplicateMat_2451_U0' of component 'duplicateMat_2451' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:828]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_2451' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:43]
INFO: [Synth 8-3491] module 'duplicateMat_2_Block' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Block.vhd:12' bound to instance 'duplicateMat_2_Block_U0' of component 'duplicateMat_2_Block' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:350]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_2_Block' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Block.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Block.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Block.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_2_Block' (8#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Block.vhd:41]
INFO: [Synth 8-3491] module 'duplicateMat_2_Loop_s' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_s.vhd:12' bound to instance 'duplicateMat_2_Loop_U0' of component 'duplicateMat_2_Loop_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:377]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_2_Loop_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_s.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_s.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_s.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_s.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_s.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_s.vhd:106]
INFO: [Synth 8-3491] module 'read454' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read454.vhd:12' bound to instance 'tmp_V_read454_fu_105' of component 'read454' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_s.vhd:134]
INFO: [Synth 8-638] synthesizing module 'read454' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read454.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read454.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read454.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'read454' (9#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read454.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_2_Loop_s' (10#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_s.vhd:39]
INFO: [Synth 8-3491] module 'xFDuplicate_2' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFDuplicate_2.vhd:12' bound to instance 'xFDuplicate_2_U0' of component 'xFDuplicate_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:402]
INFO: [Synth 8-638] synthesizing module 'xFDuplicate_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFDuplicate_2.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFDuplicate_2.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFDuplicate_2.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFDuplicate_2.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFDuplicate_2.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFDuplicate_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'xFDuplicate_2' (11#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFDuplicate_2.vhd:36]
INFO: [Synth 8-3491] module 'duplicateMat_2_Loop_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:12' bound to instance 'duplicateMat_2_Loop_1_U0' of component 'duplicateMat_2_Loop_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:424]
INFO: [Synth 8-638] synthesizing module 'duplicateMat_2_Loop_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:115]
INFO: [Synth 8-3491] module 'write_r' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_r.vhd:12' bound to instance 'call_ln113_write_r_fu_100' of component 'write_r' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:144]
INFO: [Synth 8-638] synthesizing module 'write_r' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_r.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_r.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_r.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'write_r' (12#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_r.vhd:29]
INFO: [Synth 8-3491] module 'write_r' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_r.vhd:12' bound to instance 'call_ln114_write_r_fu_108' of component 'write_r' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_2_Loop_1' (13#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Loop_1.vhd:42]
INFO: [Synth 8-3491] module 'fifo_w12_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A.vhd:47' bound to instance 'p_src_cols_load6_loc_1_U' of component 'fifo_w12_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:452]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w12_d2_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A.vhd:10' bound to instance 'U_fifo_w12_d2_A_shiftReg' of component 'fifo_w12_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_shiftReg' (14#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A' (15#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w11_d4_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d4_A.vhd:47' bound to instance 'p_dst1_rows_c_i_U' of component 'fifo_w11_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:465]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w11_d4_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d4_A.vhd:10' bound to instance 'U_fifo_w11_d4_A_shiftReg' of component 'fifo_w11_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d4_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d4_A_shiftReg' (16#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d4_A' (17#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d4_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w12_d4_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d4_A.vhd:47' bound to instance 'p_dst1_cols_c_i_U' of component 'fifo_w12_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d4_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w12_d4_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d4_A.vhd:10' bound to instance 'U_fifo_w12_d4_A_shiftReg' of component 'fifo_w12_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d4_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d4_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d4_A_shiftReg' (18#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d4_A' (19#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d4_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A.vhd:47' bound to instance 'src_V_V_U' of component 'fifo_w24_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:491]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w24_d2_A_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A.vhd:10' bound to instance 'U_fifo_w24_d2_A_shiftReg' of component 'fifo_w24_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_shiftReg' (20#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A' (21#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w12_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A.vhd:47' bound to instance 'p_src_cols_load6_loc_s_U' of component 'fifo_w12_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:504]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A.vhd:47' bound to instance 'dst_V_V_U' of component 'fifo_w24_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:517]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A.vhd:47' bound to instance 'dst1_V_V_U' of component 'fifo_w24_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:530]
INFO: [Synth 8-3491] module 'start_for_duplicabkb' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_duplicabkb.vhd:47' bound to instance 'start_for_duplicabkb_U' of component 'start_for_duplicabkb' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:543]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicabkb' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_duplicabkb.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_duplicabkb_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_duplicabkb.vhd:10' bound to instance 'U_start_for_duplicabkb_shiftReg' of component 'start_for_duplicabkb_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_duplicabkb.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_duplicabkb_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_duplicabkb.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicabkb_shiftReg' (22#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_duplicabkb.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_duplicabkb' (23#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_duplicabkb.vhd:66]
INFO: [Synth 8-3491] module 'start_for_xFDuplicud' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xFDuplicud.vhd:47' bound to instance 'start_for_xFDuplicud_U' of component 'start_for_xFDuplicud' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:556]
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplicud' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xFDuplicud.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_xFDuplicud_shiftReg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xFDuplicud.vhd:10' bound to instance 'U_start_for_xFDuplicud_shiftReg' of component 'start_for_xFDuplicud_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xFDuplicud.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_xFDuplicud_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xFDuplicud.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplicud_shiftReg' (24#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xFDuplicud.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xFDuplicud' (25#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xFDuplicud.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_2_Block_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:625]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_2_Loop_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:636]
INFO: [Synth 8-256] done synthesizing module 'duplicateMat_2451' (26#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2451.vhd:43]
INFO: [Synth 8-3491] module 'resizeNNBilinear' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:12' bound to instance 'resizeNNBilinear_U0' of component 'resizeNNBilinear' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:857]
INFO: [Synth 8-638] synthesizing module 'resizeNNBilinear' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:279]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'resizeNNBilinear_eOg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear_eOg.vhd:97' bound to instance 'line_buffer_0_0_V_U' of component 'resizeNNBilinear_eOg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:687]
INFO: [Synth 8-638] synthesizing module 'resizeNNBilinear_eOg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear_eOg.vhd:115]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'resizeNNBilinear_eOg_ram' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear_eOg.vhd:10' bound to instance 'resizeNNBilinear_eOg_ram_U' of component 'resizeNNBilinear_eOg_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear_eOg.vhd:132]
INFO: [Synth 8-638] synthesizing module 'resizeNNBilinear_eOg_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear_eOg.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resizeNNBilinear_eOg_ram' (27#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear_eOg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'resizeNNBilinear_eOg' (28#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear_eOg.vhd:115]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'resizeNNBilinear_eOg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear_eOg.vhd:97' bound to instance 'line_buffer_1_0_V_U' of component 'resizeNNBilinear_eOg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:704]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'resizeNNBilinear_eOg' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear_eOg.vhd:97' bound to instance 'line_buffer_2_0_V_U' of component 'resizeNNBilinear_eOg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:721]
INFO: [Synth 8-3491] module 'xfUDivResize' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfUDivResize.vhd:12' bound to instance 'grp_xfUDivResize_fu_519' of component 'xfUDivResize' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:738]
INFO: [Synth 8-638] synthesizing module 'xfUDivResize' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfUDivResize.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfUDivResize.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfUDivResize.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfUDivResize.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 44 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_udivdEe' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:199' bound to instance 'ip_accel_app_udivdEe_U53' of component 'ip_accel_app_udivdEe' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfUDivResize.vhd:115]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivdEe' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 44 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_udivdEe_div' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:102' bound to instance 'ip_accel_app_udivdEe_div_U' of component 'ip_accel_app_udivdEe_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:240]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivdEe_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:119]
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_udivdEe_div_u' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:9' bound to instance 'ip_accel_app_udivdEe_div_u_0' of component 'ip_accel_app_udivdEe_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivdEe_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:34]
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivdEe_div_u' (29#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivdEe_div' (30#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivdEe' (31#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element ap_return_preg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfUDivResize.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'xfUDivResize' (32#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfUDivResize.vhd:26]
INFO: [Synth 8-3491] module 'scaleCompute' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/scaleCompute.vhd:12' bound to instance 'grp_scaleCompute_fu_544' of component 'scaleCompute' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:750]
INFO: [Synth 8-638] synthesizing module 'scaleCompute' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/scaleCompute.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'scaleCompute' (33#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/scaleCompute.vhd:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_hbi' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:51' bound to instance 'ip_accel_app_mul_hbi_U59' of component 'ip_accel_app_mul_hbi' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:757]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_hbi' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_hbi_DSP48_0' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:6' bound to instance 'ip_accel_app_mul_hbi_DSP48_0_U' of component 'ip_accel_app_mul_hbi_DSP48_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_hbi_DSP48_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_hbi_DSP48_0' (34#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_hbi' (35#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_ibs' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:51' bound to instance 'ip_accel_app_mul_ibs_U60' of component 'ip_accel_app_mul_ibs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:772]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_ibs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_ibs_DSP48_1' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:6' bound to instance 'ip_accel_app_mul_ibs_DSP48_1_U' of component 'ip_accel_app_mul_ibs_DSP48_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_ibs_DSP48_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_ibs_DSP48_1' (36#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_ibs' (37#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_ibs' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:51' bound to instance 'ip_accel_app_mul_ibs_U61' of component 'ip_accel_app_mul_ibs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:787]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mul_ibs' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:51' bound to instance 'ip_accel_app_mul_ibs_U62' of component 'ip_accel_app_mul_ibs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:802]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_jbC' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:56' bound to instance 'ip_accel_app_mac_jbC_U63' of component 'ip_accel_app_mac_jbC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:817]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_jbC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_jbC_DSP48_2' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:9' bound to instance 'ip_accel_app_mac_jbC_DSP48_2_U' of component 'ip_accel_app_mac_jbC_DSP48_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_jbC_DSP48_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_jbC_DSP48_2' (38#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_jbC' (39#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_jbC' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:56' bound to instance 'ip_accel_app_mac_jbC_U64' of component 'ip_accel_app_mac_jbC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:834]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_jbC' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:56' bound to instance 'ip_accel_app_mac_jbC_U65' of component 'ip_accel_app_mac_jbC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:851]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_kbM' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:56' bound to instance 'ip_accel_app_mac_kbM_U66' of component 'ip_accel_app_mac_kbM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:868]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_kbM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_kbM_DSP48_3' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:9' bound to instance 'ip_accel_app_mac_kbM_DSP48_3_U' of component 'ip_accel_app_mac_kbM_DSP48_3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_kbM_DSP48_3' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_kbM_DSP48_3' (40#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_kbM' (41#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_kbM' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:56' bound to instance 'ip_accel_app_mac_kbM_U67' of component 'ip_accel_app_mac_kbM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:885]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_mac_kbM' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:56' bound to instance 'ip_accel_app_mac_kbM_U68' of component 'ip_accel_app_mac_kbM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:902]
INFO: [Synth 8-256] done synthesizing module 'resizeNNBilinear' (42#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:33]
INFO: [Synth 8-3491] module 'get_vegetation_image' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:12' bound to instance 'get_vegetation_image_U0' of component 'get_vegetation_image' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:876]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_image' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:212]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:218]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:272]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:286]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'get_vegetation_imlbW' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_imlbW.vhd:72' bound to instance 'veg_img_data_V_U' of component 'get_vegetation_imlbW' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:576]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_imlbW' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_imlbW.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'get_vegetation_imlbW_ram' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_imlbW.vhd:10' bound to instance 'get_vegetation_imlbW_ram_U' of component 'get_vegetation_imlbW_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_imlbW.vhd:101]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_imlbW_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_imlbW.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 57600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_imlbW_ram' (43#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_imlbW.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_imlbW' (44#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_imlbW.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'get_vegetation_immb6' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_immb6.vhd:72' bound to instance 'r_channel_data_V_U' of component 'get_vegetation_immb6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:590]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_immb6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_immb6.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'get_vegetation_immb6_ram' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_immb6.vhd:10' bound to instance 'get_vegetation_immb6_ram_U' of component 'get_vegetation_immb6_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_immb6.vhd:101]
INFO: [Synth 8-638] synthesizing module 'get_vegetation_immb6_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_immb6.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 57600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_immb6_ram' (45#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_immb6.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_immb6' (46#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_immb6.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'get_vegetation_immb6' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_immb6.vhd:72' bound to instance 'g_channel_data_V_U' of component 'get_vegetation_immb6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:604]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 57600 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'get_vegetation_immb6' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_immb6.vhd:72' bound to instance 'b_channel_data_V_U' of component 'get_vegetation_immb6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:618]
INFO: [Synth 8-3491] module 'extractChannel' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/extractChannel.vhd:12' bound to instance 'grp_extractChannel_fu_286' of component 'extractChannel' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:632]
INFO: [Synth 8-638] synthesizing module 'extractChannel' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/extractChannel.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/extractChannel.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/extractChannel.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/extractChannel.vhd:57]
INFO: [Synth 8-3491] module 'xfChannelExtractKern' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelExtractKern.vhd:12' bound to instance 'grp_xfChannelExtractKern_fu_28' of component 'xfChannelExtractKern' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/extractChannel.vhd:82]
INFO: [Synth 8-638] synthesizing module 'xfChannelExtractKern' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelExtractKern.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelExtractKern.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelExtractKern.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelExtractKern.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelExtractKern.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelExtractKern.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xfChannelExtractKern' (47#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelExtractKern.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'extractChannel' (48#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/extractChannel.vhd:31]
INFO: [Synth 8-3491] module 'minMaxLoc' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:12' bound to instance 'grp_minMaxLoc_fu_298' of component 'minMaxLoc' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:649]
INFO: [Synth 8-638] synthesizing module 'minMaxLoc' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'minMaxLoc' (49#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 22 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 56 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivpcA' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:227' bound to instance 'ip_accel_app_sdivpcA_U83' of component 'ip_accel_app_sdivpcA' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:662]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivpcA' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 22 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 56 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivpcA_div' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:107' bound to instance 'ip_accel_app_sdivpcA_div_U' of component 'ip_accel_app_sdivpcA_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:268]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivpcA_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:124]
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivpcA_div_u' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:9' bound to instance 'ip_accel_app_sdivpcA_div_u_0' of component 'ip_accel_app_sdivpcA_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivpcA_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:36]
	Parameter in0_WIDTH bound to: 18 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivpcA_div_u' (50#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivpcA_div' (51#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivpcA' (52#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivqcK' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:227' bound to instance 'ip_accel_app_sdivqcK_U84' of component 'ip_accel_app_sdivqcK' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:679]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivqcK' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivqcK_div' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:107' bound to instance 'ip_accel_app_sdivqcK_div_U' of component 'ip_accel_app_sdivqcK_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:268]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivqcK_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:124]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivqcK_div_u' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:9' bound to instance 'ip_accel_app_sdivqcK_div_u_0' of component 'ip_accel_app_sdivqcK_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivqcK_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:36]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivqcK_div_u' (53#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivqcK_div' (54#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivqcK' (55#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivqcK' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:227' bound to instance 'ip_accel_app_sdivqcK_U85' of component 'ip_accel_app_sdivqcK' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:696]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivqcK' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:227' bound to instance 'ip_accel_app_sdivqcK_U86' of component 'ip_accel_app_sdivqcK' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:713]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivrcU' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:227' bound to instance 'ip_accel_app_sdivrcU_U87' of component 'ip_accel_app_sdivrcU' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:730]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivrcU' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 19 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivrcU_div' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:107' bound to instance 'ip_accel_app_sdivrcU_div_U' of component 'ip_accel_app_sdivrcU_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:268]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivrcU_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:124]
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 19 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 19 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivrcU_div_u' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:9' bound to instance 'ip_accel_app_sdivrcU_div_u_0' of component 'ip_accel_app_sdivrcU_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivrcU_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:36]
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 19 - type: integer 
	Parameter out_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivrcU_div_u' (56#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivrcU_div' (57#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivrcU' (58#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivrcU' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:227' bound to instance 'ip_accel_app_sdivrcU_U88' of component 'ip_accel_app_sdivrcU' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:747]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'ip_accel_app_sdivrcU' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:227' bound to instance 'ip_accel_app_sdivrcU_U89' of component 'ip_accel_app_sdivrcU' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:764]
INFO: [Synth 8-256] done synthesizing module 'get_vegetation_image' (59#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:33]
INFO: [Synth 8-3491] module 'segment_image' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/segment_image.vhd:12' bound to instance 'segment_image_U0' of component 'segment_image' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:895]
INFO: [Synth 8-638] synthesizing module 'segment_image' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/segment_image.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/segment_image.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/segment_image.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/segment_image.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/segment_image.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/segment_image.vhd:76]
INFO: [Synth 8-3491] module 'OtsuThreshold' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:12' bound to instance 'grp_OtsuThreshold_fu_22' of component 'OtsuThreshold' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/segment_image.vhd:116]
INFO: [Synth 8-638] synthesizing module 'OtsuThreshold' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:72]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'xFHistogramKernelsc4' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFHistogramKernelsc4.vhd:72' bound to instance 'hist_U' of component 'xFHistogramKernelsc4' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:128]
INFO: [Synth 8-638] synthesizing module 'xFHistogramKernelsc4' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFHistogramKernelsc4.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'xFHistogramKernelsc4_ram' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFHistogramKernelsc4.vhd:10' bound to instance 'xFHistogramKernelsc4_ram_U' of component 'xFHistogramKernelsc4_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFHistogramKernelsc4.vhd:101]
INFO: [Synth 8-638] synthesizing module 'xFHistogramKernelsc4_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFHistogramKernelsc4.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFHistogramKernelsc4_ram' (60#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFHistogramKernelsc4.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFHistogramKernelsc4' (61#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFHistogramKernelsc4.vhd:87]
INFO: [Synth 8-3491] module 'xfOtsuKernel' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:12' bound to instance 'grp_xfOtsuKernel_fu_28' of component 'xfOtsuKernel' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:142]
INFO: [Synth 8-638] synthesizing module 'xfOtsuKernel' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:107]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:227]
	Parameter DataWidth bound to: 33 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'xfOtsuKernel_Histvdy' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel_Histvdy.vhd:72' bound to instance 'HistArray_V_U' of component 'xfOtsuKernel_Histvdy' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:389]
INFO: [Synth 8-638] synthesizing module 'xfOtsuKernel_Histvdy' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel_Histvdy.vhd:87]
	Parameter DataWidth bound to: 33 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'xfOtsuKernel_Histvdy_ram' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel_Histvdy.vhd:10' bound to instance 'xfOtsuKernel_Histvdy_ram_U' of component 'xfOtsuKernel_Histvdy_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel_Histvdy.vhd:101]
INFO: [Synth 8-638] synthesizing module 'xfOtsuKernel_Histvdy_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel_Histvdy.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 33 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xfOtsuKernel_Histvdy_ram' (62#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel_Histvdy.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xfOtsuKernel_Histvdy' (63#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel_Histvdy.vhd:87]
INFO: [Synth 8-3491] module 'Inverse' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse.vhd:12' bound to instance 'grp_Inverse_fu_227' of component 'Inverse' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:403]
INFO: [Synth 8-638] synthesizing module 'Inverse' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse.vhd:72]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2049 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'Inverse_xf_divisiudo' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse_xf_divisiudo.vhd:743' bound to instance 'xf_division_lut_U' of component 'Inverse_xf_divisiudo' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Inverse_xf_divisiudo' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse_xf_divisiudo.vhd:756]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2049 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'Inverse_xf_divisiudo_rom' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse_xf_divisiudo.vhd:9' bound to instance 'Inverse_xf_divisiudo_rom_U' of component 'Inverse_xf_divisiudo_rom' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse_xf_divisiudo.vhd:768]
INFO: [Synth 8-638] synthesizing module 'Inverse_xf_divisiudo_rom' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse_xf_divisiudo.vhd:24]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2049 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Inverse_xf_divisiudo_rom' (64#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse_xf_divisiudo.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Inverse_xf_divisiudo' (65#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse_xf_divisiudo.vhd:756]
INFO: [Synth 8-256] done synthesizing module 'Inverse' (66#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse.vhd:29]
INFO: [Synth 8-3491] module 'Inverse' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse.vhd:12' bound to instance 'grp_Inverse_fu_239' of component 'Inverse' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:418]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xfOtsuKernel' (67#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:27]
INFO: [Synth 8-638] synthesizing module 'xFHistogramKernel' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFHistogramKernel.vhd:30]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFHistogramKernel' (68#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFHistogramKernel.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'OtsuThreshold' (69#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/OtsuThreshold.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Threshold' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Threshold.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Threshold' (70#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Threshold.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'segment_image' (71#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/segment_image.vhd:33]
INFO: [Synth 8-638] synthesizing module 'erode' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/erode.vhd:30]
INFO: [Synth 8-638] synthesizing module 'xferode' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xferode.vhd:29]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xferode_buf_0_V' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xferode_buf_0_V.vhd:100]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xferode_buf_0_V_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xferode_buf_0_V.vhd:30]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xferode_buf_0_V_ram' (72#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xferode_buf_0_V.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'xferode_buf_0_V' (73#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xferode_buf_0_V.vhd:100]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfExtractPixels_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfExtractPixels_1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'xfExtractPixels_1' (74#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfExtractPixels_1.vhd:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mux_wdI' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mux_wdI.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mux_wdI' (75#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mux_wdI.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xferode' (76#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xferode.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'erode' (77#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/erode.vhd:30]
INFO: [Synth 8-638] synthesizing module 'get_12th_segment' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_12th_segment.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'get_12th_segment' (78#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_12th_segment.vhd:30]
INFO: [Synth 8-638] synthesizing module 'get_crop_lines' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:33]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_hixdS' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_hixdS.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_hixdS_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_hixdS.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_hixdS_ram' (79#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_hixdS.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_hixdS' (80#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_hixdS.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_lizec' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_lizec.vhd:87]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_lizec_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_lizec.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_lizec_ram' (81#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_lizec.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_lizec' (82#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_lizec.vhd:87]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_ceAem' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_ceAem.vhd:87]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_ceAem_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_ceAem.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_ceAem_ram' (83#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_ceAem.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_ceAem' (84#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_ceAem.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_seBew' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_seBew.vhd:103]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_seBew_rom' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_seBew.vhd:27]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_seBew_rom' (85#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_seBew.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_seBew' (86#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_seBew.vhd:103]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_laCeG' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_laCeG.vhd:87]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_laCeG_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_laCeG.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_laCeG_ram' (87#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_laCeG.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_laCeG' (88#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_laCeG.vhd:87]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_liEe0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_liEe0.vhd:87]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_liEe0_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_liEe0.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_liEe0_ram' (89#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_liEe0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_liEe0' (90#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_liEe0.vhd:87]
	Parameter DataWidth bound to: 57 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_liFfa' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_liFfa.vhd:87]
	Parameter DataWidth bound to: 57 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_liFfa_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_liFfa.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 57 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_liFfa_ram' (91#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_liFfa.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_liFfa' (92#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_liFfa.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_miGfk' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_miGfk.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'get_crop_lines_miGfk_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_miGfk.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 736 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_miGfk_ram' (93#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_miGfk.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines_miGfk' (94#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines_miGfk.vhd:87]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 736 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivKfY' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivKfY_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:119]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivKfY_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:34]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivKfY_div_u' (95#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivKfY_div' (96#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivKfY' (97#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivLf8' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivLf8_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:119]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivLf8_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:34]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivLf8_div_u' (98#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivLf8_div' (99#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivLf8' (100#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 56 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivMgi' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivMgi.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 56 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivMgi_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivMgi.vhd:124]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivMgi_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivMgi.vhd:36]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 56 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivMgi_div_u' (101#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivMgi.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivMgi_div' (102#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivMgi.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivMgi' (103#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivMgi.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivNgs' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivNgs_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:119]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivNgs_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:34]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivNgs_div_u' (104#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivNgs_div' (105#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivNgs' (106#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 56 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 49 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivOgC' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivOgC.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 49 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 49 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivOgC_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivOgC.vhd:124]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 49 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 49 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_sdivOgC_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivOgC.vhd:36]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 49 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivOgC_div_u' (107#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivOgC.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivOgC_div' (108#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivOgC.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_sdivOgC' (109#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivOgC.vhd:245]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_PgM' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mac_PgM_DSP48_4' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_PgM_DSP48_4' (110#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mac_PgM' (111#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_QgW' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_QgW_DSP48_5' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_QgW_DSP48_5' (112#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_QgW' (113#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Rg6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Rg6_DSP48_6' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Rg6_DSP48_6' (114#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Rg6' (115#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Shg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Shg_DSP48_7' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Shg_DSP48_7' (116#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Shg' (117#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_c_3_2_phi_fu_1841_p4_reg' and it is trimmed from '48' to '16' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6059]
INFO: [Synth 8-256] done synthesizing module 'get_crop_lines' (118#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:33]
INFO: [Synth 8-638] synthesizing module 'sectors_weed_classif' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_classif.vhd:36]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clasUhA' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_clasUhA.vhd:87]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clasUhA_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_clasUhA.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clasUhA_ram' (119#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_clasUhA.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clasUhA' (120#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_clasUhA.vhd:87]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clasVhK' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_clasVhK.vhd:87]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sectors_weed_clasVhK_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_clasVhK.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clasVhK_ram' (121#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_clasVhK.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_clasVhK' (122#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_clasVhK.vhd:87]
INFO: [Synth 8-638] synthesizing module 'bitwise_and' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/bitwise_and.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'bitwise_and' (123#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/bitwise_and.vhd:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivWhU' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivWhU.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivWhU_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivWhU.vhd:119]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udivWhU_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivWhU.vhd:34]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 24 - type: integer 
	Parameter out_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivWhU_div_u' (124#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivWhU.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivWhU_div' (125#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivWhU.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udivWhU' (126#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivWhU.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'sectors_weed_classif' (127#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/sectors_weed_classif.vhd:36]
INFO: [Synth 8-638] synthesizing module 'zero_0_180_320_1_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/zero_0_180_320_1_s.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'zero_0_180_320_1_s' (128#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/zero_0_180_320_1_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'merge' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge.vhd:36]
INFO: [Synth 8-638] synthesizing module 'merge_Block_crit_e' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge_Block_crit_e.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'merge_Block_crit_e' (129#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge_Block_crit_e.vhd:27]
INFO: [Synth 8-638] synthesizing module 'merge_Loop_Read_Mat_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge_Loop_Read_Mat_s.vhd:48]
INFO: [Synth 8-638] synthesizing module 'read_r' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read_r.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'read_r' (130#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read_r.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Xh4' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Xh4.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mul_Xh4_DSP48_8' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Xh4.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Xh4_DSP48_8' (131#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Xh4.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mul_Xh4' (132#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Xh4.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'merge_Loop_Read_Mat_s' (133#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge_Loop_Read_Mat_s.vhd:48]
INFO: [Synth 8-638] synthesizing module 'xfChannelCombine' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelCombine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'xfChannelCombine' (134#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelCombine.vhd:42]
INFO: [Synth 8-638] synthesizing module 'merge_Loop_Write_Mat' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge_Loop_Write_Mat.vhd:30]
INFO: [Synth 8-638] synthesizing module 'write_1' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'write_1' (135#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'merge_Loop_Write_Mat' (136#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge_Loop_Write_Mat.vhd:30]
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w10_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w10_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w10_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A_shiftReg' (137#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w10_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w10_d2_A' (138#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w10_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w8_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w8_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (139#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w8_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (140#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w8_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x_shiftReg' (141#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_x' (142#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d2_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_xfChannYie' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xfChannYie.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_xfChannYie_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xfChannYie.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xfChannYie_shiftReg' (143#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xfChannYie.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xfChannYie' (144#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xfChannYie.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_merge_LZio' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_merge_LZio.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_merge_LZio_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_merge_LZio.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_merge_LZio_shiftReg' (145#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_merge_LZio.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_merge_LZio' (146#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_merge_LZio.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element merge_Block_crit_e_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge.vhd:560]
WARNING: [Synth 8-6014] Unused sequential element merge_Loop_Read_Mat_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge.vhd:571]
INFO: [Synth 8-256] done synthesizing module 'merge' (147#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/merge.vhd:36]
INFO: [Synth 8-638] synthesizing module 'resize_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resize_2.vhd:30]
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpScale_s' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpScale_s.vhd:29]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca2iS' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca2iS.vhd:115]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca2iS_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca2iS.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca2iS_ram' (148#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca2iS.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca2iS' (149#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca2iS.vhd:115]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca5jm' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca5jm.vhd:87]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca5jm_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca5jm.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca5jm_ram' (150#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca5jm.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca5jm' (151#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca5jm.vhd:87]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 720 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca6jw' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca6jw.vhd:115]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 720 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca6jw_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca6jw.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca6jw_ram' (152#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca6jw.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca6jw' (153#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca6jw.vhd:115]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca7jG' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca7jG.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca7jG_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca7jG.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca7jG_ram' (154#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca7jG.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca7jG' (155#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca7jG.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 721 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca8jQ' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca8jQ.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 721 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xFResizeAreaUpSca8jQ_ram' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca8jQ.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 721 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca8jQ_ram' (156#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca8jQ.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpSca8jQ' (157#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpSca8jQ.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xFUDivAreaUp_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFUDivAreaUp_2.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 49 - type: integer 
	Parameter din0_WIDTH bound to: 45 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udiv0iy' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udiv0iy.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 49 - type: integer 
	Parameter din0_WIDTH bound to: 45 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udiv0iy_div' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udiv0iy.vhd:119]
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 38 - type: integer 
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_udiv0iy_div_u' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udiv0iy.vhd:34]
	Parameter in0_WIDTH bound to: 45 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udiv0iy_div_u' (158#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udiv0iy.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udiv0iy_div' (159#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udiv0iy.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_udiv0iy' (160#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udiv0iy.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element ap_return_preg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFUDivAreaUp_2.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'xFUDivAreaUp_2' (161#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFUDivAreaUp_2.vhd:26]
INFO: [Synth 8-638] synthesizing module 'CoreProcessUpArea_2' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CoreProcessUpArea_2' (162#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'xfExtractPixels' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfExtractPixels.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ip_accel_app_mux_1iI' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mux_1iI.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app_mux_1iI' (163#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mux_1iI.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xfExtractPixels' (164#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfExtractPixels.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xFResizeAreaUpScale_s' (165#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpScale_s.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'resize_2' (166#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resize_2.vhd:30]
INFO: [Synth 8-638] synthesizing module 'add_2440' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/add_2440.vhd:33]
INFO: [Synth 8-638] synthesizing module 'xFarithm_proc_2468' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFarithm_proc_2468.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'xFarithm_proc_2468' (167#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFarithm_proc_2468.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'add_2440' (168#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/add_2440.vhd:33]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d3_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d3_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d3_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d3_A.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d3_A_shiftReg' (169#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d3_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d3_A' (170#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d3_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A_shiftReg' (171#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A' (172#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w11_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_x_shiftReg' (173#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_x' (174#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A_shiftReg' (175#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A' (176#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w8_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w8_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (177#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w8_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (178#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w8_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w1_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w1_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1_A_shiftReg' (179#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w1_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1_A' (180#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w1_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w2_d1_A' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w2_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w2_d1_A_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w2_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w2_d1_A_shiftReg' (181#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w2_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w2_d1_A' (182#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w2_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_resizeN9j0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_resizeN9j0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_resizeN9j0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_resizeN9j0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_resizeN9j0_shiftReg' (183#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_resizeN9j0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_resizeN9j0' (184#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_resizeN9j0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_add_244bak' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_add_244bak.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_add_244bak_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_add_244bak.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_add_244bak_shiftReg' (185#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_add_244bak.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_add_244bak' (186#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_add_244bak.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_get_vegbbk' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_get_vegbbk.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_get_vegbbk_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_get_vegbbk.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_get_vegbbk_shiftReg' (187#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_get_vegbbk.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_get_vegbbk' (188#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_get_vegbbk.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_segmentbck' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_segmentbck.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_segmentbck_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_segmentbck.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_segmentbck_shiftReg' (189#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_segmentbck.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_segmentbck' (190#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_segmentbck.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_erode_U0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_erode_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_erode_U0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_erode_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_erode_U0_shiftReg' (191#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_erode_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_erode_U0' (192#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_erode_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_merge_U0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_merge_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_merge_U0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_merge_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_merge_U0_shiftReg' (193#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_merge_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_merge_U0' (194#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_merge_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_resize_bdk' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_resize_bdk.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_resize_bdk_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_resize_bdk.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_resize_bdk_shiftReg' (195#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_resize_bdk.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_resize_bdk' (196#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_resize_bdk.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element duplicateMat_2451_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:1508]
WARNING: [Synth 8-6014] Unused sequential element weed_detection_Block_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:1519]
WARNING: [Synth 8-6014] Unused sequential element weed_detection_entry_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:1530]
WARNING: [Synth 8-6014] Unused sequential element zero_0_180_320_1_U0_ap_ready_count_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:1541]
INFO: [Synth 8-256] done synthesizing module 'weed_detection' (197#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xfMat2AXIvideo' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfMat2AXIvideo.vhd:36]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xfMat2AXIvideo' (198#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfMat2AXIvideo.vhd:36]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_x0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A_x0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_x0_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A_x0.vhd:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_x0_shiftReg' (199#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A_x0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_x0' (200#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w12_d2_A_x0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A_x' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d1_A_x.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A_x_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d1_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A_x_shiftReg' (201#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d1_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A_x' (202#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/fifo_w24_d1_A_x.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_xfMat2Abek' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xfMat2Abek.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_xfMat2Abek_shiftReg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xfMat2Abek.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_xfMat2Abek_shiftReg' (203#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xfMat2Abek.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_xfMat2Abek' (204#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/start_for_xfMat2Abek.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ip_accel_app' (205#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'system_ip_accel_app_0_0' (206#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/synth/system_ip_accel_app_0_0.vhd:81]
WARNING: [Synth 8-3331] design fifo_w24_d1_A_x_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w24_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w8_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w2_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w1_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design xFResizeAreaUpSca8jQ has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaUpSca7jG has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaUpSca6jw has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaUpSca5jm has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaUpSca2iS has unconnected port reset
WARNING: [Synth 8-3331] design ip_accel_app_mul_Xh4_DSP48_8 has unconnected port rst
WARNING: [Synth 8-3331] design sectors_weed_clasVhK has unconnected port reset
WARNING: [Synth 8-3331] design sectors_weed_clasUhA has unconnected port reset
WARNING: [Synth 8-3331] design get_crop_lines_seBew has unconnected port reset
WARNING: [Synth 8-3331] design ip_accel_app_mul_Shg_DSP48_7 has unconnected port rst
WARNING: [Synth 8-3331] design ip_accel_app_mul_Rg6_DSP48_6 has unconnected port rst
WARNING: [Synth 8-3331] design ip_accel_app_mac_PgM_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design ip_accel_app_mul_QgW_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design get_crop_lines_miGfk has unconnected port reset
WARNING: [Synth 8-3331] design get_crop_lines_liFfa has unconnected port reset
WARNING: [Synth 8-3331] design get_crop_lines_liEe0 has unconnected port reset
WARNING: [Synth 8-3331] design get_crop_lines_laCeG has unconnected port reset
WARNING: [Synth 8-3331] design get_crop_lines_ceAem has unconnected port reset
WARNING: [Synth 8-3331] design get_crop_lines_lizec has unconnected port reset
WARNING: [Synth 8-3331] design get_crop_lines_hixdS has unconnected port reset
WARNING: [Synth 8-3331] design xferode_buf_0_V has unconnected port reset
WARNING: [Synth 8-3331] design xFHistogramKernelsc4 has unconnected port reset
WARNING: [Synth 8-3331] design Inverse_xf_divisiudo has unconnected port reset
WARNING: [Synth 8-3331] design xfOtsuKernel_Histvdy has unconnected port reset
WARNING: [Synth 8-3331] design extractChannel has unconnected port p_channel[3]
WARNING: [Synth 8-3331] design get_vegetation_immb6 has unconnected port reset
WARNING: [Synth 8-3331] design get_vegetation_imlbW has unconnected port reset
WARNING: [Synth 8-3331] design ip_accel_app_mac_kbM_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design ip_accel_app_mac_jbC_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design ip_accel_app_mul_ibs_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design ip_accel_app_mul_hbi_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[31]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[30]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[29]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[28]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[27]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[26]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[25]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[24]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[23]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[22]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[21]
WARNING: [Synth 8-3331] design scaleCompute has unconnected port currindex[20]
WARNING: [Synth 8-3331] design resizeNNBilinear_eOg has unconnected port reset
WARNING: [Synth 8-3331] design duplicateMat_2451 has unconnected port p_dst1_rows_ap_vld
WARNING: [Synth 8-3331] design duplicateMat_2451 has unconnected port p_dst1_cols_ap_vld
WARNING: [Synth 8-3331] design weed_detection has unconnected port img_in_cols_ap_vld
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 656.551 ; gain = 308.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 656.551 ; gain = 308.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 656.551 ; gain = 308.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/constraints/ip_accel_app_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_ip_accel_app_0_0/constraints/ip_accel_app_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.471 . Memory (MB): peak = 1337.180 ; gain = 7.531
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '40' to '39' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivdEe.vhd:88]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_hbi.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_ibs.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '22' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '22' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '22' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '23' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '23' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '23' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_P0Buf_V_1_1_reg_497_reg[23:0]' into 'ap_phi_reg_pp1_iter1_P0Buf_1_V_3_reg_508_reg[23:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:1417]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter2_P0Buf_V_1_1_reg_497_reg[23:0]' into 'ap_phi_reg_pp1_iter2_P0Buf_1_V_3_reg_508_reg[23:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:1427]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter3_P0Buf_V_1_1_reg_497_reg[23:0]' into 'ap_phi_reg_pp1_iter3_P0Buf_1_V_3_reg_508_reg[23:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:1207]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_P0Buf_V_1_1_reg_497_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:1417]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter2_P0Buf_V_1_1_reg_497_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:1427]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter3_P0Buf_V_1_1_reg_497_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:1207]
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_reg_2191_reg' and it is trimmed from '43' to '39' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:1391]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_12_reg_2202_reg' and it is trimmed from '42' to '39' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:1390]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln851_5_fu_1144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln349_fu_1218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln266_fu_616_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_3_fu_891_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_4_fu_944_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln428_fu_1887_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln318_fu_725_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln343_fu_701_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln365_fu_719_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfChannelExtractKern.vhd:433]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "icmp_ln73_1_fu_207_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "icmp_ln73_fu_181_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "icmp_ln69_1_fu_229_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "icmp_ln69_fu_167_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "icmp_ln65_1_fu_161_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "icmp_ln65_fu_147_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'max_val_tmp_0_0_i_fu_54_reg[31:0]' into 'p_maxval_0_i_fu_50_reg[31:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element max_val_tmp_0_0_i_fu_54_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/minMaxLoc.vhd:159]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln104_fu_103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln111_fu_160_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '18' to '17' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivpcA.vhd:93]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln52_fu_1155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_1210_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln947_1_fu_702_p2" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln282_fu_934_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln278_fu_918_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln36_fu_341_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln80_fu_317_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln79_fu_303_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln81_fu_329_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_vegetation_image.vhd:1575]
INFO: [Synth 8-5546] ROM "icmp_ln52_fu_1155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_1210_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln947_1_fu_702_p2" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln282_fu_934_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln278_fu_918_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln36_fu_341_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln80_fu_317_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln79_fu_303_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln81_fu_329_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "grp_extractChannel_fu_286_p_channel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select_ln964_fu_830_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_fu_636_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/Inverse_xf_divisiudo.vhd:733]
INFO: [Synth 8-5544] ROM "icmp_ln292_1_fu_472_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln292_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln272_fu_383_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln259_fu_328_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln246_fu_273_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln242_fu_257_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln279_fu_407_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln266_fu_352_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln253_1_fu_313_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln266_1_fu_368_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln279_1_fu_423_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln292_2_fu_478_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln253_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'n1_1_fu_116_reg[7:0]' into 'n1_reg_1290_reg[7:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:751]
WARNING: [Synth 8-6014] Unused sequential element n1_1_fu_116_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:751]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln115_reg_1205_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:797]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln93_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln101_fu_695_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln115_fu_840_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln108_fu_788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1253]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1244]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1312]
WARNING: [Synth 8-6014] Unused sequential element total_V_reg_1088_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:784]
INFO: [Synth 8-4471] merging register 'sext_ln89_2_reg_1083_reg[6:0]' into 'sext_ln89_1_reg_1078_reg[6:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:781]
WARNING: [Synth 8-6014] Unused sequential element sext_ln89_2_reg_1083_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:781]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln887_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln47_fu_253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln48_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln887_11_fu_342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln887_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln47_fu_253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln48_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln887_11_fu_342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln71_fu_111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_ln259_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln272_fu_430_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln891_fu_529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln10_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '64' to '63' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivMgi.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '32' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '32' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:2368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:2354]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:2340]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:2382]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_033_0_i_i_reg_2020_reg' and it is trimmed from '33' to '32' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:3291]
WARNING: [Synth 8-3936] Found unconnected internal register 'sdiv_ln1148_4_reg_7328_reg' and it is trimmed from '64' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:3918]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_3_2_reg_1838_reg' and it is trimmed from '48' to '16' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:2756]
INFO: [Synth 8-4471] merging register 'sdiv_ln1148_4_reg_7328_reg[23:0]' into 'p_Val2_31_reg_7333_reg[23:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:3918]
WARNING: [Synth 8-6014] Unused sequential element sdiv_ln1148_4_reg_7328_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:3918]
WARNING: [Synth 8-6014] Unused sequential element c_3_1_fu_458_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:3934]
WARNING: [Synth 8-6014] Unused sequential element c_3_1_load_reg_7187_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:3942]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln18_fu_2171_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_3_fu_4877_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_2_fu_3963_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_1_fu_3079_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_fu_2708_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln383_fu_5882_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln29_fu_2137_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln17_fu_2154_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln35_fu_2196_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln37_fu_2212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln46_fu_2310_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln52_fu_2342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln53_1_fu_2365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln53_fu_2359_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln205_fu_2575_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln109_fu_2658_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln146_fu_2753_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln154_fu_2782_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln147_fu_2800_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln227_fu_2950_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln109_1_fu_3041_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln146_1_fu_3119_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln154_1_fu_3148_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln147_1_fu_3166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln251_fu_3316_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln256_fu_3421_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln167_fu_3458_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln184_fu_3526_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln109_2_fu_3913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln154_2_fu_4037_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln146_2_fu_4008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln147_2_fu_4059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln299_fu_4222_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln305_fu_4317_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln167_1_fu_4358_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln184_2_fu_4430_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln109_3_fu_4841_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln132_fu_4951_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln123_fu_4922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln124_fu_4987_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln350_fu_5189_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln354_fu_5206_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln184_1_fu_5267_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln411_fu_5851_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_6_fu_5620_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_3_fu_2845_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_4_fu_3200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_5_fu_4104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_6_fu_5032_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_5_fu_5984_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_3_fu_4667_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_3740_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln185_1_fu_4452_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln895_fu_2183_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_1_fu_3818_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_4_fu_4746_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7070]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7062]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7000]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6978]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_7323_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:4517]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_op_assign_8_reg_7093_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:4087]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_reg_6776_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:4525]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7070]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7062]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7000]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7000]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7000]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6978]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7000]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6978]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-5546] ROM "icmp_ln18_fu_2171_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_3_fu_4877_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_2_fu_3963_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_1_fu_3079_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln110_fu_2708_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln383_fu_5882_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln29_fu_2137_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln17_fu_2154_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln35_fu_2196_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln37_fu_2212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln46_fu_2310_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln52_fu_2342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln53_1_fu_2365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln53_fu_2359_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln205_fu_2575_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln109_fu_2658_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln146_fu_2753_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln154_fu_2782_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln147_fu_2800_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln227_fu_2950_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln109_1_fu_3041_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln146_1_fu_3119_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln154_1_fu_3148_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln147_1_fu_3166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln251_fu_3316_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln256_fu_3421_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln167_fu_3458_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln184_fu_3526_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln109_2_fu_3913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln154_2_fu_4037_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln146_2_fu_4008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln147_2_fu_4059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln299_fu_4222_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln305_fu_4317_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln167_1_fu_4358_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln184_2_fu_4430_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln109_3_fu_4841_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln132_fu_4951_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln123_fu_4922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln124_fu_4987_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_ln350_fu_5189_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln354_fu_5206_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln184_1_fu_5267_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_ln411_fu_5851_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_6_fu_5620_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_3_fu_2845_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_4_fu_3200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_5_fu_4104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln895_6_fu_5032_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_5_fu_5984_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_3_fu_4667_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln851_fu_3740_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "icmp_ln185_1_fu_4452_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivWhU.vhd:88]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Xh4.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Xh4.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Xh4.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '45' to '44' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udiv0iy.vhd:88]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_2437_reg' and it is trimmed from '38' to '32' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpScale_s.vhd:1432]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'ap_sync_reg_get_crop_lines_U0_ap_start_reg' into 'ap_sync_reg_get_12th_segment_U0_ap_start_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:1416]
INFO: [Synth 8-4471] merging register 'ap_sync_reg_sectors_weed_classif_U0_ap_start_reg' into 'ap_sync_reg_get_12th_segment_U0_ap_start_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:1430]
WARNING: [Synth 8-6014] Unused sequential element ap_sync_reg_get_crop_lines_U0_ap_start_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:1416]
WARNING: [Synth 8-6014] Unused sequential element ap_sync_reg_sectors_weed_classif_U0_ap_start_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection.vhd:1430]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/xfMat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized3) to 'U0/xfMat2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |get_crop_lines__GB0  |           1|     24030|
|2     |get_crop_lines__GB1  |           1|      6232|
|3     |weed_detection__GCB0 |           1|     22187|
|4     |weed_detection__GCB1 |           1|     11706|
|5     |weed_detection__GCB2 |           1|     15352|
|6     |ip_accel_app__GC0    |           1|      1768|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     80 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   2 Input     71 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 3     
	   2 Input     64 Bit       Adders := 8     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 2     
	   3 Input     57 Bit       Adders := 2     
	   2 Input     56 Bit       Adders := 3     
	   3 Input     56 Bit       Adders := 1     
	   2 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 5     
	   3 Input     46 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 3     
	   2 Input     41 Bit       Adders := 4     
	   3 Input     41 Bit       Adders := 2     
	   4 Input     40 Bit       Adders := 3     
	   3 Input     37 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 14    
	   2 Input     32 Bit       Adders := 38    
	   4 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 4     
	   4 Input     27 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 10    
	   3 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 8     
	   3 Input     24 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 26    
	   3 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 16    
	   3 Input     10 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 46    
	   3 Input      9 Bit       Adders := 19    
	   2 Input      8 Bit       Adders := 28    
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 9     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 16    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 42    
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 41    
+---Registers : 
	              435 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               77 Bit    Registers := 4     
	               74 Bit    Registers := 1     
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 29    
	               63 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 11    
	               51 Bit    Registers := 1     
	               49 Bit    Registers := 3     
	               48 Bit    Registers := 7     
	               46 Bit    Registers := 1     
	               45 Bit    Registers := 3     
	               44 Bit    Registers := 2     
	               43 Bit    Registers := 2     
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 4     
	               39 Bit    Registers := 3     
	               38 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 16    
	               32 Bit    Registers := 167   
	               31 Bit    Registers := 5     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 19    
	               24 Bit    Registers := 53    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 20    
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 63    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 13    
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 36    
	                9 Bit    Registers := 69    
	                8 Bit    Registers := 92    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 36    
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 94    
	                1 Bit    Registers := 449   
+---Multipliers : 
	                33x42  Multipliers := 1     
	                32x33  Multipliers := 1     
	                26x64  Multipliers := 1     
	                64x64  Multipliers := 1     
	                33x64  Multipliers := 1     
	                12x38  Multipliers := 1     
	                11x38  Multipliers := 1     
	                32x32  Multipliers := 9     
	                20x32  Multipliers := 1     
	                 9x33  Multipliers := 7     
	                10x33  Multipliers := 3     
	                 3x32  Multipliers := 2     
	                17x32  Multipliers := 3     
	                10x32  Multipliers := 1     
	                 9x32  Multipliers := 1     
+---RAMs : 
	            1800K Bit         RAMs := 1     
	             450K Bit         RAMs := 3     
	              40K Bit         RAMs := 1     
	              30K Bit         RAMs := 3     
	              22K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 4     
	               7K Bit         RAMs := 3     
	               5K Bit         RAMs := 4     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
	              320 Bit         RAMs := 3     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input    435 Bit        Muxes := 1     
	   3 Input    435 Bit        Muxes := 1     
	 436 Input    435 Bit        Muxes := 1     
	   3 Input    434 Bit        Muxes := 1     
	   2 Input    434 Bit        Muxes := 1     
	   2 Input    430 Bit        Muxes := 1     
	   2 Input    428 Bit        Muxes := 1     
	   2 Input    427 Bit        Muxes := 1     
	   2 Input    426 Bit        Muxes := 1     
	   2 Input    356 Bit        Muxes := 1     
	   2 Input    351 Bit        Muxes := 1     
	   2 Input    347 Bit        Muxes := 1     
	   2 Input    346 Bit        Muxes := 2     
	   2 Input    312 Bit        Muxes := 1     
	   2 Input    311 Bit        Muxes := 1     
	   2 Input    309 Bit        Muxes := 1     
	   2 Input    308 Bit        Muxes := 1     
	   2 Input    237 Bit        Muxes := 1     
	   2 Input    232 Bit        Muxes := 1     
	   2 Input    229 Bit        Muxes := 1     
	   2 Input    226 Bit        Muxes := 1     
	   2 Input    225 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    189 Bit        Muxes := 1     
	   2 Input    187 Bit        Muxes := 1     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 2     
	   2 Input     74 Bit        Muxes := 2     
	  75 Input     74 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 13    
	   2 Input     63 Bit        Muxes := 3     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 5     
	   2 Input     52 Bit        Muxes := 1     
	   3 Input     51 Bit        Muxes := 1     
	  52 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 2     
	  50 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     45 Bit        Muxes := 3     
	  45 Input     44 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 62    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 12    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 15    
	   2 Input     24 Bit        Muxes := 62    
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 29    
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 16    
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 42    
	   3 Input      9 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 44    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 102   
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 24    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   3 Input      3 Bit        Muxes := 11    
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 74    
	   4 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 673   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module get_crop_lines_hixdS_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module get_crop_lines_hixdS_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module get_crop_lines_lizec_ram 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module get_crop_lines_ceAem_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module get_crop_lines_seBew_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module get_crop_lines_laCeG_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module get_crop_lines_liFfa_ram 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 1     
Module get_crop_lines_miGfk_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module get_crop_lines_miGfk_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module get_crop_lines_miGfk_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module get_crop_lines_miGfk_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module ip_accel_app_udivKfY_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivKfY_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivLf8_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivLf8_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivKfY_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivKfY_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivLf8_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivLf8_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ip_accel_app_sdivMgi_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
Module ip_accel_app_sdivMgi_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     56 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
Module ip_accel_app_udivNgs_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivNgs_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivNgs_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivNgs_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivKfY_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivKfY_div__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivLf8_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivLf8_div__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivKfY_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivKfY_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module ip_accel_app_udivLf8_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivLf8_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ip_accel_app_mac_PgM_DSP48_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mul_QgW_DSP48_5__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ip_accel_app_mul_QgW_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ip_accel_app_mul_Rg6_DSP48_6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ip_accel_app_mul_Shg_DSP48_7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module ip_accel_app_mac_PgM_DSP48_4__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_PgM_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_sdivOgC_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               49 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
Module ip_accel_app_sdivOgC_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     49 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     49 Bit        Muxes := 1     
Module ip_accel_app_sdivMgi_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
Module ip_accel_app_sdivMgi_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     56 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
Module get_crop_lines_liEe0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module get_crop_lines_laCeG_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module get_crop_lines 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 5     
	   2 Input     41 Bit       Adders := 4     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 22    
	   4 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 17    
	   3 Input     16 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 11    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 11    
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              435 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 60    
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 27    
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 23    
	                1 Bit    Registers := 32    
+---Multipliers : 
	                32x33  Multipliers := 1     
	                32x32  Multipliers := 4     
	                20x32  Multipliers := 1     
	                 3x32  Multipliers := 2     
	                17x32  Multipliers := 3     
+---Muxes : 
	   2 Input    435 Bit        Muxes := 1     
	   3 Input    435 Bit        Muxes := 1     
	 436 Input    435 Bit        Muxes := 1     
	   3 Input    434 Bit        Muxes := 1     
	   2 Input    434 Bit        Muxes := 1     
	   2 Input    430 Bit        Muxes := 1     
	   2 Input    428 Bit        Muxes := 1     
	   2 Input    427 Bit        Muxes := 1     
	   2 Input    426 Bit        Muxes := 1     
	   2 Input    356 Bit        Muxes := 1     
	   2 Input    351 Bit        Muxes := 1     
	   2 Input    347 Bit        Muxes := 1     
	   2 Input    346 Bit        Muxes := 2     
	   2 Input    312 Bit        Muxes := 1     
	   2 Input    311 Bit        Muxes := 1     
	   2 Input    309 Bit        Muxes := 1     
	   2 Input    308 Bit        Muxes := 1     
	   2 Input    237 Bit        Muxes := 1     
	   2 Input    232 Bit        Muxes := 1     
	   2 Input    229 Bit        Muxes := 1     
	   2 Input    226 Bit        Muxes := 1     
	   2 Input    225 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    189 Bit        Muxes := 1     
	   2 Input    187 Bit        Muxes := 1     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 70    
Module weed_detection_entry 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module weed_detection_Block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module duplicateMat_2_Block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module read454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_2_Loop_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module xFDuplicate_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module write_r__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write_r 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module duplicateMat_2_Loop_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w12_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w11_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w12_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_duplicabkb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xFDuplicud_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFDuplicud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module duplicateMat_2451 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module resizeNNBilinear_eOg_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module resizeNNBilinear_eOg_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module resizeNNBilinear_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module ip_accel_app_udivdEe_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     41 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
Module ip_accel_app_udivdEe_div 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module xfUDivResize 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Muxes : 
	  45 Input     44 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module scaleCompute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     71 Bit       Adders := 1     
+---Multipliers : 
	                33x42  Multipliers := 1     
Module ip_accel_app_mul_hbi_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ip_accel_app_mul_ibs_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ip_accel_app_mul_ibs_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ip_accel_app_mul_ibs_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ip_accel_app_mac_jbC_DSP48_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_jbC_DSP48_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_jbC_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_kbM_DSP48_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_kbM_DSP48_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module ip_accel_app_mac_kbM_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module resizeNNBilinear 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 3     
	   3 Input     24 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               43 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     11 Bit        Muxes := 9     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
Module get_vegetation_imlbW_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1800K Bit         RAMs := 1     
Module get_vegetation_immb6_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             450K Bit         RAMs := 1     
Module get_vegetation_immb6_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             450K Bit         RAMs := 1     
Module get_vegetation_immb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             450K Bit         RAMs := 1     
Module xfChannelExtractKern 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module extractChannel 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module minMaxLoc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ip_accel_app_sdivpcA_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     57 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
Module ip_accel_app_sdivpcA_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module ip_accel_app_sdivqcK_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module ip_accel_app_sdivqcK_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module ip_accel_app_sdivqcK_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module ip_accel_app_sdivqcK_div__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module ip_accel_app_sdivqcK_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module ip_accel_app_sdivqcK_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module ip_accel_app_sdivrcU_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module ip_accel_app_sdivrcU_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
Module ip_accel_app_sdivrcU_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module ip_accel_app_sdivrcU_div__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
Module ip_accel_app_sdivrcU_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module ip_accel_app_sdivrcU_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
Module get_vegetation_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     80 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 4     
	   4 Input     27 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 2     
	  75 Input     74 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 97    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 90    
Module start_for_get_vegbbk_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_get_vegbbk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_add_244bak 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_resizeN9j0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_resizeN9j0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xFarithm_proc_2468 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module add_2440 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w12_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w12_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xFResizeAreaUpSca2iS_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module xFResizeAreaUpSca2iS_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module xFResizeAreaUpSca2iS_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module xFResizeAreaUpSca5jm_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xFResizeAreaUpSca6jw_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module xFResizeAreaUpSca7jG_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module xFResizeAreaUpSca8jQ_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              22K Bit         RAMs := 1     
Module ip_accel_app_udiv0iy_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	               45 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 1     
Module ip_accel_app_udiv0iy_div 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module xFUDivAreaUp_2 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
	               38 Bit    Registers := 1     
+---Muxes : 
	  50 Input     49 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module CoreProcessUpArea_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     40 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
	                 9x33  Multipliers := 2     
	                10x33  Multipliers := 1     
Module CoreProcessUpArea_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     40 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
	                 9x33  Multipliers := 2     
	                10x33  Multipliers := 1     
Module CoreProcessUpArea_2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     40 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
	                 9x33  Multipliers := 2     
	                10x33  Multipliers := 1     
Module ip_accel_app_mux_1iI__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xfExtractPixels__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
Module ip_accel_app_mux_1iI__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xfExtractPixels__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
Module ip_accel_app_mux_1iI__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xfExtractPixels__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
Module ip_accel_app_mux_1iI__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ip_accel_app_mux_1iI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xfExtractPixels 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
Module xFResizeAreaUpScale_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 2     
	   2 Input     43 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 2     
	               43 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 8     
	               20 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 33    
+---Multipliers : 
	                12x38  Multipliers := 1     
	                11x38  Multipliers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
Module resize_2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module merge_Block_crit_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module read_r__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_r 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_accel_app_mul_Xh4_DSP48_8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module merge_Loop_Read_Mat_s 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module xfChannelCombine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module write_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge_Loop_Write_Mat 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w10_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w10_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xfChannYie_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xfChannYie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_merge_LZio_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_merge_LZio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module merge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module zero_0_180_320_1_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w8_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module get_crop_lines_seBew_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module sectors_weed_clasUhA_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sectors_weed_clasVhK_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module bitwise_and 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ip_accel_app_udivWhU_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module ip_accel_app_udivWhU_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module sectors_weed_classif 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               51 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     51 Bit        Muxes := 1     
	  52 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module start_for_segmentbck_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_segmentbck 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_merge_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_merge_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_resize_bdk_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_resize_bdk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_erode_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_erode_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w2_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module fifo_w2_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w1_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_w1_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module get_12th_segment 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xferode_buf_0_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module xferode_buf_0_V_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module xferode_buf_0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module ip_accel_app_mux_wdI__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ip_accel_app_mux_wdI__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module ip_accel_app_mux_wdI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xferode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 9     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module erode 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xFHistogramKernelsc4_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xfOtsuKernel_Histvdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module Inverse_xf_divisiudo_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Inverse__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module Inverse_xf_divisiudo_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Inverse 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module xfOtsuKernel 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               77 Bit    Registers := 4     
	               64 Bit    Registers := 9     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 2     
	                26x64  Multipliers := 1     
	                64x64  Multipliers := 1     
	                33x64  Multipliers := 1     
	                 9x33  Multipliers := 1     
	                10x32  Multipliers := 1     
	                 9x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module xFHistogramKernelsc4_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xFHistogramKernelsc4_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xFHistogramKernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module OtsuThreshold 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Threshold 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module segment_image 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module weed_detection 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Block_proc406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2xfMat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module xil_defaultlib_ibuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xfMat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_w12_d2_A_x0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A_x0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d1_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo_w24_d1_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_xfMat2Abek_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xfMat2Abek 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivKfY_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivLf8_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:188]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_udivLf8_div_U/ip_accel_app_udivLf8_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivKfY_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivLf8_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:188]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_udivLf8_div_U/ip_accel_app_udivLf8_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_sdivMgi_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivMgi.vhd:213]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivNgs_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:188]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_udivNgs_div_U/ip_accel_app_udivNgs_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivNgs_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:188]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_udivNgs_div_U/ip_accel_app_udivNgs_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivNgs.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivKfY_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivLf8_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:188]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_udivLf8_div_U/ip_accel_app_udivLf8_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivKfY_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivKfY.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_udivLf8_div_U/remd_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:188]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_udivLf8_div_U/ip_accel_app_udivLf8_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_udivLf8.vhd:88]
INFO: [Synth 8-5545] ROM "icmp_ln154_fu_2782_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln154_1_fu_3148_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln154_2_fu_4037_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln132_fu_4951_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6985]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6975]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7011]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6992]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6989]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/m_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_tmp_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/b_reg_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_PgM.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_QgW.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Rg6.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mul_Shg.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7070]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7062]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP r_V_13_fu_5523_p2, operation Mode is: A*B.
DSP Report: operator r_V_13_fu_5523_p2 is absorbed into DSP r_V_13_fu_5523_p2.
DSP Report: Generating DSP r_V_9_fu_3722_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP r_V_9_fu_3722_p2.
DSP Report: operator r_V_9_fu_3722_p2 is absorbed into DSP r_V_9_fu_3722_p2.
DSP Report: operator r_V_9_fu_3722_p2 is absorbed into DSP r_V_9_fu_3722_p2.
DSP Report: Generating DSP r_V_9_fu_3722_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP r_V_9_fu_3722_p2.
DSP Report: operator r_V_9_fu_3722_p2 is absorbed into DSP r_V_9_fu_3722_p2.
DSP Report: operator r_V_9_fu_3722_p2 is absorbed into DSP r_V_9_fu_3722_p2.
DSP Report: Generating DSP ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/a_reg_reg is absorbed into DSP ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_cvt is absorbed into DSP ip_accel_app_mul_QgW_U138/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP r_V_11_fu_4649_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP r_V_11_fu_4649_p2.
DSP Report: operator r_V_11_fu_4649_p2 is absorbed into DSP r_V_11_fu_4649_p2.
DSP Report: operator r_V_11_fu_4649_p2 is absorbed into DSP r_V_11_fu_4649_p2.
DSP Report: Generating DSP r_V_11_fu_4649_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP r_V_11_fu_4649_p2.
DSP Report: operator r_V_11_fu_4649_p2 is absorbed into DSP r_V_11_fu_4649_p2.
DSP Report: operator r_V_11_fu_4649_p2 is absorbed into DSP r_V_11_fu_4649_p2.
DSP Report: Generating DSP ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/a_reg_reg is absorbed into DSP ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_cvt is absorbed into DSP ip_accel_app_mul_QgW_U140/ip_accel_app_mul_QgW_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_reg_reg, operation Mode is: (A2*(B:0xb4)')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_cvt is absorbed into DSP ip_accel_app_mul_Rg6_U142/ip_accel_app_mul_Rg6_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_cvt is absorbed into DSP ip_accel_app_mul_Shg_U143/ip_accel_app_mul_Shg_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_ln731_1_fu_3569_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: register A is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: operator mul_ln731_1_fu_3569_p2 is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: operator mul_ln731_1_fu_3569_p2 is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: Generating DSP mul_ln731_1_fu_3569_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: register A is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: operator mul_ln731_1_fu_3569_p2 is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: operator mul_ln731_1_fu_3569_p2 is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: Generating DSP mul_ln731_1_fu_3569_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: register A is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: operator mul_ln731_1_fu_3569_p2 is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: operator mul_ln731_1_fu_3569_p2 is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: Generating DSP mul_ln731_1_fu_3569_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: register A is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: operator mul_ln731_1_fu_3569_p2 is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: operator mul_ln731_1_fu_3569_p2 is absorbed into DSP mul_ln731_1_fu_3569_p2.
DSP Report: Generating DSP mul_ln188_fu_3662_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln188_fu_3662_p2.
DSP Report: register A is absorbed into DSP mul_ln188_fu_3662_p2.
DSP Report: operator mul_ln188_fu_3662_p2 is absorbed into DSP mul_ln188_fu_3662_p2.
DSP Report: operator mul_ln188_fu_3662_p2 is absorbed into DSP mul_ln188_fu_3662_p2.
DSP Report: Generating DSP mul_ln188_fu_3662_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln188_fu_3662_p2.
DSP Report: register A is absorbed into DSP mul_ln188_fu_3662_p2.
DSP Report: operator mul_ln188_fu_3662_p2 is absorbed into DSP mul_ln188_fu_3662_p2.
DSP Report: operator mul_ln188_fu_3662_p2 is absorbed into DSP mul_ln188_fu_3662_p2.
DSP Report: Generating DSP mul_ln731_3_fu_3588_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: register A is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: operator mul_ln731_3_fu_3588_p2 is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: operator mul_ln731_3_fu_3588_p2 is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: Generating DSP mul_ln731_3_fu_3588_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: register A is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: operator mul_ln731_3_fu_3588_p2 is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: operator mul_ln731_3_fu_3588_p2 is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: Generating DSP mul_ln731_3_fu_3588_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: register A is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: operator mul_ln731_3_fu_3588_p2 is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: operator mul_ln731_3_fu_3588_p2 is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: Generating DSP mul_ln731_3_fu_3588_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: register A is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: operator mul_ln731_3_fu_3588_p2 is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: operator mul_ln731_3_fu_3588_p2 is absorbed into DSP mul_ln731_3_fu_3588_p2.
DSP Report: Generating DSP ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/b_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p is absorbed into DSP ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/m is absorbed into DSP ip_accel_app_mac_PgM_U137/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivOgC_div_U/ip_accel_app_sdivOgC_div_u_0/remd_tmp_reg' and it is trimmed from '64' to '63' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivOgC.vhd:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6997]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6971]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7007]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:7004]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6973]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/get_crop_lines.vhd:6981]
DSP Report: Generating DSP mul_ln731_4_fu_5330_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_4_fu_5330_p2.
DSP Report: register A is absorbed into DSP mul_ln731_4_fu_5330_p2.
DSP Report: operator mul_ln731_4_fu_5330_p2 is absorbed into DSP mul_ln731_4_fu_5330_p2.
DSP Report: operator mul_ln731_4_fu_5330_p2 is absorbed into DSP mul_ln731_4_fu_5330_p2.
DSP Report: Generating DSP mul_ln731_4_fu_5330_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_4_fu_5330_p2.
DSP Report: register A is absorbed into DSP mul_ln731_4_fu_5330_p2.
DSP Report: operator mul_ln731_4_fu_5330_p2 is absorbed into DSP mul_ln731_4_fu_5330_p2.
DSP Report: operator mul_ln731_4_fu_5330_p2 is absorbed into DSP mul_ln731_4_fu_5330_p2.
DSP Report: Generating DSP mul_ln188_1_fu_5452_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln188_1_fu_5452_p2.
DSP Report: register A is absorbed into DSP mul_ln188_1_fu_5452_p2.
DSP Report: operator mul_ln188_1_fu_5452_p2 is absorbed into DSP mul_ln188_1_fu_5452_p2.
DSP Report: operator mul_ln188_1_fu_5452_p2 is absorbed into DSP mul_ln188_1_fu_5452_p2.
DSP Report: Generating DSP mul_ln188_1_fu_5452_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln188_1_fu_5452_p2.
DSP Report: register A is absorbed into DSP mul_ln188_1_fu_5452_p2.
DSP Report: operator mul_ln188_1_fu_5452_p2 is absorbed into DSP mul_ln188_1_fu_5452_p2.
DSP Report: operator mul_ln188_1_fu_5452_p2 is absorbed into DSP mul_ln188_1_fu_5452_p2.
DSP Report: Generating DSP mul_ln731_5_fu_5376_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_5_fu_5376_p2.
DSP Report: register A is absorbed into DSP mul_ln731_5_fu_5376_p2.
DSP Report: operator mul_ln731_5_fu_5376_p2 is absorbed into DSP mul_ln731_5_fu_5376_p2.
DSP Report: operator mul_ln731_5_fu_5376_p2 is absorbed into DSP mul_ln731_5_fu_5376_p2.
DSP Report: Generating DSP ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/b_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p is absorbed into DSP ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/m is absorbed into DSP ip_accel_app_mac_PgM_U141/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_ln731_7_fu_4501_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: register A is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: operator mul_ln731_7_fu_4501_p2 is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: operator mul_ln731_7_fu_4501_p2 is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: Generating DSP mul_ln731_7_fu_4501_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: register A is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: operator mul_ln731_7_fu_4501_p2 is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: operator mul_ln731_7_fu_4501_p2 is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: Generating DSP mul_ln731_7_fu_4501_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: register A is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: operator mul_ln731_7_fu_4501_p2 is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: operator mul_ln731_7_fu_4501_p2 is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: Generating DSP mul_ln731_7_fu_4501_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: register A is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: operator mul_ln731_7_fu_4501_p2 is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: operator mul_ln731_7_fu_4501_p2 is absorbed into DSP mul_ln731_7_fu_4501_p2.
DSP Report: Generating DSP ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/b_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p is absorbed into DSP ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/m is absorbed into DSP ip_accel_app_mac_PgM_U139/ip_accel_app_mac_PgM_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_ln731_6_fu_4483_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: register A is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: operator mul_ln731_6_fu_4483_p2 is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: operator mul_ln731_6_fu_4483_p2 is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: Generating DSP mul_ln731_6_fu_4483_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: register A is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: operator mul_ln731_6_fu_4483_p2 is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: operator mul_ln731_6_fu_4483_p2 is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: Generating DSP mul_ln731_6_fu_4483_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: register A is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: operator mul_ln731_6_fu_4483_p2 is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: operator mul_ln731_6_fu_4483_p2 is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: Generating DSP mul_ln731_6_fu_4483_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: register A is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: operator mul_ln731_6_fu_4483_p2 is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: operator mul_ln731_6_fu_4483_p2 is absorbed into DSP mul_ln731_6_fu_4483_p2.
DSP Report: Generating DSP mul_ln188_2_fu_4575_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln188_2_fu_4575_p2.
DSP Report: register A is absorbed into DSP mul_ln188_2_fu_4575_p2.
DSP Report: operator mul_ln188_2_fu_4575_p2 is absorbed into DSP mul_ln188_2_fu_4575_p2.
DSP Report: operator mul_ln188_2_fu_4575_p2 is absorbed into DSP mul_ln188_2_fu_4575_p2.
DSP Report: Generating DSP mul_ln188_2_fu_4575_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln188_2_fu_4575_p2.
DSP Report: register A is absorbed into DSP mul_ln188_2_fu_4575_p2.
DSP Report: operator mul_ln188_2_fu_4575_p2 is absorbed into DSP mul_ln188_2_fu_4575_p2.
DSP Report: operator mul_ln188_2_fu_4575_p2 is absorbed into DSP mul_ln188_2_fu_4575_p2.
DSP Report: Generating DSP mul_ln194_fu_5492_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: operator mul_ln194_fu_5492_p2 is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: operator mul_ln194_fu_5492_p2 is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: Generating DSP mul_ln194_fu_5492_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: operator mul_ln194_fu_5492_p2 is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: operator mul_ln194_fu_5492_p2 is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: Generating DSP mul_ln194_fu_5492_p2, operation Mode is: (A:0x15556)*B2.
DSP Report: register B is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: operator mul_ln194_fu_5492_p2 is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: operator mul_ln194_fu_5492_p2 is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: Generating DSP mul_ln194_fu_5492_p2, operation Mode is: (PCIN>>17)+(A:0x15556)*B2.
DSP Report: register B is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: operator mul_ln194_fu_5492_p2 is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: operator mul_ln194_fu_5492_p2 is absorbed into DSP mul_ln194_fu_5492_p2.
DSP Report: Generating DSP mul_ln194_1_fu_5468_p2, operation Mode is: (A:0x155556)*B2.
DSP Report: register B is absorbed into DSP mul_ln194_1_fu_5468_p2.
DSP Report: operator mul_ln194_1_fu_5468_p2 is absorbed into DSP mul_ln194_1_fu_5468_p2.
DSP Report: operator mul_ln194_1_fu_5468_p2 is absorbed into DSP mul_ln194_1_fu_5468_p2.
INFO: [Synth 8-4471] merging register 'ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/a_reg_reg[21:0]' into 'ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/a_reg_reg[21:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
INFO: [Synth 8-4471] merging register 'ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/a_reg_reg[21:0]' into 'ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/a_reg_reg[21:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_jbC.vhd:36]
INFO: [Synth 8-4471] merging register 'ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg[22:0]' into 'ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg[22:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
INFO: [Synth 8-4471] merging register 'ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg[22:0]' into 'ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg[22:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_mac_kbM.vhd:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_576_reg' and it is trimmed from '32' to '31' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/resizeNNBilinear.vhd:1502]
INFO: [Synth 8-5545] ROM "icmp_ln318_fu_725_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln428_fu_1887_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln343_fu_701_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln365_fu_719_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/scaleCompute.vhd:50]
DSP Report: Generating DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2, operation Mode is: A*B.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: Generating DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: Generating DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2, operation Mode is: A*B.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: Generating DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: operator grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2 is absorbed into DSP grp_scaleCompute_fu_544/mul_ln1193_fu_58_p2.
DSP Report: Generating DSP ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_cvt is absorbed into DSP ip_accel_app_mul_ibs_U60/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p is absorbed into DSP ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/m is absorbed into DSP ip_accel_app_mac_jbC_U63/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/a_reg_reg is absorbed into DSP ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/p_cvt is absorbed into DSP ip_accel_app_mul_hbi_U59/ip_accel_app_mul_hbi_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p is absorbed into DSP ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/m is absorbed into DSP ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_cvt is absorbed into DSP ip_accel_app_mul_ibs_U61/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/m is absorbed into DSP ip_accel_app_mac_jbC_U64/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/m is absorbed into DSP ip_accel_app_mac_kbM_U67/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/b_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: register ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: operator ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_cvt is absorbed into DSP ip_accel_app_mul_ibs_U62/ip_accel_app_mul_ibs_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register A is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/m is absorbed into DSP ip_accel_app_mac_jbC_U65/ip_accel_app_mac_jbC_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register B is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U66/ip_accel_app_mac_kbM_DSP48_3_U/a_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: register ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/m_reg_reg is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
DSP Report: operator ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/m is absorbed into DSP ip_accel_app_mac_kbM_U68/ip_accel_app_mac_kbM_DSP48_3_U/p_reg_reg.
INFO: [Synth 8-5545] ROM "grp_xfChannelExtractKern_fu_28/icmp_ln69_1_fu_229_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_xfChannelExtractKern_fu_28/icmp_ln65_1_fu_161_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_xfChannelExtractKern_fu_28/icmp_ln73_1_fu_207_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/remd_tmp_reg' and it is trimmed from '9' to '8' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/remd_tmp_reg' and it is trimmed from '9' to '8' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/remd_tmp_reg' and it is trimmed from '9' to '8' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivqcK.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/remd_tmp_reg' and it is trimmed from '25' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/remd_tmp_reg' and it is trimmed from '25' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/remd_tmp_reg' and it is trimmed from '25' to '24' bits. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/ip_accel_app_sdivrcU.vhd:93]
INFO: [Synth 8-5545] ROM "icmp_ln947_1_fu_702_p2" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln278_fu_918_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln79_fu_303_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln80_fu_317_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln81_fu_329_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP r_V_fu_1193_p2, operation Mode is: A*B.
DSP Report: operator r_V_fu_1193_p2 is absorbed into DSP r_V_fu_1193_p2.
DSP Report: operator r_V_fu_1193_p2 is absorbed into DSP r_V_fu_1193_p2.
DSP Report: Generating DSP r_V_fu_1193_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_V_fu_1193_p2 is absorbed into DSP r_V_fu_1193_p2.
DSP Report: operator r_V_fu_1193_p2 is absorbed into DSP r_V_fu_1193_p2.
DSP Report: Generating DSP r_V_fu_1193_p2, operation Mode is: A*B.
DSP Report: operator r_V_fu_1193_p2 is absorbed into DSP r_V_fu_1193_p2.
DSP Report: operator r_V_fu_1193_p2 is absorbed into DSP r_V_fu_1193_p2.
DSP Report: Generating DSP r_V_fu_1193_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_V_fu_1193_p2 is absorbed into DSP r_V_fu_1193_p2.
DSP Report: operator r_V_fu_1193_p2 is absorbed into DSP r_V_fu_1193_p2.
INFO: [Synth 8-4471] merging register 'weed_detection_Block_U0/ap_CS_fsm_reg[0:0]' into 'weed_detection_entry_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/weed_detection_Block.vhd:56]
INFO: [Synth 8-4471] merging register 'duplicateMat_2451_U0/duplicateMat_2_Block_U0/ap_CS_fsm_reg[0:0]' into 'weed_detection_entry_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/duplicateMat_2_Block.vhd:74]
INFO: [Synth 8-4471] merging register 'duplicateMat_2451_U0/duplicateMat_2_Loop_U0/tmp_V_read454_fu_105/ap_CS_fsm_reg[0:0]' into 'weed_detection_entry_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read454.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat_2451_U0/duplicateMat_2_Loop_1_U0/call_ln113_write_r_fu_100/ap_CS_fsm_reg[0:0]' into 'weed_detection_entry_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_r.vhd:54]
INFO: [Synth 8-4471] merging register 'duplicateMat_2451_U0/duplicateMat_2_Loop_1_U0/call_ln114_write_r_fu_108/ap_CS_fsm_reg[0:0]' into 'weed_detection_entry_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_r.vhd:54]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:80]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:76]
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:80]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:76]
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:80]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/CoreProcessUpArea_2.vhd:76]
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P3_fu_188_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: operator P3_fu_188_p2 is absorbed into DSP P3_fu_188_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP P2_fu_178_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: operator P2_fu_178_p2 is absorbed into DSP P2_fu_178_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP mul_ln552_fu_90_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: operator mul_ln552_fu_90_p2 is absorbed into DSP mul_ln552_fu_90_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: Generating DSP P1_fu_168_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
DSP Report: operator P1_fu_168_p2 is absorbed into DSP P1_fu_168_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpScale_s.vhd:2520]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xFResizeAreaUpScale_s.vhd:2516]
DSP Report: Generating DSP mul_ln544_fu_1245_p2, operation Mode is: A*B.
DSP Report: operator mul_ln544_fu_1245_p2 is absorbed into DSP mul_ln544_fu_1245_p2.
DSP Report: operator mul_ln544_fu_1245_p2 is absorbed into DSP mul_ln544_fu_1245_p2.
DSP Report: Generating DSP mul_ln544_fu_1245_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln544_fu_1245_p2 is absorbed into DSP mul_ln544_fu_1245_p2.
DSP Report: operator mul_ln544_fu_1245_p2 is absorbed into DSP mul_ln544_fu_1245_p2.
DSP Report: Generating DSP mul_ln544_1_fu_1354_p2, operation Mode is: A*B.
DSP Report: operator mul_ln544_1_fu_1354_p2 is absorbed into DSP mul_ln544_1_fu_1354_p2.
DSP Report: operator mul_ln544_1_fu_1354_p2 is absorbed into DSP mul_ln544_1_fu_1354_p2.
DSP Report: Generating DSP mul_ln544_1_fu_1354_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln544_1_fu_1354_p2 is absorbed into DSP mul_ln544_1_fu_1354_p2.
DSP Report: operator mul_ln544_1_fu_1354_p2 is absorbed into DSP mul_ln544_1_fu_1354_p2.
INFO: [Synth 8-4471] merging register 'merge_U0/merge_Loop_Read_Mat_U0/grp_read_r_fu_112/ap_CS_fsm_reg[0:0]' into 'merge_U0/merge_Block_crit_e_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read_r.vhd:54]
INFO: [Synth 8-4471] merging register 'merge_U0/merge_Loop_Read_Mat_U0/tmp_V_4_read_r_fu_118/ap_CS_fsm_reg[0:0]' into 'merge_U0/merge_Block_crit_e_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/read_r.vhd:54]
INFO: [Synth 8-4471] merging register 'merge_U0/merge_Loop_Write_Mat_U0/call_ln341_write_1_fu_63/ap_CS_fsm_reg[0:0]' into 'merge_U0/merge_Block_crit_e_U0/ap_CS_fsm_reg[0:0]' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/write_1.vhd:54]
DSP Report: Generating DSP merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/p_reg_reg, operation Mode is: (A2*(B:0xb4)')'.
DSP Report: register merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/b_reg_reg is absorbed into DSP merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/p_reg_reg.
DSP Report: register merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/a_reg_reg is absorbed into DSP merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/p_reg_reg.
DSP Report: register merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/p_reg_reg is absorbed into DSP merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/p_reg_reg.
DSP Report: register merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/p_reg_reg.
DSP Report: operator merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/p_cvt is absorbed into DSP merge_U0/merge_Loop_Read_Mat_U0/ip_accel_app_mul_Xh4_U177/ip_accel_app_mul_Xh4_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-5545] ROM "icmp_ln115_fu_840_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1212]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1218]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1249]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1214]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1219]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1224]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/7bb7/hdl/vhdl/xfOtsuKernel.vhd:1227]
DSP Report: Generating DSP mul_ln104_fu_720_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: operator mul_ln104_fu_720_p2 is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: operator mul_ln104_fu_720_p2 is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: Generating DSP mul_ln104_fu_720_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: operator mul_ln104_fu_720_p2 is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: operator mul_ln104_fu_720_p2 is absorbed into DSP mul_ln104_fu_720_p2.
DSP Report: Generating DSP total_V_fu_539_p2, operation Mode is: A*B.
DSP Report: operator total_V_fu_539_p2 is absorbed into DSP total_V_fu_539_p2.
DSP Report: operator total_V_fu_539_p2 is absorbed into DSP total_V_fu_539_p2.
DSP Report: Generating DSP total_V_reg_1088_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register total_V_reg_1088_reg is absorbed into DSP total_V_reg_1088_reg.
DSP Report: operator total_V_fu_539_p2 is absorbed into DSP total_V_reg_1088_reg.
DSP Report: operator total_V_fu_539_p2 is absorbed into DSP total_V_reg_1088_reg.
DSP Report: Generating DSP mul_ln123_fu_887_p2, operation Mode is: A*B.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: Generating DSP mul_ln123_fu_887_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: Generating DSP mul_ln123_fu_887_p2, operation Mode is: A*B.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: Generating DSP mul_ln123_fu_887_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: operator mul_ln123_fu_887_p2 is absorbed into DSP mul_ln123_fu_887_p2.
DSP Report: Generating DSP ret_V_2_fu_857_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: operator ret_V_2_fu_857_p2 is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: operator ret_V_2_fu_857_p2 is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: Generating DSP ret_V_2_fu_857_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: operator ret_V_2_fu_857_p2 is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: operator ret_V_2_fu_857_p2 is absorbed into DSP ret_V_2_fu_857_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: PCIN+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln121_fu_873_p2, operation Mode is: PCIN+A*B.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: operator mul_ln121_fu_873_p2 is absorbed into DSP mul_ln121_fu_873_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln127_fu_942_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: register A is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: operator mul_ln127_fu_942_p2 is absorbed into DSP mul_ln127_fu_942_p2.
DSP Report: Generating DSP mul_ln135_fu_993_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: register A is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: Generating DSP mul_ln135_fu_993_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: Generating DSP mul_ln135_fu_993_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: register A is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: Generating DSP mul_ln135_fu_993_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: operator mul_ln135_fu_993_p2 is absorbed into DSP mul_ln135_fu_993_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: PCIN+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP mul_ln136_fu_1016_p2, operation Mode is: PCIN+A*B.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: operator mul_ln136_fu_1016_p2 is absorbed into DSP mul_ln136_fu_1016_p2.
DSP Report: Generating DSP ret_V_fu_626_p2, operation Mode is: A*B.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: Generating DSP ret_V_fu_626_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: Generating DSP ret_V_fu_626_p2, operation Mode is: A*B.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: Generating DSP ret_V_fu_626_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: operator ret_V_fu_626_p2 is absorbed into DSP ret_V_fu_626_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: Generating DSP ret_V_1_fu_664_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
DSP Report: operator ret_V_1_fu_664_p2 is absorbed into DSP ret_V_1_fu_664_p2.
INFO: [Synth 8-5784] Optimized 2 bits of RAM "Hoffset_V_U/xFResizeAreaUpSca5jm_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 11 bits.
INFO: [Synth 8-5784] Optimized 3 bits of RAM "Voffset_V_U/xFResizeAreaUpSca6jw_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 10 bits.
INFO: [Synth 8-5784] Optimized 3 bits of RAM "Voffset_V_U/xFResizeAreaUpSca6jw_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 10 bits.
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[31]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_128'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[31]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_82'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_125'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_123'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_122'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_120'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_119'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_118'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[6]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_117'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[7]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_116'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln194_reg_6639_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln194_1_reg_6633_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_59'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_57'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_56'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_54'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_53'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_51'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[6]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_50'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[7]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_49'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[8]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_47'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[9]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_45'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[10]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_43'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[11]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_42'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[12]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_40'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[13]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_39'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[14]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_38'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[15]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_36'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[8]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_115'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[9]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_113'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[10]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_112'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[11]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_111'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[12]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_109'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[13]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_108'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[14]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_106'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[15]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_105'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[16]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_104'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[17]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_80'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[18]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_77'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[19]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_76'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[20]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_74'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[21]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_73'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[22]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_72'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[23]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_70'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[24]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_69'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[25]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_68'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[26]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_67'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[27]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_66'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[28]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_65'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[29]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_63'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_y_1_reg_6756_reg[30]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_62'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[16]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_33'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[17]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_101'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[18]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_100'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[19]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_98'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[20]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_97'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[21]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_96'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[22]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_95'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[23]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_93'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[24]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_92'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[25]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_90'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[26]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_89'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[27]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_88'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[28]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_87'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[29]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_86'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sum_x_1_reg_6751_reg[30]' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_84'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_2_reg_6851_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_7_reg_6856_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_2_reg_6851_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_7_reg_6856_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_2_reg_6851_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_7_reg_6856_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_2_reg_6851_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_7_reg_6856_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_2_reg_6851_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_7_reg_6856_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_2_reg_6851_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_7_reg_6856_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_1_reg_6526_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_5_reg_6531_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_1_reg_6526_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_5_reg_6531_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_1_reg_6526_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_5_reg_6531_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_1_reg_6526_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_5_reg_6531_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_1_reg_6526_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_5_reg_6531_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_1_reg_6526_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_5_reg_6531_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_reg_6388_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_3_reg_6393_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_reg_6388_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_3_reg_6393_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_reg_6388_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_3_reg_6393_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_reg_6388_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_3_reg_6393_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_reg_6388_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_3_reg_6393_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln148_reg_6388_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln148_3_reg_6393_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln258_reg_6622_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln194_1_reg_6633_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln258_reg_6622_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln194_reg_6639_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln258_reg_6622_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln194_reg_6639_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln194_reg_6639_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln194_1_reg_6633_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln194_reg_6639_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln194_1_reg_6633_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln125_reg_7168_reg[0]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln125_1_reg_7173_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln125_reg_7168_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln125_1_reg_7173_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln125_reg_7168_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln125_1_reg_7173_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln125_reg_7168_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln125_1_reg_7173_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln125_reg_7168_reg[4]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln125_1_reg_7173_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/zext_ln125_reg_7168_reg[5]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln125_1_reg_7173_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/i_13_32' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_103'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/i_13_103' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_81'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/i_13_60' (FDE) to 'U0/get_crop_lines_U0i_13_1/i_13_81'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_1/i_13_81)
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sub_ln269_1_reg_6822_reg[1]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln145_2_reg_6827_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sub_ln269_1_reg_6822_reg[2]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln145_2_reg_6827_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/get_crop_lines_U0i_13_1/sub_ln269_1_reg_6822_reg[3]' (FDE) to 'U0/get_crop_lines_U0i_13_1/zext_ln145_2_reg_6827_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_1/ip_accel_app_sdivMgi_U128/\ip_accel_app_sdivMgi_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_1/\p_1_out[13]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_1/ip_accel_app_sdivMgi_U128/\ip_accel_app_sdivMgi_div_U/ip_accel_app_sdivMgi_div_u_0/dividend0_reg[15] )
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivKfY_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivKfY__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivLf8_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivLf8__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivKfY_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivKfY__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivLf8_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivLf8__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivMgi_div_U/done_reg) is unused and will be removed from module ip_accel_app_sdivMgi__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivMgi_div_U/ip_accel_app_sdivMgi_div_u_0/sign0_reg[0]) is unused and will be removed from module ip_accel_app_sdivMgi__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivMgi_div_U/dividend0_reg[15]) is unused and will be removed from module ip_accel_app_sdivMgi__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivMgi_div_U/ip_accel_app_sdivMgi_div_u_0/dividend0_reg[15]) is unused and will be removed from module ip_accel_app_sdivMgi__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivNgs_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivNgs__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivNgs_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivNgs.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivKfY_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivKfY__3.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivLf8_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivLf8__3.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivKfY_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivKfY.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udivLf8_div_U/done_reg) is unused and will be removed from module ip_accel_app_udivLf8.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/i_13_92)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/i_13_40)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/ip_accel_app_sdivMgi_div_u_0/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/get_crop_lines_U0i_13_2/\ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/ip_accel_app_sdivOgC_div_u_0/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/ap_phi_reg_pp1_iter1_flag_write_2_reg_453_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/weed_detection_U0i_13_3/get_vegetation_image_U0/grp_extractChannel_fu_286/\trunc_ln132_reg_42_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/divisor0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/weed_detection_U0i_13_3/\resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/dividend0_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (trunc_ln132_reg_42_reg[2]) is unused and will be removed from module extractChannel.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivpcA_div_U/dividend0_reg[17]) is unused and will be removed from module ip_accel_app_sdivpcA.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivpcA_div_U/dividend0_reg[14]) is unused and will be removed from module ip_accel_app_sdivpcA.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/dividend0_reg[14]) is unused and will be removed from module ip_accel_app_sdivpcA.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/dividend0_reg[7]) is unused and will be removed from module ip_accel_app_sdivpcA.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivpcA_div_U/done_reg) is unused and will be removed from module ip_accel_app_sdivpcA.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/sign0_reg[0]) is unused and will be removed from module ip_accel_app_sdivpcA.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/dividend0_reg[8]) is unused and will be removed from module ip_accel_app_sdivqcK__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/dividend0_reg[8]) is unused and will be removed from module ip_accel_app_sdivqcK__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/done_reg) is unused and will be removed from module ip_accel_app_sdivqcK__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/sign0_reg[0]) is unused and will be removed from module ip_accel_app_sdivqcK__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/dividend0_reg[8]) is unused and will be removed from module ip_accel_app_sdivqcK__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/dividend0_reg[8]) is unused and will be removed from module ip_accel_app_sdivqcK__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/done_reg) is unused and will be removed from module ip_accel_app_sdivqcK__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/sign0_reg[0]) is unused and will be removed from module ip_accel_app_sdivqcK__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/dividend0_reg[8]) is unused and will be removed from module ip_accel_app_sdivqcK.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/dividend0_reg[8]) is unused and will be removed from module ip_accel_app_sdivqcK.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/done_reg) is unused and will be removed from module ip_accel_app_sdivqcK.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/sign0_reg[0]) is unused and will be removed from module ip_accel_app_sdivqcK.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/done_reg) is unused and will be removed from module ip_accel_app_sdivrcU__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/sign0_reg[0]) is unused and will be removed from module ip_accel_app_sdivrcU__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/dividend0_reg[24]) is unused and will be removed from module ip_accel_app_sdivrcU__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/dividend0_reg[15]) is unused and will be removed from module ip_accel_app_sdivrcU__1.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/done_reg) is unused and will be removed from module ip_accel_app_sdivrcU__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/sign0_reg[0]) is unused and will be removed from module ip_accel_app_sdivrcU__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/dividend0_reg[24]) is unused and will be removed from module ip_accel_app_sdivrcU__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/dividend0_reg[15]) is unused and will be removed from module ip_accel_app_sdivrcU__2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/done_reg) is unused and will be removed from module ip_accel_app_sdivrcU.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/sign0_reg[0]) is unused and will be removed from module ip_accel_app_sdivrcU.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/dividend0_reg[24]) is unused and will be removed from module ip_accel_app_sdivrcU.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/dividend0_reg[15]) is unused and will be removed from module ip_accel_app_sdivrcU.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module get_vegetation_image.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udiv0iy_U206/ip_accel_app_udiv0iy_div_U/dividend0_reg[30]) is unused and will be removed from module xFUDivAreaUp_2.
WARNING: [Synth 8-3332] Sequential element (ip_accel_app_udiv0iy_U206/ip_accel_app_udiv0iy_div_U/ip_accel_app_udiv0iy_div_u_0/dividend0_reg[30]) is unused and will be removed from module xFUDivAreaUp_2.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[23]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[22]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[21]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[20]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[19]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[18]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[17]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[16]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[15]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[14]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[13]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[12]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[11]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[10]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[9]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[8]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[7]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[6]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[5]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[4]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[3]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[2]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[1]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_0_V_2_fu_216_reg[0]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[23]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[22]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[21]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[20]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[19]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[18]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[17]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[16]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[15]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[14]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[13]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[12]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[11]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[10]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[9]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[8]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[7]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[6]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[5]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[4]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[3]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[2]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[1]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_1_V_2_fu_220_reg[0]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_2_V_2_fu_224_reg[23]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_2_V_2_fu_224_reg[22]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_2_V_2_fu_224_reg[21]) is unused and will be removed from module xFResizeAreaUpScale_s.
WARNING: [Synth 8-3332] Sequential element (line0_2_V_2_fu_224_reg[20]) is unused and will be removed from module xFResizeAreaUpScale_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Removed BRAM instance from module get_crop_lines__GB0 due to constant propagation
Removed 1 RAM instances from module get_crop_lines__GB0 due to constant propagation
Removed BRAM instance from module get_crop_lines__GB0 due to constant propagation
Removed 1 RAM instances from module get_crop_lines__GB0 due to constant propagation
Removed BRAM instance from module get_crop_lines__GB0 due to constant propagation
Removed 1 RAM instances from module get_crop_lines__GB0 due to constant propagation
Removed BRAM instance from module get_crop_lines__GB0 due to constant propagation
Removed 1 RAM instances from module get_crop_lines__GB0 due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:22 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-----------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                          | Depth x Width | Implemented As | 
+-------------------------+-----------------------------------------------------+---------------+----------------+
|Inverse_xf_divisiudo_rom | q0_reg                                              | 4096x16       | Block RAM      | 
|get_crop_lines_seBew_rom | p_0_out                                             | 16x8          | LUT            | 
|get_crop_lines_seBew_rom | p_0_out                                             | 16x8          | LUT            | 
|ip_accel_app             | p_0_out                                             | 16x8          | LUT            | 
|ip_accel_app             | p_0_out                                             | 16x8          | LUT            | 
|ip_accel_app             | p_0_out                                             | 16x8          | LUT            | 
|ip_accel_app             | p_0_out                                             | 16x8          | LUT            | 
|Inverse                  | xf_division_lut_U/Inverse_xf_divisiudo_rom_U/q0_reg | 4096x16       | Block RAM      | 
|Inverse                  | xf_division_lut_U/Inverse_xf_divisiudo_rom_U/q0_reg | 4096x16       | Block RAM      | 
+-------------------------+-----------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|get_crop_lines_hixdS_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|get_crop_lines_hixdS_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|get_crop_lines_ceAem_ram: | ram_reg    | 128 x 48(READ_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|resizeNNBilinear_eOg_ram: | ram_reg    | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|resizeNNBilinear_eOg_ram: | ram_reg    | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|resizeNNBilinear_eOg_ram: | ram_reg    | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|get_vegetation_imlbW_ram: | ram_reg    | 64 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 64     | 
|get_vegetation_immb6_ram: | ram_reg    | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|get_vegetation_immb6_ram: | ram_reg    | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|get_vegetation_immb6_ram: | ram_reg    | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xFResizeAreaUpSca2iS_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpSca2iS_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpSca2iS_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpSca5jm_ram: | ram_reg    | 2 K x 13(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFResizeAreaUpSca6jw_ram: | ram_reg    | 1 K x 13(READ_FIRST)   | W | R | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaUpSca7jG_ram: | ram_reg    | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|xFResizeAreaUpSca8jQ_ram: | ram_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFHistogramKernelsc4_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xfOtsuKernel_Histvdy_ram: | ram_reg    | 256 x 33(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKernelsc4_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKernelsc4_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------------------------------------+----------------+----------------------+-----------------+
|U0          | lines_U/get_crop_lines_liFfa_ram_U/ram_reg                                  | User Attribute | 8 x 57               | RAM16X1S x 57   | 
|U0          | last_c_U/get_crop_lines_laCeG_ram_U/ram_reg                                 | User Attribute | 4 x 48               | RAM16X1S x 48   | 
|U0          | line_bases_U/get_crop_lines_lizec_ram_U/ram_reg                             | User Attribute | 8 x 17               | RAM16X1S x 17   | 
|U0          | line_centroids_U/get_crop_lines_liEe0_ram_U/ram_reg                         | User Attribute | 16 x 48              | RAM16X1S x 48   | 
|U0          | last_centroids_U/get_crop_lines_laCeG_ram_U/ram_reg                         | User Attribute | 4 x 48               | RAM16X1S x 48   | 
|U0          | sectors_weed_classif_U0/quadrant_space_U/sectors_weed_clasUhA_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16   | 
+------------+-----------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|get_crop_lines               | A*B                       | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A*B2                      | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A*B2           | 24     | 16     | -      | -      | 38     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (A2*B2)'                  | 24     | 9      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|get_crop_lines               | A*B2                      | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|get_crop_lines               | (PCIN>>17)+A*B2           | 24     | 14     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (A2*B2)'                  | 24     | 9      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ip_accel_app_mul_Rg6_DSP48_6 | (A2*(B:0xb4)')'           | 24     | 10     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ip_accel_app                 | (A''*B2)'                 | 24     | 17     | -      | -      | 41     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ip_accel_app                 | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B2                     | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (C+(A''*B'')')'           | 25     | 18     | 32     | -      | 32     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app                 | A2*B2                     | 21     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 21     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B2                     | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B2                     | 21     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (C+(A''*B'')')'           | 25     | 18     | 32     | -      | 32     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app                 | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (C+(A''*B'')')'           | 25     | 18     | 32     | -      | 32     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app                 | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B2                     | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A2*B2          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | A2*B                      | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+A*B2           | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (A:0x15556)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (PCIN>>17)+(A:0x15556)*B2 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_accel_app                 | (A:0x155556)*B2           | 22     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|resizeNNBilinear             | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|resizeNNBilinear             | (PCIN>>17)+A*B            | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|resizeNNBilinear             | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|resizeNNBilinear             | (PCIN>>17)+A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ip_accel_app_mul_ibs_DSP48_1 | (A''*B2)'                 | 13     | 9      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A''*B2)')'            | 22     | 18     | 21     | -      | 22     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app_mul_hbi_DSP48_0 | (A2*B2)'                  | 12     | 12     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A2*B'')')'            | 23     | 18     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app_mul_ibs_DSP48_1 | (A''*B2)'                 | 13     | 9      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A''*B2)')'            | 22     | 18     | 21     | -      | 22     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A2*B'')')'            | 23     | 18     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|ip_accel_app_mul_ibs_DSP48_1 | (A''*B2)'                 | 13     | 9      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A''*B2)')'            | 22     | 18     | 21     | -      | 22     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|resizeNNBilinear             | (C+(A2*B'')')'            | 23     | 18     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|get_vegetation_image         | A*B                       | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|get_vegetation_image         | (PCIN>>17)+A*B            | 24     | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|get_vegetation_image         | A*B                       | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|get_vegetation_image         | (PCIN>>17)+A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CoreProcessUpArea_2          | (PCIN>>17)+A*B            | 16     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaUpScale_s        | A*B                       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaUpScale_s        | (PCIN>>17)+A*B            | 22     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaUpScale_s        | A*B                       | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaUpScale_s        | (PCIN>>17)+A*B            | 22     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ip_accel_app_mul_Xh4_DSP48_8 | (A2*(B:0xb4)')'           | 10     | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|xfOtsuKernel                 | A*B2                      | 18     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B2           | 15     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B2                      | 18     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B2           | 17     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 13     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A*B                  | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A*B                  | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 13     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A2*B2                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B2          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B           | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A2*B           | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A*B                  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | PCIN+A*B                  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 16     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 12     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xfOtsuKernel                 | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_13_1/i_13_0/histogram_U/get_crop_lines_hixdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_13_1/i_13_2/smoothed_U/get_crop_lines_hixdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_13_1/i_13_3/centroids_U/get_crop_lines_ceAem_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_13_1/i_13_3/centroids_U/get_crop_lines_ceAem_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/get_crop_lines_U0i_13_1/i_13_3/centroids_U/get_crop_lines_ceAem_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_3/resizeNNBilinear_U0/line_buffer_0_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_3/resizeNNBilinear_U0/line_buffer_0_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_3/resizeNNBilinear_U0/line_buffer_0_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_3/resizeNNBilinear_U0/line_buffer_0_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_4/resizeNNBilinear_U0/line_buffer_1_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_4/resizeNNBilinear_U0/line_buffer_1_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_4/resizeNNBilinear_U0/line_buffer_1_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_4/resizeNNBilinear_U0/line_buffer_1_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_5/resizeNNBilinear_U0/line_buffer_2_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_5/resizeNNBilinear_U0/line_buffer_2_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_5/resizeNNBilinear_U0/line_buffer_2_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/i_13_5/resizeNNBilinear_U0/line_buffer_2_0_V_U/resizeNNBilinear_eOg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_0/veg_img_data_V_U/get_vegetation_imlbW_ram_U/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_1/r_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_1/r_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_1/r_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_1/r_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_1/r_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_1/r_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_1/r_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_1/r_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_4/g_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_4/g_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_4/g_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_4/g_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_4/g_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_4/g_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_4/g_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_4/g_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_5/b_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_5/b_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_5/b_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_5/b_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_5/b_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_5/b_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_5/b_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_3/get_vegetation_image_U0/i_13_5/b_channel_data_V_U/get_vegetation_immb6_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_1/lbuf_in0_V_U/xFResizeAreaUpSca2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_1/lbuf_in0_V_U/xFResizeAreaUpSca2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_2/lbuf_in1_V_U/xFResizeAreaUpSca2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_2/lbuf_in1_V_U/xFResizeAreaUpSca2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_3/lbuf_in2_V_U/xFResizeAreaUpSca2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_3/lbuf_in2_V_U/xFResizeAreaUpSca2iS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_5/Hoffset_V_U/xFResizeAreaUpSca5jm_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_6/Voffset_V_U/xFResizeAreaUpSca6jw_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_6/Voffset_V_U/xFResizeAreaUpSca6jw_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_7/Hweight_U/xFResizeAreaUpSca7jG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_4/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/i_13_7/Hweight_U/xFResizeAreaUpSca7jG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/i_13_9/segment_image_U0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKernelsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/i_13_9/segment_image_U0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKernelsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/i_13_1/HistArray_V_U/xfOtsuKernel_Histvdy_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/i_13_1/HistArray_V_U/xfOtsuKernel_Histvdy_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_227/i_13_0/xf_division_lut_U/Inverse_xf_divisiudo_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_227/i_13_0/xf_division_lut_U/Inverse_xf_divisiudo_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_239/i_13_0/xf_division_lut_U/Inverse_xf_divisiudo_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/grp_Inverse_fu_239/i_13_0/xf_division_lut_U/Inverse_xf_divisiudo_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/i_13_10/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist_0_U/xFHistogramKernelsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/i_13_10/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist_0_U/xFHistogramKernelsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/i_13_11/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist1_0_U/xFHistogramKernelsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0i_13_5/i_13_11/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xFHistogramKernel_fu_35/tmp_hist1_0_U/xFHistogramKernelsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |get_crop_lines__GB0  |           1|     16532|
|2     |get_crop_lines__GB1  |           1|      4113|
|3     |weed_detection__GCB0 |           1|     12061|
|4     |weed_detection__GCB1 |           1|      6554|
|5     |weed_detection__GCB2 |           1|      5131|
|6     |ip_accel_app__GC0    |           1|      1003|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:27 ; elapsed = 00:03:38 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:41 ; elapsed = 00:03:53 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|get_crop_lines_hixdS_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|get_crop_lines_hixdS_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|get_crop_lines_ceAem_ram: | ram_reg    | 128 x 48(READ_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|resizeNNBilinear_eOg_ram: | ram_reg    | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|resizeNNBilinear_eOg_ram: | ram_reg    | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|resizeNNBilinear_eOg_ram: | ram_reg    | 2 K x 24(READ_FIRST)   | W | R | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|get_vegetation_imlbW_ram: | ram_reg    | 64 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 64     | 
|get_vegetation_immb6_ram: | ram_reg    | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|get_vegetation_immb6_ram: | ram_reg    | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|get_vegetation_immb6_ram: | ram_reg    | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xFResizeAreaUpSca2iS_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpSca2iS_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpSca2iS_ram: | ram_reg    | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaUpSca5jm_ram: | ram_reg    | 2 K x 13(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFResizeAreaUpSca6jw_ram: | ram_reg    | 1 K x 13(READ_FIRST)   | W | R | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaUpSca7jG_ram: | ram_reg    | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|xFResizeAreaUpSca8jQ_ram: | ram_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFHistogramKernelsc4_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xfOtsuKernel_Histvdy_ram: | ram_reg    | 256 x 33(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKernelsc4_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFHistogramKernelsc4_ram: | ram_reg    | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------------------------------------+----------------+----------------------+-----------------+
|U0          | lines_U/get_crop_lines_liFfa_ram_U/ram_reg                                  | User Attribute | 8 x 57               | RAM16X1S x 57   | 
|U0          | last_c_U/get_crop_lines_laCeG_ram_U/ram_reg                                 | User Attribute | 4 x 48               | RAM16X1S x 48   | 
|U0          | line_bases_U/get_crop_lines_lizec_ram_U/ram_reg                             | User Attribute | 8 x 17               | RAM16X1S x 17   | 
|U0          | line_centroids_U/get_crop_lines_liEe0_ram_U/ram_reg                         | User Attribute | 16 x 48              | RAM16X1S x 48   | 
|U0          | last_centroids_U/get_crop_lines_laCeG_ram_U/ram_reg                         | User Attribute | 4 x 48               | RAM16X1S x 48   | 
|U0          | sectors_weed_classif_U0/quadrant_space_U/sectors_weed_clasUhA_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16   | 
+------------+-----------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |get_crop_lines__GB0  |           1|     16532|
|2     |get_crop_lines__GB1  |           1|      4113|
|3     |weed_detection__GCB0 |           1|     12061|
|4     |weed_detection__GCB1 |           1|      6554|
|5     |weed_detection__GCB2 |           1|      5131|
|6     |ip_accel_app__GC0    |           1|      1003|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/histogram_U/get_crop_lines_hixdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/smoothed_U/get_crop_lines_hixdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/centroids_U/get_crop_lines_ceAem_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/weed_detection_U0/get_crop_lines_U0/centroids_U/get_crop_lines_ceAem_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:03 ; elapsed = 00:04:14 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[18] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[18]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[19] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[19]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[20] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[20]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[21] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[21]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[22] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[22]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[23] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[23]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[24] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[24]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[25] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[25]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[26] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[26]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[27] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[27]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[28] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[28]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[29] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[29]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[30] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[30]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[31] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[31]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[32] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[32]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[33] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[33]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[34] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[34]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[35] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[35]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[36] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[36]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[37] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[37]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[38] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[38]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[39] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[39]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[40] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[40]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[41] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[41]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[42] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[42]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[43] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[43]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[44] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[44]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[45] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[45]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[46] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[46]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[47] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[47]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[48] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[48]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[49] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[49]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[50] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[50]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[51] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[51]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[52] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[52]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[53] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[53]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[54] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[54]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[55] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/divisor0_reg[55]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[31] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[31]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[30] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[30]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[29] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[29]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[28] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[28]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[27] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[27]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[26] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[26]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[25] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[25]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[24] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[24]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[23] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[23]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[22] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[22]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[21] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[21]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[20] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[20]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[19] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[19]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[18] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[18]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[17] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[17]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[16] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[16]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[15] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[15]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[14] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[14]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[13] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[13]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[12] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[12]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[11] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[11]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[10] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[10]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[9] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U84/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[9]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[31] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[31]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[30] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[30]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[29] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[29]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[28] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[28]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[27] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[27]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[26] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[26]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[25] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[25]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[24] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[24]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[23] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[23]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[22] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[22]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[21] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[21]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[20] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[20]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[19] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[19]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[18] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[18]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[17] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[17]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[16] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[16]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[15] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[15]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[14] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[14]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[13] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[13]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[12] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[12]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[11] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[11]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[10] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[10]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[9] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U85/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[9]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[31] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[31]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[30] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[30]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[29] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[29]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[28] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[28]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[27] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[27]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[26] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[26]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[25] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[25]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[24] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[24]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[23] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[23]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[22] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[22]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[21] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[21]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[20] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[20]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[19] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[19]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[18] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[18]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[17] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[17]_inv.
INFO: [Synth 8-5365] Flop weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[16] is being inverted and renamed to weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/divisor0_reg[16]_inv.
INFO: [Common 17-14] Message 'Synth 8-5365' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6064] Net \weed_detection_U0/get_vegetation_image_U0/b_channel_data_V_we0  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \weed_detection_U0/get_vegetation_image_U0/g_channel_data_V_we0  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \weed_detection_U0/get_vegetation_image_U0/r_channel_data_V_we0  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \weed_detection_U0/get_vegetation_image_U0/we0  is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:05 ; elapsed = 00:04:17 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:05 ; elapsed = 00:04:17 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:11 ; elapsed = 00:04:23 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:11 ; elapsed = 00:04:23 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:12 ; elapsed = 00:04:23 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:12 ; elapsed = 00:04:24 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/icmp_ln879_15_reg_2236_pp1_iter7_reg_reg[0]                                                                                                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/and_ln411_reg_2246_pp1_iter7_reg_reg[0]                                                                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/and_ln411_1_reg_2242_pp1_iter7_reg_reg[0]                                                                                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/trunc_ln647_reg_2330_pp1_iter7_reg_reg[7]                                                                                                           | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/p_Result_i_i_i_i23_2_reg_2358_pp1_iter7_reg_reg[7]                                                                                                  | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/p_Result_i_i_i_i23_4_reg_2379_pp1_iter7_reg_reg[7]                                                                                                  | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/ip_accel_app_sdivMgi_U128/ip_accel_app_sdivMgi_div_U/ip_accel_app_sdivMgi_div_u_0/r_stage_reg[64]                                                     | 64     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/ip_accel_app_sdivOgC_U136/ip_accel_app_sdivOgC_div_U/ip_accel_app_sdivOgC_div_u_0/r_stage_reg[64]                                                     | 64     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/ip_accel_app_sdivMgi_U133/ip_accel_app_sdivMgi_div_U/ip_accel_app_sdivMgi_div_u_0/r_stage_reg[64]                                                     | 64     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/ip_accel_app_udivNgs_U129/ip_accel_app_udivNgs_div_U/ip_accel_app_udivNgs_div_u_0/r_stage_reg[32]                                                     | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/ip_accel_app_udivLf8_U125/ip_accel_app_udivLf8_div_U/ip_accel_app_udivLf8_div_u_0/r_stage_reg[32]                                                     | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/ip_accel_app_udivLf8_U127/ip_accel_app_udivLf8_div_U/ip_accel_app_udivLf8_div_u_0/r_stage_reg[32]                                                     | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/ip_accel_app_udivLf8_U132/ip_accel_app_udivLf8_div_U/ip_accel_app_udivLf8_div_u_0/r_stage_reg[32]                                                     | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ip_accel_app | weed_detection_U0/get_crop_lines_U0/ip_accel_app_udivLf8_U135/ip_accel_app_udivLf8_div_U/ip_accel_app_udivLf8_div_u_0/r_stage_reg[32]                                                     | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/grp_xfUDivResize_fu_519/ip_accel_app_udivdEe_U53/ip_accel_app_udivdEe_div_U/ip_accel_app_udivdEe_div_u_0/r_stage_reg[40]                            | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivpcA_U83/ip_accel_app_sdivpcA_div_U/ip_accel_app_sdivpcA_div_u_0/r_stage_reg[18]                                                | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivqcK_U86/ip_accel_app_sdivqcK_div_U/ip_accel_app_sdivqcK_div_u_0/r_stage_reg[9]                                                 | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ip_accel_app | weed_detection_U0/get_vegetation_image_U0/ip_accel_app_sdivrcU_U87/ip_accel_app_sdivrcU_div_U/ip_accel_app_sdivrcU_div_u_0/r_stage_reg[25]                                                | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ip_accel_app | weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/grp_xFUDivAreaUp_2_fu_984/ip_accel_app_udiv0iy_U206/ip_accel_app_udiv0iy_div_U/ip_accel_app_udiv0iy_div_u_0/r_stage_reg[45] | 45     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|ip_accel_app | weed_detection_U0/resizeNNBilinear_U0/ap_enable_reg_pp1_iter7_reg                                                                                                                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1835|
|2     |DSP48E1    |    19|
|3     |DSP48E1_1  |    14|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_12 |     3|
|7     |DSP48E1_2  |     3|
|8     |DSP48E1_3  |     1|
|9     |DSP48E1_4  |     4|
|10    |DSP48E1_5  |    30|
|11    |DSP48E1_6  |     3|
|12    |DSP48E1_7  |    24|
|13    |DSP48E1_8  |     3|
|14    |LUT1       |  1318|
|15    |LUT2       |  3920|
|16    |LUT3       |  3407|
|17    |LUT4       |  2573|
|18    |LUT5       |  1407|
|19    |LUT6       |  2281|
|20    |MUXF7      |    47|
|21    |MUXF8      |    18|
|22    |RAM16X1S   |   234|
|23    |RAMB18E1   |     2|
|24    |RAMB18E1_1 |     2|
|25    |RAMB18E1_2 |     3|
|26    |RAMB18E1_3 |     1|
|27    |RAMB18E1_4 |     4|
|28    |RAMB36E1   |     3|
|29    |RAMB36E1_1 |    56|
|30    |RAMB36E1_2 |    56|
|31    |RAMB36E1_3 |     3|
|32    |RAMB36E1_4 |     3|
|33    |RAMB36E1_5 |     1|
|34    |RAMB36E1_6 |     1|
|35    |RAMB36E1_7 |     1|
|36    |SRL16E     |    38|
|37    |SRLC32E    |    16|
|38    |FDRE       | 11458|
|39    |FDSE       |   304|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+----------------------------------------+------+
|      |Instance                                         |Module                                  |Cells |
+------+-------------------------------------------------+----------------------------------------+------+
|1     |top                                              |                                        | 29098|
|2     |  U0                                             |ip_accel_app                            | 29098|
|3     |    AXIvideo2xfMat_U0                            |AXIvideo2xfMat                          |   473|
|4     |      regslice_both_AXI_video_strm_V_data_V_U    |regslice_both_102                       |   197|
|5     |        ibuf_inst                                |xil_defaultlib_ibuf_109                 |    51|
|6     |        obuf_inst                                |xil_defaultlib_obuf_110                 |   146|
|7     |      regslice_both_AXI_video_strm_V_last_V_U    |regslice_both__parameterized3_103       |    14|
|8     |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized1_107 |     5|
|9     |        obuf_inst                                |xil_defaultlib_obuf__parameterized1_108 |     9|
|10    |      regslice_both_AXI_video_strm_V_user_V_U    |regslice_both__parameterized3_104       |    11|
|11    |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized1_105 |     5|
|12    |        obuf_inst                                |xil_defaultlib_obuf__parameterized1_106 |     6|
|13    |    img_in_cols_channel7_U                       |fifo_w12_d2_A_x0                        |     9|
|14    |    img_in_data_V_U                              |fifo_w24_d1_A_x                         |    33|
|15    |      U_fifo_w24_d1_A_x_shiftReg                 |fifo_w24_d1_A_x_shiftReg_101            |    24|
|16    |    img_out_data_V_U                             |fifo_w24_d1_A_x_0                       |    33|
|17    |      U_fifo_w24_d1_A_x_shiftReg                 |fifo_w24_d1_A_x_shiftReg                |    25|
|18    |    start_for_xfMat2Abek_U                       |start_for_xfMat2Abek                    |    10|
|19    |    weed_detection_U0                            |weed_detection                          | 28167|
|20    |      add_2440_U0                                |add_2440                                |   117|
|21    |        grp_xFarithm_proc_2468_fu_20             |xFarithm_proc_2468                      |   113|
|22    |      bottom_data_V_U                            |fifo_w8_d1_A                            |     8|
|23    |      duplicateMat_2451_U0                       |duplicateMat_2451                       |   653|
|24    |        dst1_V_V_U                               |fifo_w24_d2_A                           |    56|
|25    |          U_fifo_w24_d2_A_shiftReg               |fifo_w24_d2_A_shiftReg_100              |    48|
|26    |        dst_V_V_U                                |fifo_w24_d2_A_95                        |    56|
|27    |          U_fifo_w24_d2_A_shiftReg               |fifo_w24_d2_A_shiftReg_99               |    48|
|28    |        duplicateMat_2_Block_U0                  |duplicateMat_2_Block                    |    11|
|29    |        duplicateMat_2_Loop_1_U0                 |duplicateMat_2_Loop_1                   |   190|
|30    |        duplicateMat_2_Loop_U0                   |duplicateMat_2_Loop_s                   |    92|
|31    |        p_dst1_cols_c_i_U                        |fifo_w12_d4_A                           |    15|
|32    |          U_fifo_w12_d4_A_shiftReg               |fifo_w12_d4_A_shiftReg                  |     4|
|33    |        p_dst1_rows_c_i_U                        |fifo_w11_d4_A                           |    17|
|34    |          U_fifo_w11_d4_A_shiftReg               |fifo_w11_d4_A_shiftReg                  |     6|
|35    |        p_src_cols_load6_loc_1_U                 |fifo_w12_d2_A                           |    14|
|36    |          U_fifo_w12_d2_A_shiftReg               |fifo_w12_d2_A_shiftReg_98               |     6|
|37    |        p_src_cols_load6_loc_s_U                 |fifo_w12_d2_A_96                        |    10|
|38    |          U_fifo_w12_d2_A_shiftReg               |fifo_w12_d2_A_shiftReg                  |     2|
|39    |        src_V_V_U                                |fifo_w24_d2_A_97                        |    80|
|40    |          U_fifo_w24_d2_A_shiftReg               |fifo_w24_d2_A_shiftReg                  |    72|
|41    |        start_for_duplicabkb_U                   |start_for_duplicabkb                    |    14|
|42    |        start_for_xFDuplicud_U                   |start_for_xFDuplicud                    |     9|
|43    |        xFDuplicate_2_U0                         |xFDuplicate_2                           |    86|
|44    |      erode_U0                                   |erode                                   |   181|
|45    |        grp_xferode_fu_18                        |xferode                                 |   178|
|46    |      eroded_0_data_V_U                          |fifo_w8_d1_A_4                          |     5|
|47    |      get_12th_segment_U0                        |get_12th_segment                        |    29|
|48    |      get_crop_lines_U0                          |get_crop_lines                          | 14098|
|49    |        centroids_U                              |get_crop_lines_ceAem                    |   230|
|50    |          get_crop_lines_ceAem_ram_U             |get_crop_lines_ceAem_ram                |   230|
|51    |        histogram_U                              |get_crop_lines_hixdS                    |    50|
|52    |          get_crop_lines_hixdS_ram_U             |get_crop_lines_hixdS_ram_94             |    50|
|53    |        ip_accel_app_mac_PgM_U137                |ip_accel_app_mac_PgM                    |     3|
|54    |          ip_accel_app_mac_PgM_DSP48_4_U         |ip_accel_app_mac_PgM_DSP48_4_93         |     3|
|55    |        ip_accel_app_mac_PgM_U139                |ip_accel_app_mac_PgM_59                 |     3|
|56    |          ip_accel_app_mac_PgM_DSP48_4_U         |ip_accel_app_mac_PgM_DSP48_4_92         |     3|
|57    |        ip_accel_app_mac_PgM_U141                |ip_accel_app_mac_PgM_60                 |     2|
|58    |          ip_accel_app_mac_PgM_DSP48_4_U         |ip_accel_app_mac_PgM_DSP48_4            |     2|
|59    |        ip_accel_app_mul_QgW_U138                |ip_accel_app_mul_QgW                    |    83|
|60    |          ip_accel_app_mul_QgW_DSP48_5_U         |ip_accel_app_mul_QgW_DSP48_5_91         |    83|
|61    |        ip_accel_app_mul_QgW_U140                |ip_accel_app_mul_QgW_61                 |    83|
|62    |          ip_accel_app_mul_QgW_DSP48_5_U         |ip_accel_app_mul_QgW_DSP48_5            |    83|
|63    |        ip_accel_app_mul_Rg6_U142                |ip_accel_app_mul_Rg6                    |    93|
|64    |          ip_accel_app_mul_Rg6_DSP48_6_U         |ip_accel_app_mul_Rg6_DSP48_6            |    93|
|65    |        ip_accel_app_mul_Shg_U143                |ip_accel_app_mul_Shg                    |    54|
|66    |          ip_accel_app_mul_Shg_DSP48_7_U         |ip_accel_app_mul_Shg_DSP48_7            |    54|
|67    |        ip_accel_app_sdivMgi_U128                |ip_accel_app_sdivMgi                    |  1173|
|68    |          ip_accel_app_sdivMgi_div_U             |ip_accel_app_sdivMgi_div_89             |  1173|
|69    |            ip_accel_app_sdivMgi_div_u_0         |ip_accel_app_sdivMgi_div_u_90           |   556|
|70    |        ip_accel_app_sdivMgi_U133                |ip_accel_app_sdivMgi_62                 |  1073|
|71    |          ip_accel_app_sdivMgi_div_U             |ip_accel_app_sdivMgi_div                |  1073|
|72    |            ip_accel_app_sdivMgi_div_u_0         |ip_accel_app_sdivMgi_div_u              |   492|
|73    |        ip_accel_app_sdivOgC_U136                |ip_accel_app_sdivOgC                    |  1065|
|74    |          ip_accel_app_sdivOgC_div_U             |ip_accel_app_sdivOgC_div                |  1065|
|75    |            ip_accel_app_sdivOgC_div_u_0         |ip_accel_app_sdivOgC_div_u              |   478|
|76    |        ip_accel_app_udivKfY_U124                |ip_accel_app_udivKfY                    |   349|
|77    |          ip_accel_app_udivKfY_div_U             |ip_accel_app_udivKfY_div_87             |   349|
|78    |            ip_accel_app_udivKfY_div_u_0         |ip_accel_app_udivKfY_div_u_88           |   262|
|79    |        ip_accel_app_udivKfY_U126                |ip_accel_app_udivKfY_63                 |   349|
|80    |          ip_accel_app_udivKfY_div_U             |ip_accel_app_udivKfY_div_85             |   349|
|81    |            ip_accel_app_udivKfY_div_u_0         |ip_accel_app_udivKfY_div_u_86           |   262|
|82    |        ip_accel_app_udivKfY_U131                |ip_accel_app_udivKfY_64                 |   349|
|83    |          ip_accel_app_udivKfY_div_U             |ip_accel_app_udivKfY_div_83             |   349|
|84    |            ip_accel_app_udivKfY_div_u_0         |ip_accel_app_udivKfY_div_u_84           |   262|
|85    |        ip_accel_app_udivKfY_U134                |ip_accel_app_udivKfY_65                 |   374|
|86    |          ip_accel_app_udivKfY_div_U             |ip_accel_app_udivKfY_div                |   374|
|87    |            ip_accel_app_udivKfY_div_u_0         |ip_accel_app_udivKfY_div_u              |   262|
|88    |        ip_accel_app_udivLf8_U125                |ip_accel_app_udivLf8                    |   328|
|89    |          ip_accel_app_udivLf8_div_U             |ip_accel_app_udivLf8_div_81             |   328|
|90    |            ip_accel_app_udivLf8_div_u_0         |ip_accel_app_udivLf8_div_u_82           |   237|
|91    |        ip_accel_app_udivLf8_U127                |ip_accel_app_udivLf8_66                 |   328|
|92    |          ip_accel_app_udivLf8_div_U             |ip_accel_app_udivLf8_div_79             |   328|
|93    |            ip_accel_app_udivLf8_div_u_0         |ip_accel_app_udivLf8_div_u_80           |   237|
|94    |        ip_accel_app_udivLf8_U132                |ip_accel_app_udivLf8_67                 |   328|
|95    |          ip_accel_app_udivLf8_div_U             |ip_accel_app_udivLf8_div_77             |   328|
|96    |            ip_accel_app_udivLf8_div_u_0         |ip_accel_app_udivLf8_div_u_78           |   237|
|97    |        ip_accel_app_udivLf8_U135                |ip_accel_app_udivLf8_68                 |   377|
|98    |          ip_accel_app_udivLf8_div_U             |ip_accel_app_udivLf8_div                |   377|
|99    |            ip_accel_app_udivLf8_div_u_0         |ip_accel_app_udivLf8_div_u              |   237|
|100   |        ip_accel_app_udivNgs_U129                |ip_accel_app_udivNgs                    |   310|
|101   |          ip_accel_app_udivNgs_div_U             |ip_accel_app_udivNgs_div_75             |   310|
|102   |            ip_accel_app_udivNgs_div_u_0         |ip_accel_app_udivNgs_div_u_76           |   242|
|103   |        ip_accel_app_udivNgs_U130                |ip_accel_app_udivNgs_69                 |   233|
|104   |          ip_accel_app_udivNgs_div_U             |ip_accel_app_udivNgs_div                |   233|
|105   |            ip_accel_app_udivNgs_div_u_0         |ip_accel_app_udivNgs_div_u              |   169|
|106   |        last_c_U                                 |get_crop_lines_laCeG                    |   164|
|107   |          get_crop_lines_laCeG_ram_U             |get_crop_lines_laCeG_ram_74             |   164|
|108   |        last_centroids_U                         |get_crop_lines_laCeG_70                 |   164|
|109   |          get_crop_lines_laCeG_ram_U             |get_crop_lines_laCeG_ram                |   164|
|110   |        line_bases_U                             |get_crop_lines_lizec                    |   181|
|111   |          get_crop_lines_lizec_ram_U             |get_crop_lines_lizec_ram                |   181|
|112   |        line_centroids_U                         |get_crop_lines_liEe0                    |   162|
|113   |          get_crop_lines_liEe0_ram_U             |get_crop_lines_liEe0_ram                |   162|
|114   |        lines_U                                  |get_crop_lines_liFfa                    |   515|
|115   |          get_crop_lines_liFfa_ram_U             |get_crop_lines_liFfa_ram                |   515|
|116   |        segments_U                               |get_crop_lines_seBew_71                 |    33|
|117   |          get_crop_lines_seBew_rom_U             |get_crop_lines_seBew_rom_73             |    33|
|118   |        smoothed_U                               |get_crop_lines_hixdS_72                 |   116|
|119   |          get_crop_lines_hixdS_ram_U             |get_crop_lines_hixdS_ram                |   116|
|120   |      get_vegetation_image_U0                    |get_vegetation_image                    |  4543|
|121   |        b_channel_data_V_U                       |get_vegetation_immb6                    |    29|
|122   |          get_vegetation_immb6_ram_U             |get_vegetation_immb6_ram_58             |    29|
|123   |        g_channel_data_V_U                       |get_vegetation_immb6_43                 |    16|
|124   |          get_vegetation_immb6_ram_U             |get_vegetation_immb6_ram_57             |    16|
|125   |        grp_extractChannel_fu_286                |extractChannel                          |   238|
|126   |          grp_xfChannelExtractKern_fu_28         |xfChannelExtractKern                    |   231|
|127   |        grp_minMaxLoc_fu_298                     |minMaxLoc                               |   275|
|128   |        ip_accel_app_sdivpcA_U83                 |ip_accel_app_sdivpcA                    |   482|
|129   |          ip_accel_app_sdivpcA_div_U             |ip_accel_app_sdivpcA_div                |   482|
|130   |            ip_accel_app_sdivpcA_div_u_0         |ip_accel_app_sdivpcA_div_u              |   178|
|131   |        ip_accel_app_sdivqcK_U84                 |ip_accel_app_sdivqcK                    |   229|
|132   |          ip_accel_app_sdivqcK_div_U             |ip_accel_app_sdivqcK_div_55             |   229|
|133   |            ip_accel_app_sdivqcK_div_u_0         |ip_accel_app_sdivqcK_div_u_56           |   109|
|134   |        ip_accel_app_sdivqcK_U85                 |ip_accel_app_sdivqcK_44                 |   243|
|135   |          ip_accel_app_sdivqcK_div_U             |ip_accel_app_sdivqcK_div_53             |   243|
|136   |            ip_accel_app_sdivqcK_div_u_0         |ip_accel_app_sdivqcK_div_u_54           |   110|
|137   |        ip_accel_app_sdivqcK_U86                 |ip_accel_app_sdivqcK_45                 |   248|
|138   |          ip_accel_app_sdivqcK_div_U             |ip_accel_app_sdivqcK_div                |   248|
|139   |            ip_accel_app_sdivqcK_div_u_0         |ip_accel_app_sdivqcK_div_u              |   113|
|140   |        ip_accel_app_sdivrcU_U87                 |ip_accel_app_sdivrcU                    |   523|
|141   |          ip_accel_app_sdivrcU_div_U             |ip_accel_app_sdivrcU_div_51             |   523|
|142   |            ip_accel_app_sdivrcU_div_u_0         |ip_accel_app_sdivrcU_div_u_52           |   240|
|143   |        ip_accel_app_sdivrcU_U88                 |ip_accel_app_sdivrcU_46                 |   211|
|144   |          ip_accel_app_sdivrcU_div_U             |ip_accel_app_sdivrcU_div_49             |   211|
|145   |            ip_accel_app_sdivrcU_div_u_0         |ip_accel_app_sdivrcU_div_u_50           |   150|
|146   |        ip_accel_app_sdivrcU_U89                 |ip_accel_app_sdivrcU_47                 |   323|
|147   |          ip_accel_app_sdivrcU_div_U             |ip_accel_app_sdivrcU_div                |   323|
|148   |            ip_accel_app_sdivrcU_div_u_0         |ip_accel_app_sdivrcU_div_u              |   154|
|149   |        r_channel_data_V_U                       |get_vegetation_immb6_48                 |    16|
|150   |          get_vegetation_immb6_ram_U             |get_vegetation_immb6_ram                |    16|
|151   |        veg_img_data_V_U                         |get_vegetation_imlbW                    |   329|
|152   |          get_vegetation_imlbW_ram_U             |get_vegetation_imlbW_ram                |   329|
|153   |      img_in_0_cols_channe_U                     |fifo_w12_d2_A_x                         |    11|
|154   |      img_in_0_data_V_U                          |fifo_w24_d1_A                           |    32|
|155   |        U_fifo_w24_d1_A_shiftReg                 |fifo_w24_d1_A_shiftReg_42               |    24|
|156   |      img_in_0_rows_channe_U                     |fifo_w11_d2_A                           |    14|
|157   |      img_in_1_data_V_U                          |fifo_w24_d1_A_5                         |    32|
|158   |        U_fifo_w24_d1_A_shiftReg                 |fifo_w24_d1_A_shiftReg_41               |    24|
|159   |      img_in_cols_c_U                            |fifo_w12_d3_A                           |    18|
|160   |        U_fifo_w12_d3_A_shiftReg                 |fifo_w12_d3_A_shiftReg                  |     6|
|161   |      mask_img_out_data_V_U                      |fifo_w24_d1_A_6                         |     8|
|162   |      merge_U0                                   |merge                                   |   347|
|163   |        merge_Loop_Read_Mat_U0                   |merge_Loop_Read_Mat_s                   |   155|
|164   |          ip_accel_app_mul_Xh4_U177              |ip_accel_app_mul_Xh4                    |     2|
|165   |            ip_accel_app_mul_Xh4_DSP48_8_U       |ip_accel_app_mul_Xh4_DSP48_8            |     2|
|166   |        merge_Loop_Write_Mat_U0                  |merge_Loop_Write_Mat                    |    46|
|167   |        p_in1_V_V_U                              |fifo_w8_d2_A                            |     8|
|168   |        p_in2_V_V_U                              |fifo_w8_d2_A_38                         |     8|
|169   |        p_in3_V_V_U                              |fifo_w8_d2_A_39                         |     8|
|170   |        p_out_V_V_U                              |fifo_w24_d2_A_x                         |     8|
|171   |        p_src1_cols_load7_loc_1_U                |fifo_w10_d2_A                           |    10|
|172   |        p_src1_cols_load7_loc_U                  |fifo_w10_d2_A_40                        |     8|
|173   |        start_for_merge_LZio_U                   |start_for_merge_LZio                    |    11|
|174   |        start_for_xfChannYie_U                   |start_for_xfChannYie                    |    10|
|175   |        xfChannelCombine_U0                      |xfChannelCombine                        |    72|
|176   |      resizeNNBilinear_U0                        |resizeNNBilinear                        |  2268|
|177   |        grp_scaleCompute_fu_544                  |scaleCompute                            |   272|
|178   |        grp_xfUDivResize_fu_519                  |xfUDivResize                            |   360|
|179   |          ip_accel_app_udivdEe_U53               |ip_accel_app_udivdEe                    |   262|
|180   |            ip_accel_app_udivdEe_div_U           |ip_accel_app_udivdEe_div                |   262|
|181   |              ip_accel_app_udivdEe_div_u_0       |ip_accel_app_udivdEe_div_u              |   226|
|182   |        ip_accel_app_mac_jbC_U63                 |ip_accel_app_mac_jbC                    |    17|
|183   |          ip_accel_app_mac_jbC_DSP48_2_U         |ip_accel_app_mac_jbC_DSP48_2_37         |    17|
|184   |        ip_accel_app_mac_jbC_U64                 |ip_accel_app_mac_jbC_22                 |    17|
|185   |          ip_accel_app_mac_jbC_DSP48_2_U         |ip_accel_app_mac_jbC_DSP48_2_36         |    17|
|186   |        ip_accel_app_mac_jbC_U65                 |ip_accel_app_mac_jbC_23                 |    17|
|187   |          ip_accel_app_mac_jbC_DSP48_2_U         |ip_accel_app_mac_jbC_DSP48_2            |    17|
|188   |        ip_accel_app_mac_kbM_U66                 |ip_accel_app_mac_kbM                    |    21|
|189   |          ip_accel_app_mac_kbM_DSP48_3_U         |ip_accel_app_mac_kbM_DSP48_3_35         |    21|
|190   |        ip_accel_app_mac_kbM_U67                 |ip_accel_app_mac_kbM_24                 |    21|
|191   |          ip_accel_app_mac_kbM_DSP48_3_U         |ip_accel_app_mac_kbM_DSP48_3_34         |    21|
|192   |        ip_accel_app_mac_kbM_U68                 |ip_accel_app_mac_kbM_25                 |    22|
|193   |          ip_accel_app_mac_kbM_DSP48_3_U         |ip_accel_app_mac_kbM_DSP48_3            |    22|
|194   |        ip_accel_app_mul_hbi_U59                 |ip_accel_app_mul_hbi                    |     1|
|195   |          ip_accel_app_mul_hbi_DSP48_0_U         |ip_accel_app_mul_hbi_DSP48_0            |     1|
|196   |        ip_accel_app_mul_ibs_U60                 |ip_accel_app_mul_ibs                    |     1|
|197   |          ip_accel_app_mul_ibs_DSP48_1_U         |ip_accel_app_mul_ibs_DSP48_1_33         |     1|
|198   |        ip_accel_app_mul_ibs_U61                 |ip_accel_app_mul_ibs_26                 |     1|
|199   |          ip_accel_app_mul_ibs_DSP48_1_U         |ip_accel_app_mul_ibs_DSP48_1_32         |     1|
|200   |        ip_accel_app_mul_ibs_U62                 |ip_accel_app_mul_ibs_27                 |     4|
|201   |          ip_accel_app_mul_ibs_DSP48_1_U         |ip_accel_app_mul_ibs_DSP48_1            |     4|
|202   |        line_buffer_0_0_V_U                      |resizeNNBilinear_eOg                    |    48|
|203   |          resizeNNBilinear_eOg_ram_U             |resizeNNBilinear_eOg_ram_31             |    48|
|204   |        line_buffer_1_0_V_U                      |resizeNNBilinear_eOg_28                 |    85|
|205   |          resizeNNBilinear_eOg_ram_U             |resizeNNBilinear_eOg_ram_30             |    85|
|206   |        line_buffer_2_0_V_U                      |resizeNNBilinear_eOg_29                 |    86|
|207   |          resizeNNBilinear_eOg_ram_U             |resizeNNBilinear_eOg_ram                |    86|
|208   |      resize_2_U0                                |resize_2                                |  2661|
|209   |        grp_xFResizeAreaUpScale_s_fu_18          |xFResizeAreaUpScale_s                   |  2646|
|210   |          Pixels_CoreProcessUpArea_2_fu_1024     |CoreProcessUpArea_2_17                  |   165|
|211   |          Pixels_0_1_CoreProcessUpArea_2_fu_1035 |CoreProcessUpArea_2                     |   165|
|212   |          Hoffset_V_U                            |xFResizeAreaUpSca5jm                    |    76|
|213   |            xFResizeAreaUpSca5jm_ram_U           |xFResizeAreaUpSca5jm_ram                |    76|
|214   |          Hweight_U                              |xFResizeAreaUpSca7jG                    |    47|
|215   |            xFResizeAreaUpSca7jG_ram_U           |xFResizeAreaUpSca7jG_ram                |    47|
|216   |          Pixels_0_2_CoreProcessUpArea_2_fu_1046 |CoreProcessUpArea_2_16                  |   195|
|217   |          Voffset_V_U                            |xFResizeAreaUpSca6jw                    |   100|
|218   |            xFResizeAreaUpSca6jw_ram_U           |xFResizeAreaUpSca6jw_ram                |   100|
|219   |          Vweight_U                              |xFResizeAreaUpSca8jQ                    |   121|
|220   |            xFResizeAreaUpSca8jQ_ram_U           |xFResizeAreaUpSca8jQ_ram                |   121|
|221   |          grp_xFUDivAreaUp_2_fu_984              |xFUDivAreaUp_2                          |   421|
|222   |            ip_accel_app_udiv0iy_U206            |ip_accel_app_udiv0iy                    |   311|
|223   |              ip_accel_app_udiv0iy_div_U         |ip_accel_app_udiv0iy_div                |   311|
|224   |                ip_accel_app_udiv0iy_div_u_0     |ip_accel_app_udiv0iy_div_u              |   257|
|225   |          lbuf_in0_V_U                           |xFResizeAreaUpSca2iS                    |   123|
|226   |            xFResizeAreaUpSca2iS_ram_U           |xFResizeAreaUpSca2iS_ram_21             |   123|
|227   |          lbuf_in1_V_U                           |xFResizeAreaUpSca2iS_18                 |   144|
|228   |            xFResizeAreaUpSca2iS_ram_U           |xFResizeAreaUpSca2iS_ram_20             |   144|
|229   |          lbuf_in2_V_U                           |xFResizeAreaUpSca2iS_19                 |     7|
|230   |            xFResizeAreaUpSca2iS_ram_U           |xFResizeAreaUpSca2iS_ram                |     7|
|231   |      resized_data_V_U                           |fifo_w24_d1_A_7                         |    32|
|232   |        U_fifo_w24_d1_A_shiftReg                 |fifo_w24_d1_A_shiftReg_15               |    24|
|233   |      rs_mask_img_out_data_U                     |fifo_w24_d1_A_8                         |    93|
|234   |        U_fifo_w24_d1_A_shiftReg                 |fifo_w24_d1_A_shiftReg                  |    85|
|235   |      sectors_weed_classif_U0                    |sectors_weed_classif                    |   494|
|236   |        grp_bitwise_and_fu_393                   |bitwise_and                             |    74|
|237   |        quadrant_space_U                         |sectors_weed_clasUhA                    |    68|
|238   |          sectors_weed_clasUhA_ram_U             |sectors_weed_clasUhA_ram                |    68|
|239   |        segments407_U                            |get_crop_lines_seBew                    |    16|
|240   |          get_crop_lines_seBew_rom_U             |get_crop_lines_seBew_rom                |    16|
|241   |      segment_image_U0                           |segment_image                           |  2300|
|242   |        grp_OtsuThreshold_fu_22                  |OtsuThreshold                           |  2217|
|243   |          grp_xFHistogramKernel_fu_35            |xFHistogramKernel                       |   391|
|244   |            tmp_hist1_0_U                        |xFHistogramKernelsc4_11                 |    89|
|245   |              xFHistogramKernelsc4_ram_U         |xFHistogramKernelsc4_ram_14             |    89|
|246   |            tmp_hist_0_U                         |xFHistogramKernelsc4_12                 |    65|
|247   |              xFHistogramKernelsc4_ram_U         |xFHistogramKernelsc4_ram_13             |    65|
|248   |          grp_xfOtsuKernel_fu_28                 |xfOtsuKernel                            |  1811|
|249   |            HistArray_V_U                        |xfOtsuKernel_Histvdy                    |   177|
|250   |              xfOtsuKernel_Histvdy_ram_U         |xfOtsuKernel_Histvdy_ram                |   177|
|251   |            grp_Inverse_fu_227                   |Inverse                                 |   585|
|252   |              xf_division_lut_U                  |Inverse_xf_divisiudo                    |   360|
|253   |                Inverse_xf_divisiudo_rom_U       |Inverse_xf_divisiudo_rom                |   360|
|254   |          hist_U                                 |xFHistogramKernelsc4                    |     1|
|255   |            xFHistogramKernelsc4_ram_U           |xFHistogramKernelsc4_ram                |     1|
|256   |        grp_Threshold_fu_30                      |Threshold                               |    75|
|257   |      segmented_data_V_U                         |fifo_w1_d1_A                            |     8|
|258   |      start_for_add_244bak_U                     |start_for_add_244bak                    |    12|
|259   |      start_for_erode_U0_U                       |start_for_erode_U0                      |     8|
|260   |      start_for_get_vegbbk_U                     |start_for_get_vegbbk                    |     9|
|261   |      start_for_merge_U0_U                       |start_for_merge_U0                      |    10|
|262   |      start_for_resizeN9j0_U                     |start_for_resizeN9j0                    |    11|
|263   |      start_for_resize_bdk_U                     |start_for_resize_bdk                    |     9|
|264   |      start_for_segmentbck_U                     |start_for_segmentbck                    |    11|
|265   |      veg_img_data_V_U                           |fifo_w8_d1_A_9                          |    17|
|266   |        U_fifo_w8_d1_A_shiftReg                  |fifo_w8_d1_A_shiftReg                   |     8|
|267   |      weed_detection_Block_U0                    |weed_detection_Block                    |     8|
|268   |      weed_mask_tmp_data_V_U                     |fifo_w2_d1_A                            |    11|
|269   |        U_fifo_w2_d1_A_shiftReg                  |fifo_w2_d1_A_shiftReg                   |     3|
|270   |      zero_0_180_320_1_U0                        |zero_0_180_320_1_s                      |    77|
|271   |      zero_data_V_U                              |fifo_w8_d1_A_10                         |     7|
|272   |    xfMat2AXIvideo_U0                            |xfMat2AXIvideo                          |   202|
|273   |      regslice_both_AXI_video_strm_V_data_V_U    |regslice_both                           |   107|
|274   |        ibuf_inst                                |xil_defaultlib_ibuf                     |    71|
|275   |        obuf_inst                                |xil_defaultlib_obuf                     |    28|
|276   |      regslice_both_AXI_video_strm_V_keep_V_U    |regslice_both__parameterized1           |     8|
|277   |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized0     |     4|
|278   |        obuf_inst                                |xil_defaultlib_obuf__parameterized0     |     4|
|279   |      regslice_both_AXI_video_strm_V_last_V_U    |regslice_both__parameterized3           |     9|
|280   |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized1_2   |     4|
|281   |        obuf_inst                                |xil_defaultlib_obuf__parameterized1_3   |     5|
|282   |      regslice_both_AXI_video_strm_V_user_V_U    |regslice_both__parameterized3_1         |     9|
|283   |        ibuf_inst                                |xil_defaultlib_ibuf__parameterized1     |     4|
|284   |        obuf_inst                                |xil_defaultlib_obuf__parameterized1     |     5|
+------+-------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:12 ; elapsed = 00:04:24 . Memory (MB): peak = 1339.898 ; gain = 991.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 907 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:36 ; elapsed = 00:03:59 . Memory (MB): peak = 1339.898 ; gain = 308.250
Synthesis Optimization Complete : Time (s): cpu = 00:04:12 ; elapsed = 00:04:24 . Memory (MB): peak = 1339.898 ; gain = 991.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 234 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 234 instances

INFO: [Common 17-83] Releasing license: Synthesis
1405 Infos, 288 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:20 ; elapsed = 00:04:34 . Memory (MB): peak = 1339.898 ; gain = 1003.066
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_ip_accel_app_0_0_synth_1/system_ip_accel_app_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.898 ; gain = 0.000
