Classic Timing Analyzer report for CPU_4T
Wed Oct 26 15:50:57 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.762 ns                         ; jump_address[3]                                                                                                  ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8                ; --         ; aload    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.507 ns                        ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; cout[1]                                                                                                         ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 11.536 ns                        ; jump_address[3]                                                                                                  ; PC[3]                                                                                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.243 ns                         ; aload                                                                                                            ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 160.33 MHz ( period = 6.237 ns ) ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                             ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                     ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; 26           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                  ;                                                                                                                 ;            ;          ; 26           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; STOP            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; aload           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.652 ns                ;
; N/A                                     ; 162.02 MHz ( period = 6.172 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.490 ns                ;
; N/A                                     ; 167.00 MHz ( period = 5.988 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.416 ns                ;
; N/A                                     ; 167.28 MHz ( period = 5.978 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.419 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.393 ns                ;
; N/A                                     ; 168.38 MHz ( period = 5.939 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 169.03 MHz ( period = 5.916 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.357 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 169.98 MHz ( period = 5.883 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 172.32 MHz ( period = 5.803 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 174.52 MHz ( period = 5.730 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.159 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 175.44 MHz ( period = 5.700 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.129 ns                ;
; N/A                                     ; 175.62 MHz ( period = 5.694 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 176.06 MHz ( period = 5.680 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 176.09 MHz ( period = 5.679 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.120 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.104 ns                ;
; N/A                                     ; 177.02 MHz ( period = 5.649 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.090 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.053 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 4.047 ns                ;
; N/A                                     ; 178.86 MHz ( period = 5.591 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.032 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 180.31 MHz ( period = 5.546 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.987 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.955 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 183.28 MHz ( period = 5.456 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.868 ns                ;
; N/A                                     ; 184.13 MHz ( period = 5.431 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.859 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; 185.05 MHz ( period = 5.404 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.831 ns                ;
; N/A                                     ; 185.56 MHz ( period = 5.389 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.830 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.814 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[6]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[6]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[6]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[6]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[6]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[6]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[7]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[7]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[7]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[7]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[7]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[7]                            ; CLK        ; CLK      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.814 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.776 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 188.08 MHz ( period = 5.317 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 188.39 MHz ( period = 5.308 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.722 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.726 ns                ;
; N/A                                     ; 189.50 MHz ( period = 5.277 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 189.57 MHz ( period = 5.275 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.716 ns                ;
; N/A                                     ; 190.01 MHz ( period = 5.263 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.691 ns                ;
; N/A                                     ; 190.26 MHz ( period = 5.256 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 191.90 MHz ( period = 5.211 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; 192.01 MHz ( period = 5.208 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 192.49 MHz ( period = 5.195 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.624 ns                ;
; N/A                                     ; 192.60 MHz ( period = 5.192 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; 193.42 MHz ( period = 5.170 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.598 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 194.82 MHz ( period = 5.133 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 195.08 MHz ( period = 5.126 ns )                    ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.555 ns                ;
; N/A                                     ; 195.20 MHz ( period = 5.123 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 197.28 MHz ( period = 5.069 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 198.06 MHz ( period = 5.049 ns )                    ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2   ; CLK        ; CLK      ; None                        ; None                      ; 2.485 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1   ; CLK        ; CLK      ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5   ; CLK        ; CLK      ; None                        ; None                      ; 2.386 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.292 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; 209.07 MHz ( period = 4.783 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4   ; CLK        ; CLK      ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 210.22 MHz ( period = 4.757 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3   ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A                                     ; 210.30 MHz ( period = 4.755 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                    ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0   ; CLK        ; CLK      ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.090 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.995 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.928 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; 224.11 MHz ( period = 4.462 ns )                    ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5                                                                     ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.549 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 2.871 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.807 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.793 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a1~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a2~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a4~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a5~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a6~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a7~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.625 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.157 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.104 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                            ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.077 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; 307.79 MHz ( period = 3.249 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.624 ns                ;
; N/A                                     ; 314.66 MHz ( period = 3.178 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.553 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.552 ns                ;
; N/A                                     ; 321.85 MHz ( period = 3.107 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.482 ns                ;
; N/A                                     ; 321.96 MHz ( period = 3.106 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; 329.38 MHz ( period = 3.036 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.411 ns                ;
; N/A                                     ; 329.49 MHz ( period = 3.035 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.410 ns                ;
; N/A                                     ; 332.89 MHz ( period = 3.004 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.379 ns                ;
; N/A                                     ; 340.95 MHz ( period = 2.933 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.308 ns                ;
; N/A                                     ; 340.95 MHz ( period = 2.933 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.308 ns                ;
; N/A                                     ; 349.41 MHz ( period = 2.862 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.237 ns                ;
; N/A                                     ; 349.41 MHz ( period = 2.862 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.237 ns                ;
; N/A                                     ; 353.98 MHz ( period = 2.825 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.200 ns                ;
; N/A                                     ; 377.50 MHz ( period = 2.649 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.024 ns                ;
; N/A                                     ; 377.79 MHz ( period = 2.647 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.022 ns                ;
; N/A                                     ; 403.88 MHz ( period = 2.476 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.851 ns                ;
; N/A                                     ; 403.88 MHz ( period = 2.476 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.851 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.817 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.546 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                         ; To                                                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; None                       ; None                       ; 0.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; CLK        ; CLK      ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; CLK        ; CLK      ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; CLK        ; CLK      ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                              ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4                                                  ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5                                                                     ; CLK        ; CLK      ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst                                                   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4                                                                     ; CLK        ; CLK      ; None                       ; None                       ; 0.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]         ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]         ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]         ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]         ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                              ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4]                                              ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                              ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[6]                                              ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4]                                              ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                    ; CLK        ; CLK      ; None                       ; None                       ; 1.411 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                               ;
+-------+--------------+------------+-----------------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From            ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+-----------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.762 ns   ; jump_address[3] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8                 ; aload    ;
; N/A   ; None         ; 4.719 ns   ; jump_address[2] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9                 ; aload    ;
; N/A   ; None         ; 4.684 ns   ; jump_address[1] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[1]~10                ; aload    ;
; N/A   ; None         ; 4.599 ns   ; jump_address[4] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7                 ; aload    ;
; N/A   ; None         ; 4.586 ns   ; jump_address[0] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[0]~11                ; aload    ;
; N/A   ; None         ; 4.466 ns   ; jump_address[5] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6                 ; aload    ;
; N/A   ; None         ; 2.195 ns   ; jump_address[2] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A   ; None         ; 2.077 ns   ; jump_address[4] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4    ; CLK      ;
; N/A   ; None         ; 2.044 ns   ; jump_address[5] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5    ; CLK      ;
; N/A   ; None         ; 2.028 ns   ; jump_address[0] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A   ; None         ; 1.960 ns   ; jump_address[1] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A   ; None         ; 1.873 ns   ; jump_address[3] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3    ; CLK      ;
; N/A   ; None         ; 1.813 ns   ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A   ; None         ; 1.597 ns   ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A   ; None         ; 1.588 ns   ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4    ; CLK      ;
; N/A   ; None         ; 1.582 ns   ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A   ; None         ; 1.580 ns   ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3    ; CLK      ;
; N/A   ; None         ; 1.574 ns   ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5    ; CLK      ;
; N/A   ; None         ; 1.021 ns   ; B[3]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK      ;
; N/A   ; None         ; 0.950 ns   ; B[5]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK      ;
; N/A   ; None         ; 0.948 ns   ; A[0]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK      ;
; N/A   ; None         ; 0.895 ns   ; A[2]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK      ;
; N/A   ; None         ; 0.872 ns   ; B[2]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK      ;
; N/A   ; None         ; 0.867 ns   ; B[0]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK      ;
; N/A   ; None         ; 0.814 ns   ; A[7]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; CLK      ;
; N/A   ; None         ; 0.792 ns   ; B[7]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; CLK      ;
; N/A   ; None         ; 0.768 ns   ; A[5]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK      ;
; N/A   ; None         ; 0.707 ns   ; A[3]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK      ;
; N/A   ; None         ; 0.696 ns   ; B[6]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; CLK      ;
; N/A   ; None         ; 0.648 ns   ; A[6]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; CLK      ;
; N/A   ; None         ; 0.614 ns   ; B[1]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK      ;
; N/A   ; None         ; 0.604 ns   ; A[4]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK      ;
; N/A   ; None         ; 0.589 ns   ; B[4]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK      ;
; N/A   ; None         ; 0.466 ns   ; A[1]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK      ;
; N/A   ; None         ; -0.313 ns  ; address[4]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; -0.347 ns  ; address[3]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; -0.388 ns  ; address[0]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A   ; None         ; -0.409 ns  ; address[5]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A   ; None         ; -0.473 ns  ; write           ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; -0.657 ns  ; address[1]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; -0.746 ns  ; address[2]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; -1.495 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4    ; CLK      ;
; N/A   ; None         ; -1.557 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5    ; CLK      ;
; N/A   ; None         ; -1.599 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A   ; None         ; -1.677 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A   ; None         ; -1.696 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3    ; CLK      ;
; N/A   ; None         ; -1.755 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
+-------+--------------+------------+-----------------+------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                             ; To      ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 16.507 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; cout[1] ; CLK        ;
; N/A   ; None         ; 16.507 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; cout[1] ; CLK        ;
; N/A   ; None         ; 16.507 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; cout[1] ; CLK        ;
; N/A   ; None         ; 16.507 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; cout[1] ; CLK        ;
; N/A   ; None         ; 16.507 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; cout[1] ; CLK        ;
; N/A   ; None         ; 16.507 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; cout[1] ; CLK        ;
; N/A   ; None         ; 16.507 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; cout[1] ; CLK        ;
; N/A   ; None         ; 16.461 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; cout[4] ; CLK        ;
; N/A   ; None         ; 16.461 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; cout[4] ; CLK        ;
; N/A   ; None         ; 16.461 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; cout[4] ; CLK        ;
; N/A   ; None         ; 16.461 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; cout[4] ; CLK        ;
; N/A   ; None         ; 16.461 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; cout[4] ; CLK        ;
; N/A   ; None         ; 16.461 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; cout[4] ; CLK        ;
; N/A   ; None         ; 16.461 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; cout[4] ; CLK        ;
; N/A   ; None         ; 16.311 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; cout[0] ; CLK        ;
; N/A   ; None         ; 16.311 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; cout[0] ; CLK        ;
; N/A   ; None         ; 16.311 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; cout[0] ; CLK        ;
; N/A   ; None         ; 16.311 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; cout[0] ; CLK        ;
; N/A   ; None         ; 16.311 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; cout[0] ; CLK        ;
; N/A   ; None         ; 16.311 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; cout[0] ; CLK        ;
; N/A   ; None         ; 16.311 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; cout[0] ; CLK        ;
; N/A   ; None         ; 16.288 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; cout[3] ; CLK        ;
; N/A   ; None         ; 16.288 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; cout[3] ; CLK        ;
; N/A   ; None         ; 16.288 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; cout[3] ; CLK        ;
; N/A   ; None         ; 16.288 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; cout[3] ; CLK        ;
; N/A   ; None         ; 16.288 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; cout[3] ; CLK        ;
; N/A   ; None         ; 16.288 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; cout[3] ; CLK        ;
; N/A   ; None         ; 16.288 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; cout[3] ; CLK        ;
; N/A   ; None         ; 16.285 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; cout[5] ; CLK        ;
; N/A   ; None         ; 16.285 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; cout[5] ; CLK        ;
; N/A   ; None         ; 16.285 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; cout[5] ; CLK        ;
; N/A   ; None         ; 16.285 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; cout[5] ; CLK        ;
; N/A   ; None         ; 16.285 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; cout[5] ; CLK        ;
; N/A   ; None         ; 16.285 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; cout[5] ; CLK        ;
; N/A   ; None         ; 16.285 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; cout[5] ; CLK        ;
; N/A   ; None         ; 16.231 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; cout[6] ; CLK        ;
; N/A   ; None         ; 16.231 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; cout[6] ; CLK        ;
; N/A   ; None         ; 16.231 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; cout[6] ; CLK        ;
; N/A   ; None         ; 16.231 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; cout[6] ; CLK        ;
; N/A   ; None         ; 16.231 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; cout[6] ; CLK        ;
; N/A   ; None         ; 16.231 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; cout[6] ; CLK        ;
; N/A   ; None         ; 16.231 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; cout[6] ; CLK        ;
; N/A   ; None         ; 16.005 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; cout[7] ; CLK        ;
; N/A   ; None         ; 16.005 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; cout[7] ; CLK        ;
; N/A   ; None         ; 16.005 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; cout[7] ; CLK        ;
; N/A   ; None         ; 16.005 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; cout[7] ; CLK        ;
; N/A   ; None         ; 16.005 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; cout[7] ; CLK        ;
; N/A   ; None         ; 16.005 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; cout[7] ; CLK        ;
; N/A   ; None         ; 16.005 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; cout[7] ; CLK        ;
; N/A   ; None         ; 15.597 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; cout[2] ; CLK        ;
; N/A   ; None         ; 15.597 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; cout[2] ; CLK        ;
; N/A   ; None         ; 15.597 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; cout[2] ; CLK        ;
; N/A   ; None         ; 15.597 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; cout[2] ; CLK        ;
; N/A   ; None         ; 15.597 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; cout[2] ; CLK        ;
; N/A   ; None         ; 15.597 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; cout[2] ; CLK        ;
; N/A   ; None         ; 15.597 ns  ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; cout[2] ; CLK        ;
; N/A   ; None         ; 14.420 ns  ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3]                     ; PC[3]   ; CLK        ;
; N/A   ; None         ; 14.221 ns  ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[1]                     ; PC[1]   ; CLK        ;
; N/A   ; None         ; 14.179 ns  ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[4]                     ; PC[4]   ; CLK        ;
; N/A   ; None         ; 14.156 ns  ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]                     ; PC[5]   ; CLK        ;
; N/A   ; None         ; 14.027 ns  ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[2]                     ; PC[2]   ; CLK        ;
; N/A   ; None         ; 13.608 ns  ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[0]                     ; PC[0]   ; CLK        ;
; N/A   ; None         ; 13.589 ns  ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[4]                             ; S[4]    ; CLK        ;
; N/A   ; None         ; 13.583 ns  ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[5]                             ; S[5]    ; CLK        ;
; N/A   ; None         ; 13.483 ns  ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]                             ; S[1]    ; CLK        ;
; N/A   ; None         ; 13.349 ns  ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[6]                             ; S[6]    ; CLK        ;
; N/A   ; None         ; 13.305 ns  ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[7]                             ; S[7]    ; CLK        ;
; N/A   ; None         ; 13.237 ns  ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0]                             ; S[0]    ; CLK        ;
; N/A   ; None         ; 13.054 ns  ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[2]                             ; S[2]    ; CLK        ;
; N/A   ; None         ; 12.807 ns  ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[3]                             ; S[3]    ; CLK        ;
; N/A   ; None         ; 10.286 ns  ; CPU_4T_Final:inst2|inst8                                                                                         ; T3      ; CLK        ;
; N/A   ; None         ; 10.200 ns  ; CPU_4T_Final:inst2|inst8                                                                                         ; T4      ; CLK        ;
; N/A   ; None         ; 9.737 ns   ; CPU_4T_Final:inst2|inst8                                                                                         ; T2      ; CLK        ;
; N/A   ; None         ; 9.416 ns   ; CPU_4T_Final:inst2|inst8                                                                                         ; T1      ; CLK        ;
; N/A   ; None         ; 9.384 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4                                                                      ; T2      ; CLK        ;
; N/A   ; None         ; 9.301 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst                                                                       ; T2      ; CLK        ;
; N/A   ; None         ; 8.502 ns   ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8                 ; PC[3]   ; aload      ;
; N/A   ; None         ; 8.499 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5                                                                      ; T3      ; CLK        ;
; N/A   ; None         ; 8.385 ns   ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7                 ; PC[4]   ; aload      ;
; N/A   ; None         ; 8.172 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst                                                                       ; T1      ; CLK        ;
; N/A   ; None         ; 8.124 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4                                                                      ; T3      ; CLK        ;
; N/A   ; None         ; 8.117 ns   ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9                 ; PC[2]   ; aload      ;
; N/A   ; None         ; 8.072 ns   ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[1]~10                ; PC[1]   ; aload      ;
; N/A   ; None         ; 8.058 ns   ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6                 ; PC[5]   ; aload      ;
; N/A   ; None         ; 8.041 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5                                                                      ; T4      ; CLK        ;
; N/A   ; None         ; 7.516 ns   ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[0]~11                ; PC[0]   ; aload      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+---------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From            ; To    ;
+-------+-------------------+-----------------+-----------------+-------+
; N/A   ; None              ; 11.536 ns       ; jump_address[3] ; PC[3] ;
; N/A   ; None              ; 11.473 ns       ; jump_address[4] ; PC[4] ;
; N/A   ; None              ; 11.309 ns       ; jump_address[5] ; PC[5] ;
; N/A   ; None              ; 11.277 ns       ; jump_address[1] ; PC[1] ;
; N/A   ; None              ; 11.243 ns       ; clear           ; PC[3] ;
; N/A   ; None              ; 11.232 ns       ; jump_address[2] ; PC[2] ;
; N/A   ; None              ; 10.984 ns       ; clear           ; PC[4] ;
; N/A   ; None              ; 10.914 ns       ; clear           ; PC[1] ;
; N/A   ; None              ; 10.881 ns       ; jump_address[0] ; PC[0] ;
; N/A   ; None              ; 10.850 ns       ; clear           ; PC[2] ;
; N/A   ; None              ; 10.839 ns       ; clear           ; PC[5] ;
; N/A   ; None              ; 10.435 ns       ; clear           ; PC[0] ;
; N/A   ; None              ; 7.967 ns        ; aload           ; PC[3] ;
; N/A   ; None              ; 7.901 ns        ; aload           ; PC[4] ;
; N/A   ; None              ; 7.708 ns        ; aload           ; PC[5] ;
; N/A   ; None              ; 7.640 ns        ; aload           ; PC[1] ;
; N/A   ; None              ; 7.438 ns        ; aload           ; PC[2] ;
; N/A   ; None              ; 7.098 ns        ; aload           ; PC[0] ;
+-------+-------------------+-----------------+-----------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                      ;
+---------------+-------------+-----------+-----------------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From            ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+-----------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 4.243 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A           ; None        ; 4.184 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3    ; CLK      ;
; N/A           ; None        ; 4.165 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A           ; None        ; 4.087 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A           ; None        ; 4.045 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5    ; CLK      ;
; N/A           ; None        ; 3.983 ns  ; aload           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4    ; CLK      ;
; N/A           ; None        ; 2.426 ns  ; address[2]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; 2.337 ns  ; address[1]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; 2.153 ns  ; write           ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; 2.089 ns  ; address[5]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A           ; None        ; 2.068 ns  ; address[0]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; 2.027 ns  ; address[3]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; 1.993 ns  ; address[4]      ; lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; 1.983 ns  ; A[1]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK      ;
; N/A           ; None        ; 1.860 ns  ; B[4]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK      ;
; N/A           ; None        ; 1.845 ns  ; A[4]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; CLK      ;
; N/A           ; None        ; 1.835 ns  ; B[1]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; CLK      ;
; N/A           ; None        ; 1.801 ns  ; A[6]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; CLK      ;
; N/A           ; None        ; 1.753 ns  ; B[6]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; CLK      ;
; N/A           ; None        ; 1.742 ns  ; A[3]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK      ;
; N/A           ; None        ; 1.681 ns  ; A[5]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK      ;
; N/A           ; None        ; 1.657 ns  ; B[7]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; CLK      ;
; N/A           ; None        ; 1.635 ns  ; A[7]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; CLK      ;
; N/A           ; None        ; 1.582 ns  ; B[0]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK      ;
; N/A           ; None        ; 1.577 ns  ; B[2]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK      ;
; N/A           ; None        ; 1.554 ns  ; A[2]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; CLK      ;
; N/A           ; None        ; 1.501 ns  ; A[0]            ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; CLK      ;
; N/A           ; None        ; 1.499 ns  ; B[5]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; CLK      ;
; N/A           ; None        ; 1.428 ns  ; B[3]            ; lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; CLK      ;
; N/A           ; None        ; 0.914 ns  ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5    ; CLK      ;
; N/A           ; None        ; 0.908 ns  ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3    ; CLK      ;
; N/A           ; None        ; 0.906 ns  ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A           ; None        ; 0.900 ns  ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4    ; CLK      ;
; N/A           ; None        ; 0.891 ns  ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A           ; None        ; 0.675 ns  ; clear           ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A           ; None        ; 0.615 ns  ; jump_address[3] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg3    ; CLK      ;
; N/A           ; None        ; 0.528 ns  ; jump_address[1] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A           ; None        ; 0.460 ns  ; jump_address[0] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A           ; None        ; 0.444 ns  ; jump_address[5] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5    ; CLK      ;
; N/A           ; None        ; 0.411 ns  ; jump_address[4] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg4    ; CLK      ;
; N/A           ; None        ; 0.293 ns  ; jump_address[2] ; lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A           ; None        ; -3.668 ns ; jump_address[1] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[1]~10                ; aload    ;
; N/A           ; None        ; -3.747 ns ; jump_address[3] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8                 ; aload    ;
; N/A           ; None        ; -3.758 ns ; jump_address[0] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[0]~11                ; aload    ;
; N/A           ; None        ; -3.772 ns ; jump_address[4] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7                 ; aload    ;
; N/A           ; None        ; -3.784 ns ; jump_address[5] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6                 ; aload    ;
; N/A           ; None        ; -3.838 ns ; jump_address[2] ; lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9                 ; aload    ;
+---------------+-------------+-----------+-----------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Oct 26 15:50:57 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_4T -c CPU_4T --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "CPU_4T_Final:inst2|inst5~1" is a latch
    Warning: Node "lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[0]~11" is a latch
    Warning: Node "lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[1]~10" is a latch
    Warning: Node "lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9" is a latch
    Warning: Node "lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8" is a latch
    Warning: Node "lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7" is a latch
    Warning: Node "lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "STOP" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "aload" is a latch enable. Will not compute fmax for this pin.
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6" as buffer
    Info: Detected gated clock "CPU_4T_Final:inst2|inst1" as buffer
    Info: Detected ripple clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5" as buffer
    Info: Detected gated clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11" as buffer
    Info: Detected ripple clock "CPU_4T_Final:inst2|inst8" as buffer
    Info: Detected ripple clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4" as buffer
    Info: Detected ripple clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst" as buffer
    Info: Detected gated clock "CPU_4T_Final:inst2|inst2" as buffer
Info: Clock "CLK" has Internal fmax of 160.33 MHz between source memory "lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]" and destination memory "lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7" (period= 6.237 ns)
    Info: + Longest memory to memory delay is 4.678 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y17; Fanout = 9; MEM Node = 'lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]'
        Info: 2: + IC(0.719 ns) + CELL(0.438 ns) = 1.245 ns; Loc. = LCCOMB_X27_Y17_N8; Fanout = 4; COMB Node = 'alu_16:inst|74181:inst|44~0'
        Info: 3: + IC(0.262 ns) + CELL(0.416 ns) = 1.923 ns; Loc. = LCCOMB_X27_Y17_N20; Fanout = 1; COMB Node = 'alu_16:inst|74182:inst8|23~0'
        Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.454 ns; Loc. = LCCOMB_X27_Y17_N30; Fanout = 4; COMB Node = 'alu_16:inst|74182:inst8|23~1'
        Info: 5: + IC(0.267 ns) + CELL(0.415 ns) = 3.136 ns; Loc. = LCCOMB_X27_Y17_N0; Fanout = 1; COMB Node = 'alu_16:inst|74181:inst11|77~2'
        Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 3.526 ns; Loc. = LCCOMB_X27_Y17_N10; Fanout = 1; COMB Node = 'alu_16:inst|74181:inst11|77~3'
        Info: 7: + IC(1.046 ns) + CELL(0.106 ns) = 4.678 ns; Loc. = M4K_X26_Y16; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 1.888 ns ( 40.36 % )
        Info: Total interconnect delay = 2.790 ns ( 59.64 % )
    Info: - Smallest clock skew is -1.315 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 7.038 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.099 ns) + CELL(0.245 ns) = 2.194 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
            Info: 3: + IC(0.225 ns) + CELL(0.787 ns) = 3.206 ns; Loc. = LCFF_X33_Y1_N15; Fanout = 3; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst'
            Info: 4: + IC(1.080 ns) + CELL(0.408 ns) = 4.694 ns; Loc. = LCCOMB_X33_Y1_N4; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst2'
            Info: 5: + IC(0.708 ns) + CELL(0.000 ns) = 5.402 ns; Loc. = CLKCTRL_G12; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2|inst2~clkctrl'
            Info: 6: + IC(0.976 ns) + CELL(0.660 ns) = 7.038 ns; Loc. = M4K_X26_Y16; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7'
            Info: Total cell delay = 2.950 ns ( 41.92 % )
            Info: Total interconnect delay = 4.088 ns ( 58.08 % )
        Info: - Longest clock path from clock "CLK" to source memory is 8.353 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.076 ns) + CELL(0.787 ns) = 2.713 ns; Loc. = LCFF_X33_Y1_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6'
            Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
            Info: 4: + IC(0.225 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X33_Y1_N19; Fanout = 4; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5'
            Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 5.461 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 4; REG Node = 'CPU_4T_Final:inst2|inst8'
            Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 6.051 ns; Loc. = LCCOMB_X34_Y1_N8; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst1'
            Info: 7: + IC(0.690 ns) + CELL(0.000 ns) = 6.741 ns; Loc. = CLKCTRL_G15; Fanout = 30; COMB Node = 'CPU_4T_Final:inst2|inst1~clkctrl'
            Info: 8: + IC(0.977 ns) + CELL(0.635 ns) = 8.353 ns; Loc. = M4K_X26_Y17; Fanout = 9; MEM Node = 'lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1]'
            Info: Total cell delay = 4.271 ns ( 51.13 % )
            Info: Total interconnect delay = 4.082 ns ( 48.87 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is 0.035 ns
Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]" and destination pin or register "lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]" for clock "CLK" (Hold time is 881 ps)
    Info: + Largest clock skew is 1.411 ns
        Info: + Longest clock path from clock "CLK" to destination register is 8.380 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.076 ns) + CELL(0.787 ns) = 2.713 ns; Loc. = LCFF_X33_Y1_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6'
            Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
            Info: 4: + IC(0.225 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X33_Y1_N19; Fanout = 4; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5'
            Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 5.461 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 4; REG Node = 'CPU_4T_Final:inst2|inst8'
            Info: 6: + IC(0.494 ns) + CELL(0.150 ns) = 6.105 ns; Loc. = LCCOMB_X33_Y1_N4; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst2'
            Info: 7: + IC(0.708 ns) + CELL(0.000 ns) = 6.813 ns; Loc. = CLKCTRL_G12; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2|inst2~clkctrl'
            Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.380 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 2; REG Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]'
            Info: Total cell delay = 4.048 ns ( 48.31 % )
            Info: Total interconnect delay = 4.332 ns ( 51.69 % )
        Info: - Shortest clock path from clock "CLK" to source register is 6.969 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.099 ns) + CELL(0.245 ns) = 2.194 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
            Info: 3: + IC(0.225 ns) + CELL(0.787 ns) = 3.206 ns; Loc. = LCFF_X33_Y1_N15; Fanout = 3; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst'
            Info: 4: + IC(1.080 ns) + CELL(0.408 ns) = 4.694 ns; Loc. = LCCOMB_X33_Y1_N4; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst2'
            Info: 5: + IC(0.708 ns) + CELL(0.000 ns) = 5.402 ns; Loc. = CLKCTRL_G12; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2|inst2~clkctrl'
            Info: 6: + IC(1.030 ns) + CELL(0.537 ns) = 6.969 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 2; REG Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]'
            Info: Total cell delay = 2.827 ns ( 40.57 % )
            Info: Total interconnect delay = 4.142 ns ( 59.43 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.546 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 2; REG Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]'
        Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 1; COMB Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 2; REG Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5]'
        Info: Total cell delay = 0.234 ns ( 42.86 % )
        Info: Total interconnect delay = 0.312 ns ( 57.14 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8" (data pin = "jump_address[3]", clock pin = "aload") is 4.762 ns
    Info: + Longest pin to register delay is 6.389 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF8; Fanout = 2; PIN Node = 'jump_address[3]'
        Info: 2: + IC(5.254 ns) + CELL(0.275 ns) = 6.389 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 3; REG Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8'
        Info: Total cell delay = 1.135 ns ( 17.76 % )
        Info: Total interconnect delay = 5.254 ns ( 82.24 % )
    Info: + Micro setup delay of destination is 1.015 ns
    Info: - Shortest clock path from clock "aload" to destination register is 2.642 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 8; CLK Node = 'aload'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'aload~clkctrl'
        Info: 3: + IC(1.375 ns) + CELL(0.150 ns) = 2.642 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 3; REG Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8'
        Info: Total cell delay = 1.149 ns ( 43.49 % )
        Info: Total interconnect delay = 1.493 ns ( 56.51 % )
Info: tco from clock "CLK" to destination pin "cout[1]" through memory "lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg" is 16.507 ns
    Info: + Longest clock path from clock "CLK" to source memory is 8.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.076 ns) + CELL(0.787 ns) = 2.713 ns; Loc. = LCFF_X33_Y1_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6'
        Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
        Info: 4: + IC(0.225 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X33_Y1_N19; Fanout = 4; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5'
        Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 5.461 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 4; REG Node = 'CPU_4T_Final:inst2|inst8'
        Info: 6: + IC(0.494 ns) + CELL(0.150 ns) = 6.105 ns; Loc. = LCCOMB_X33_Y1_N4; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst2'
        Info: 7: + IC(0.708 ns) + CELL(0.000 ns) = 6.813 ns; Loc. = CLKCTRL_G12; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2|inst2~clkctrl'
        Info: 8: + IC(0.976 ns) + CELL(0.661 ns) = 8.450 ns; Loc. = M4K_X26_Y16; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 4.172 ns ( 49.37 % )
        Info: Total interconnect delay = 4.278 ns ( 50.63 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 7.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y16; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y16; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[1]'
        Info: 3: + IC(2.077 ns) + CELL(2.778 ns) = 7.848 ns; Loc. = PIN_D11; Fanout = 0; PIN Node = 'cout[1]'
        Info: Total cell delay = 5.771 ns ( 73.53 % )
        Info: Total interconnect delay = 2.077 ns ( 26.47 % )
Info: Longest tpd from source pin "jump_address[3]" to destination pin "PC[3]" is 11.536 ns
    Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF8; Fanout = 2; PIN Node = 'jump_address[3]'
    Info: 2: + IC(5.253 ns) + CELL(0.275 ns) = 6.388 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 1; COMB Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~4'
    Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 6.781 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~5'
    Info: 4: + IC(2.113 ns) + CELL(2.642 ns) = 11.536 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'PC[3]'
    Info: Total cell delay = 3.927 ns ( 34.04 % )
    Info: Total interconnect delay = 7.609 ns ( 65.96 % )
Info: th for memory "lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "aload", clock pin = "CLK") is 4.243 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 8.379 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.076 ns) + CELL(0.787 ns) = 2.713 ns; Loc. = LCFF_X33_Y1_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6'
        Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
        Info: 4: + IC(0.225 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X33_Y1_N19; Fanout = 4; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5'
        Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 5.461 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 4; REG Node = 'CPU_4T_Final:inst2|inst8'
        Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 6.051 ns; Loc. = LCCOMB_X34_Y1_N8; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst1'
        Info: 7: + IC(0.690 ns) + CELL(0.000 ns) = 6.741 ns; Loc. = CLKCTRL_G15; Fanout = 30; COMB Node = 'CPU_4T_Final:inst2|inst1~clkctrl'
        Info: 8: + IC(0.977 ns) + CELL(0.661 ns) = 8.379 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 4.297 ns ( 51.28 % )
        Info: Total interconnect delay = 4.082 ns ( 48.72 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 4.370 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 8; CLK Node = 'aload'
        Info: 2: + IC(1.326 ns) + CELL(0.437 ns) = 2.762 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 1; COMB Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10'
        Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.152 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 2; COMB Node = 'lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11'
        Info: 4: + IC(1.076 ns) + CELL(0.142 ns) = 4.370 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.728 ns ( 39.54 % )
        Info: Total interconnect delay = 2.642 ns ( 60.46 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Wed Oct 26 15:50:57 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


