#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue May 21 18:03:37 2024
# Process ID: 7132
# Current directory: D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_My_Conv_0_1_synth_1
# Command line: vivado.exe -log design_1_My_Conv_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_My_Conv_0_1.tcl
# Log file: D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_My_Conv_0_1_synth_1/design_1_My_Conv_0_1.vds
# Journal file: D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_My_Conv_0_1_synth_1\vivado.jou
# Running On: WIN-05S5ST9THAA, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 25095 MB
#-----------------------------------------------------------
source design_1_My_Conv_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/resize_ip_test2/resize2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/hls_t1/int2fp/int2fp/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Learning_Software/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_My_Conv_0_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12328
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [E:/Learning_Software/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2481.738 ; gain = 370.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_My_Conv_0_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ip/design_1_My_Conv_0_1/synth/design_1_My_Conv_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'My_Conv' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS.v:7]
INFO: [Synth 8-3876] $readmem data file './My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS.dat' is read successfully [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS.v:26]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixeezS.v:7]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X.v:7]
INFO: [Synth 8-3876] $readmem data file './My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X.dat' is read successfully [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X.v:28]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixee5X.v:7]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_generic_ceil_float_s' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_generic_ceil_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R.dat' is read successfully [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_generic_ceil_float_s_mask_table_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_generic_ceil_float_s' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_generic_ceil_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_p_hls_fptosi_float_i32' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_p_hls_fptosi_float_i32.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_p_hls_fptosi_float_i32' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_p_hls_fptosi_float_i32.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_My_Conv_Pipeline_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_My_Conv_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_flow_control_loop_pipe_sequential_init' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_flow_control_loop_pipe_sequential_init' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_My_Conv_Pipeline_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_My_Conv_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Load_And_Compute' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_And_Compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb.v:7]
INFO: [Synth 8-3876] $readmem data file './My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb.dat' is read successfully [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb.v:27]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC.v:7]
INFO: [Synth 8-3876] $readmem data file './My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC.dat' is read successfully [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC.v:26]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_jbC.v:7]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Bias2Output' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Bias2Output.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Bias2Output' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Bias2Output.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Load_Input_F' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Input_F.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_10ns_30s_30_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_10ns_30s_30_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_10ns_30s_30_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_10ns_30s_30_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_32s_10ns_32_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_32s_10ns_32_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Load_Input_F' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Input_F.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Load_Weight' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Weight.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_19ns_31ns_32_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_19ns_31ns_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_19ns_31ns_32_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_19ns_31ns_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_mul_5ns_14ns_19_4_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_5ns_14ns_19_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_5ns_14ns_19_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_5ns_14ns_19_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_mul_5ns_14ns_19_4_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_5ns_14ns_19_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Load_Weight' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Weight.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Compute3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Compute3.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mux_21_16_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mux_21_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mux_21_16_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mux_21_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_mul_16s_16s_32_4_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_mul_16s_16s_32_4_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Compute3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Compute3.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Load_Input_F_Pool' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Input_F_Pool.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_30s_10ns_30_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_30s_10ns_30_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_30s_10ns_30_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_30s_10ns_30_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_32s_10ns_42_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_42_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_32s_10ns_42_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_42_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Load_Input_F_Pool' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Input_F_Pool.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Pool5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Pool5.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_4ns_5s_5_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_4ns_5s_5_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_4ns_5s_5_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_4ns_5s_5_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_4ns_14s_14_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_4ns_14s_14_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_4ns_14s_14_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_4ns_14s_14_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mux_43_16_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mux_43_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mux_43_16_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mux_43_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Pool5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Pool5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Load_And_Compute' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_And_Compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Write_Output_F' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Write_Output_F_Pipeline_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mux_2934_16_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mux_2934_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mux_2934_16_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mux_2934_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Write_Output_F_Pipeline_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Write_Output_F_Pipeline_2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Write_Output_F_Pipeline_2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Write_Output_F_Pipeline_3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Write_Output_F_Pipeline_3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Write_Output_F_Pipeline_4' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Write_Output_F_Pipeline_4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Write_Output_F_Pipeline_5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Write_Output_F_Pipeline_5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Write_Output_F_Pipeline_6' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Write_Output_F_Pipeline_6' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Write_Output_F_Pipeline_7' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Write_Output_F_Pipeline_7' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_Write_Output_F_Pipeline_8' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Write_Output_F_Pipeline_8' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F_Pipeline_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_fmul_32ns_32ns_32_5_max_dsp_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/ip/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Learning_Software/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Learning_Software/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/ip/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_fmul_32ns_32ns_32_5_max_dsp_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_sitofp_32ns_32_6_no_dsp_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_sitofp_32ns_32_6_no_dsp_1_ip' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/ip/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_sitofp_32ns_32_6_no_dsp_1_ip' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/ip/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_sitofp_32ns_32_6_no_dsp_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_32s_32s_63_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_32s_63_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_32s_32s_63_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_32s_63_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_63s_14s_63_3_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_63s_14s_63_3_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_63s_14s_63_3_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_63s_14s_63_3_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_32s_14s_46_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_14s_46_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_32s_14s_46_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_14s_46_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_32ns_32ns_64_1_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32ns_32ns_64_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_32ns_32ns_64_1_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32ns_32ns_64_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mul_46s_32ns_61_2_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_46s_32ns_61_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mul_46s_32ns_61_2_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_46s_32ns_61_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mac_muladd_5ns_14s_32s_33_4_1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mac_muladd_5ns_14s_32s_33_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_mac_muladd_5ns_14s_32s_33_4_1_DSP48_2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mac_muladd_5ns_14s_32s_33_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mac_muladd_5ns_14s_32s_33_4_1_DSP48_2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mac_muladd_5ns_14s_32s_33_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_mac_muladd_5ns_14s_32s_33_4_1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mac_muladd_5ns_14s_32s_33_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_Write_Output_F' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:10]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_control_s_axi' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_control_s_axi.v:400]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_control_s_axi' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_store' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_srl' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_srl' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_srl__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_srl__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_mem' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_mem' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_srl__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_srl__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_srl__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_srl__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_store' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_load' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized4' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_srl__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_srl__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_mem__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_mem__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_load' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_write' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_reg_slice' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_reg_slice' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized6' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_srl__parameterized4' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_srl__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized6' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_throttle' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_reg_slice__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_reg_slice__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized7' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_srl__parameterized5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_srl__parameterized5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized7' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized8' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_srl__parameterized6' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_srl__parameterized6' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_fifo__parameterized8' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_throttle' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_reg_slice__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_reg_slice__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_write' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_read' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_B1_m_axi_reg_slice__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_reg_slice__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi_read' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_B1_m_axi' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_B1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_store' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_fifo' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_srl' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_srl' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_fifo' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_srl__parameterized0' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_srl__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_mem' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_mem' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_srl__parameterized1' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_srl__parameterized1' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_srl__parameterized2' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_srl__parameterized2' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_store' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_load' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized4' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_srl__parameterized3' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_srl__parameterized3' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized5' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_mem__parameterized0' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_fifo__parameterized5' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_load' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_reg_slice' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'My_Conv_IN1_m_axi_srl__parameterized4' (0#1) [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2864]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN1_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN2_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN2_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN2_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN3_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN3_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN3_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN4_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN4_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_IN4_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT1_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT1_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT2_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT2_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT2_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT3_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT3_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT3_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT4_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT4_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_OUT4_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W1_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W1_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W2_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W2_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W2_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W3_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W3_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W3_m_axi.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W4_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W4_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_W4_m_axi.v:1844]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter0_F_in_y_base_phi_reg_3365_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Input_F.v:1875]
WARNING: [Synth 8-6014] Unused sequential element F_in_y_base_phi_reg_3365_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Input_F.v:2624]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter0_F_Out_y_phi_reg_3284_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Input_F_Pool.v:2051]
WARNING: [Synth 8-6014] Unused sequential element F_Out_y_phi_reg_3284_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Load_Input_F_Pool.v:2550]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_control_s_axi.v:592]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_sdiv_13ns_11ns_13_17_seq_1.v:172]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_sdiv_34ns_11ns_32_38_seq_1.v:172]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3440.785 ; gain = 1329.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 3455.559 ; gain = 1343.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 3455.559 ; gain = 1343.949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3504.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1865 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ip/design_1_My_Conv_0_1/constraints/My_Conv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ip/design_1_My_Conv_0_1/constraints/My_Conv_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_My_Conv_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_My_Conv_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 3826.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 9 instances
  FDE => FDRE: 35 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3931.180 ; gain = 104.848
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:10 ; elapsed = 00:02:10 . Memory (MB): peak = 3931.180 ; gain = 1819.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:10 ; elapsed = 00:02:10 . Memory (MB): peak = 3931.180 ; gain = 1819.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_My_Conv_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:10 . Memory (MB): peak = 3931.180 ; gain = 1819.570
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln278_7_reg_4718_reg' and it is trimmed from '32' to '31' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3111]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_reg_4310_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3275]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_9_reg_4400_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3274]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_8_reg_4390_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3273]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_7_reg_4380_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3272]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_6_reg_4370_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3271]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_5_reg_4360_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3270]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_4_reg_4350_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3269]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_3_reg_4340_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3268]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_31_reg_4620_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3267]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_30_reg_4610_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3266]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_2_reg_4330_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3265]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_29_reg_4600_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3264]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_28_reg_4590_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3263]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_27_reg_4580_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3262]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_26_reg_4570_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3261]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_25_reg_4560_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3260]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_24_reg_4550_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3259]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_23_reg_4540_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3258]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_22_reg_4530_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3257]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_21_reg_4520_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3256]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_20_reg_4510_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3255]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_1_reg_4320_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3254]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_19_reg_4500_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3253]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_18_reg_4490_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3252]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_17_reg_4480_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3251]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_16_reg_4470_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3250]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_15_reg_4460_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3249]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_14_reg_4450_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3248]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_13_reg_4440_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3247]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_12_reg_4430_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3246]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_11_reg_4420_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3245]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln268_10_reg_4410_reg' and it is trimmed from '32' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3244]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'My_Conv_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'My_Conv_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_B1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_B1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_B1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_B1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN4_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_IN4_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT4_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_OUT4_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W4_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'My_Conv_W4_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '34' to '33' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_sdiv_34ns_11ns_32_38_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'CHin_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8346]
WARNING: [Synth 8-3936] Found unconnected internal register 'Hin_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8400]
WARNING: [Synth 8-3936] Found unconnected internal register 'Win_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8469]
WARNING: [Synth 8-3936] Found unconnected internal register 'CHout_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8371]
WARNING: [Synth 8-3936] Found unconnected internal register 'Kx_read_reg_2891_reg' and it is trimmed from '32' to '5' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8356]
WARNING: [Synth 8-3936] Found unconnected internal register 'Kx_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8412]
WARNING: [Synth 8-3936] Found unconnected internal register 'Sx_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8432]
WARNING: [Synth 8-3936] Found unconnected internal register 'Sy_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8438]
WARNING: [Synth 8-3936] Found unconnected internal register 'mode_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8507]
WARNING: [Synth 8-3936] Found unconnected internal register 'relu_en_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8567]
WARNING: [Synth 8-3936] Found unconnected internal register 'layer_0_data_reg_reg' and it is trimmed from '32' to '10' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv.v:8501]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "My_Conv_Load_And_Compute_p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_bkb:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'My_Conv_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'My_Conv_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_B1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_B1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_B1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_B1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_B1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_B1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_B1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_B1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_IN1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_IN1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_IN1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_IN1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_IN2_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_IN2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_IN2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_IN2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_IN3_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_IN3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_IN3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_IN3_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_IN4_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_IN4_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_IN4_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_IN4_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN4_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN4_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_IN4_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_OUT1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_OUT1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_OUT1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_OUT1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_OUT2_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_OUT2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_OUT2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_OUT2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_OUT3_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_OUT3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_OUT3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_OUT3_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_OUT4_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_OUT4_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_OUT4_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_OUT4_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT4_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT4_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_OUT4_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_W1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_W1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_W1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_W1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_W2_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_W2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_W2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_W2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_W3_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_W3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_W3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_W3_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "My_Conv_W4_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "My_Conv_W4_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "My_Conv_W4_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "My_Conv_W4_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W4_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W4_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'My_Conv_W4_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:59 ; elapsed = 00:03:01 . Memory (MB): peak = 3931.180 ; gain = 1819.570
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'My_Conv_fmul_32ns_32ns_32_5_max_dsp_1:/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'My_Conv_fmul_32ns_32ns_32_5_max_dsp_1:/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'My_Conv_fmul_32ns_32ns_32_5_max_dsp_1:/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'My_Conv_fmul_32ns_32ns_32_5_max_dsp_1:/My_Conv_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized18) to 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized18) to 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_sitofp_32ns_32_6_no_dsp_1:/My_Conv_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized18) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized18) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'My_Conv_uitofp_32ns_32_6_no_dsp_1:/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'cout_reg_1483_pp0_iter1_reg_reg' and it is trimmed from '3' to '2' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Pool5.v:524]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_14s_32s_33_4_1_U986/My_Conv_mac_muladd_5ns_14s_32s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mac_muladd_5ns_14s_32s_33_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_14s_32s_33_4_1_U986/My_Conv_mac_muladd_5ns_14s_32s_33_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mac_muladd_5ns_14s_32s_33_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln278_5_reg_4713_reg' and it is trimmed from '19' to '14' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3110]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln283_reg_4751_reg' and it is trimmed from '48' to '46' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3112]
WARNING: [Synth 8-6014] Unused sequential element mul_46s_32ns_61_2_1_U985/tmp_product was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_46s_32ns_61_2_1.v:24]
WARNING: [Synth 8-6014] Unused sequential element Tm_Tp_fu_316_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3071]
WARNING: [Synth 8-6014] Unused sequential element mul_46s_32ns_61_2_1_U985/tmp_product was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_46s_32ns_61_2_1.v:24]
WARNING: [Synth 8-6014] Unused sequential element Tm_Tp_fu_316_reg was removed.  [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_Write_Output_F.v:3071]
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_264_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_265_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_266_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_267_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_268_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_269_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_270_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_255_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_256_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_257_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_258_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_259_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_260_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_261_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_262_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_263_U/ram_reg"
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/W1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/OUT4_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/OUT4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/OUT4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/OUT4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module My_Conv_W1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module My_Conv_W1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module My_Conv_W1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module My_Conv_W1_m_axi.
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:21]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U517/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U516/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U514/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U515/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U326/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U454/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U327/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U455/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U328/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U456/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U329/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U457/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U386/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U387/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U388/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U389/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U286/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U287/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U288/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U289/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U294/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U422/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U295/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U423/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U296/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U424/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U304/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U432/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U362/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U490/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U363/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U491/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U364/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U492/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U365/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U493/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U374/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U502/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U375/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U503/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U376/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U504/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U378/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U506/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U379/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U507/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U380/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U508/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U381/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U509/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U382/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U510/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U383/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U511/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U384/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U512/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U385/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U513/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U402/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U414/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U530/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U403/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U415/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U531/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U404/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U416/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U532/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U405/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U417/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U533/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_30_0_load_reg_79611_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U406/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_30_1_load_reg_79616_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U407/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_30_2_load_reg_79621_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_30_3_load_reg_79626_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_30_0_load_reg_79611_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U534/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_30_1_load_reg_79616_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U535/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_30_2_load_reg_79621_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_9_0_load_reg_79191_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U322/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_9_1_load_reg_79196_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U323/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_9_2_load_reg_79201_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U324/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_9_3_load_reg_79206_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U325/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_9_0_load_reg_79191_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U450/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_9_1_load_reg_79196_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U451/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_9_2_load_reg_79201_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U452/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_9_3_load_reg_79206_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U453/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_7_0_load_reg_79151_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U314/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_7_1_load_reg_79156_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U315/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_7_2_load_reg_79161_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U408/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U316/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_7_3_load_reg_79166_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U317/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_7_0_load_reg_79151_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U442/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_7_1_load_reg_79156_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U443/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_7_2_load_reg_79161_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U536/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U444/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_7_3_load_reg_79166_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U445/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_5_0_load_reg_79111_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U306/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_5_1_load_reg_79116_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U307/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_5_3_load_reg_79126_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U409/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U309/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_5_0_load_reg_79111_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U434/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_5_1_load_reg_79116_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U435/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_5_3_load_reg_79126_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U437/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_30_3_load_reg_79626_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U537/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_31_0_load_reg_79631_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U410/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_31_1_load_reg_79636_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U411/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_31_0_load_reg_79631_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U538/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_31_1_load_reg_79636_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U539/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg[15:0]' [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_28_0_load_reg_79571_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_28_1_load_reg_79576_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_28_2_load_reg_79581_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_28_3_load_reg_79586_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_28_0_load_reg_79571_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_28_1_load_reg_79576_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_28_2_load_reg_79581_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_16_0_load_reg_79331_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_16_1_load_reg_79336_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_16_2_load_reg_79341_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_16_0_load_reg_79331_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U478/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U350/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_16_1_load_reg_79336_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U479/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U351/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_16_2_load_reg_79341_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U480/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U352/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_20_0_load_reg_79411_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U366/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_20_1_load_reg_79416_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U367/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_14_0_load_reg_79291_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U342/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_14_2_load_reg_79301_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U344/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_14_3_load_reg_79306_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U345/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_14_0_load_reg_79291_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U470/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_14_2_load_reg_79301_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U472/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_14_3_load_reg_79306_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U473/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_20_0_load_reg_79411_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U494/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_20_1_load_reg_79416_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U495/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_28_3_load_reg_79586_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_6_0_load_reg_79131_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U310/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_6_1_load_reg_79136_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U311/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_6_2_load_reg_79141_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U312/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_6_3_load_reg_79146_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U313/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_6_0_load_reg_79131_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U438/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_6_1_load_reg_79136_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U439/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_6_2_load_reg_79141_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U440/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_6_3_load_reg_79146_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U441/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_4_0_load_reg_79091_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U302/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_4_1_load_reg_79096_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U303/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_4_3_load_reg_79106_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U305/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_4_0_load_reg_79091_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U430/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_4_1_load_reg_79096_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U431/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_4_3_load_reg_79106_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U433/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_1_0_load_reg_79031_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U398/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U290/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_1_1_load_reg_79036_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U399/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U291/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_1_2_load_reg_79041_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U400/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U292/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_1_3_load_reg_79046_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U401/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U293/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_1_0_load_reg_79031_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U526/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U418/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_1_1_load_reg_79036_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U527/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U419/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_1_2_load_reg_79041_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U528/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U420/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_1_3_load_reg_79046_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U529/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U421/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_18_0_load_reg_79371_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U358/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_18_1_load_reg_79376_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U359/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_18_2_load_reg_79381_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U360/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_18_3_load_reg_79386_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U361/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_18_0_load_reg_79371_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U486/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_18_1_load_reg_79376_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U487/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_18_2_load_reg_79381_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U488/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_18_3_load_reg_79386_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U489/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_26_0_load_reg_79531_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U390/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_26_1_load_reg_79536_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U391/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_26_2_load_reg_79541_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U392/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_26_3_load_reg_79546_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U393/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_26_0_load_reg_79531_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U518/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_26_1_load_reg_79536_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U519/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_26_2_load_reg_79541_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U520/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_26_3_load_reg_79546_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U521/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_27_0_load_reg_79551_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_27_1_load_reg_79556_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_27_2_load_reg_79561_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U396/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_27_3_load_reg_79566_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U397/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_27_0_load_reg_79551_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_27_1_load_reg_79556_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_27_2_load_reg_79561_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U524/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_27_3_load_reg_79566_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U525/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_13_0_load_reg_79271_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U338/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_13_1_load_reg_79276_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U339/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_13_2_load_reg_79281_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U340/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_13_3_load_reg_79286_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U341/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_13_0_load_reg_79271_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U466/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_13_1_load_reg_79276_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U467/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_13_2_load_reg_79281_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U468/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_13_3_load_reg_79286_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U469/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_12_0_load_reg_79251_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U334/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_12_1_load_reg_79256_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U335/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_12_2_load_reg_79261_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U336/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_12_3_load_reg_79266_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U337/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_12_0_load_reg_79251_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U462/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_12_1_load_reg_79256_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U463/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_12_2_load_reg_79261_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U464/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_12_3_load_reg_79266_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U465/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_3_0_load_reg_79071_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U394/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U298/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_3_1_load_reg_79076_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U395/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U299/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_3_2_load_reg_79081_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U300/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_3_3_load_reg_79086_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U301/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_3_0_load_reg_79071_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U522/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U426/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_3_1_load_reg_79076_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U523/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U427/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_3_2_load_reg_79081_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U428/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_3_3_load_reg_79086_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U429/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_31_2_load_reg_79641_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U412/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_31_3_load_reg_79646_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U413/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_31_2_load_reg_79641_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U540/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register weight_buffer_31_3_load_reg_79646_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U541/My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_10ns_30s_30_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:19]
DSP Report: Generating DSP mul_ln41_reg_6435_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln41_reg_6435_reg is absorbed into DSP mul_ln41_reg_6435_reg.
DSP Report: operator mul_10ns_30s_30_1_1_U104/dout is absorbed into DSP mul_ln41_reg_6435_reg.
DSP Report: operator mul_10ns_30s_30_1_1_U104/dout is absorbed into DSP mul_ln41_reg_6435_reg.
DSP Report: Generating DSP mul_32s_10ns_32_1_1_U106/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_10ns_32_1_1_U106/dout is absorbed into DSP mul_32s_10ns_32_1_1_U106/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U106/dout is absorbed into DSP mul_32s_10ns_32_1_1_U106/dout.
DSP Report: Generating DSP mul_ln41_1_reg_6510_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln41_1_reg_6510_reg is absorbed into DSP mul_ln41_1_reg_6510_reg.
DSP Report: register mul_ln41_1_reg_6510_reg is absorbed into DSP mul_ln41_1_reg_6510_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U106/dout is absorbed into DSP mul_ln41_1_reg_6510_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U106/dout is absorbed into DSP mul_ln41_1_reg_6510_reg.
DSP Report: Generating DSP mul_32s_10ns_32_1_1_U105/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_10ns_32_1_1_U105/dout is absorbed into DSP mul_32s_10ns_32_1_1_U105/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U105/dout is absorbed into DSP mul_32s_10ns_32_1_1_U105/dout.
DSP Report: Generating DSP mul_ln41_2_reg_6485_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln41_2_reg_6485_reg is absorbed into DSP mul_ln41_2_reg_6485_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U105/dout is absorbed into DSP mul_ln41_2_reg_6485_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U105/dout is absorbed into DSP mul_ln41_2_reg_6485_reg.
DSP Report: Generating DSP mul_32s_10ns_32_1_1_U107/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_10ns_32_1_1_U107/dout is absorbed into DSP mul_32s_10ns_32_1_1_U107/dout.
DSP Report: register mul_32s_10ns_32_1_1_U107/dout is absorbed into DSP mul_32s_10ns_32_1_1_U107/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U107/dout is absorbed into DSP mul_32s_10ns_32_1_1_U107/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U107/dout is absorbed into DSP mul_32s_10ns_32_1_1_U107/dout.
DSP Report: Generating DSP mul_ln41_3_reg_6530_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln41_3_reg_6530_reg is absorbed into DSP mul_ln41_3_reg_6530_reg.
DSP Report: register add_ln41_2_reg_6515_reg is absorbed into DSP mul_ln41_3_reg_6530_reg.
DSP Report: register mul_ln41_3_reg_6530_reg is absorbed into DSP mul_ln41_3_reg_6530_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U107/dout is absorbed into DSP mul_ln41_3_reg_6530_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U107/dout is absorbed into DSP mul_ln41_3_reg_6530_reg.
DSP Report: Generating DSP mul_32s_10ns_32_1_1_U108/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_10ns_32_1_1_U108/dout is absorbed into DSP mul_32s_10ns_32_1_1_U108/dout.
DSP Report: register mul_32s_10ns_32_1_1_U108/dout is absorbed into DSP mul_32s_10ns_32_1_1_U108/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U108/dout is absorbed into DSP mul_32s_10ns_32_1_1_U108/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U108/dout is absorbed into DSP mul_32s_10ns_32_1_1_U108/dout.
DSP Report: Generating DSP mul_ln41_4_reg_6578_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln41_4_reg_6578_reg is absorbed into DSP mul_ln41_4_reg_6578_reg.
DSP Report: register add_ln41_4_reg_6535_reg is absorbed into DSP mul_ln41_4_reg_6578_reg.
DSP Report: register mul_ln41_4_reg_6578_reg is absorbed into DSP mul_ln41_4_reg_6578_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U108/dout is absorbed into DSP mul_ln41_4_reg_6578_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U108/dout is absorbed into DSP mul_ln41_4_reg_6578_reg.
DSP Report: Generating DSP mul_32s_10ns_32_1_1_U109/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_10ns_32_1_1_U109/dout is absorbed into DSP mul_32s_10ns_32_1_1_U109/dout.
DSP Report: register mul_32s_10ns_32_1_1_U109/dout is absorbed into DSP mul_32s_10ns_32_1_1_U109/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U109/dout is absorbed into DSP mul_32s_10ns_32_1_1_U109/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U109/dout is absorbed into DSP mul_32s_10ns_32_1_1_U109/dout.
DSP Report: Generating DSP mul_ln41_5_reg_6873_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln41_5_reg_6873_reg is absorbed into DSP mul_ln41_5_reg_6873_reg.
DSP Report: register add_ln41_7_reg_6525_reg is absorbed into DSP mul_ln41_5_reg_6873_reg.
DSP Report: register mul_ln41_5_reg_6873_reg is absorbed into DSP mul_ln41_5_reg_6873_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U109/dout is absorbed into DSP mul_ln41_5_reg_6873_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U109/dout is absorbed into DSP mul_ln41_5_reg_6873_reg.
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWVALID driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[63] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[62] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[61] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[60] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[59] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[58] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[57] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[56] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[55] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[54] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[53] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[52] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[51] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[50] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[49] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[48] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[47] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[46] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[45] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[44] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[43] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[42] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[41] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[40] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[39] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[38] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[37] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[36] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[35] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[34] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[33] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[32] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[31] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[30] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[29] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[28] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[27] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[26] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[25] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[24] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[23] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[22] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[21] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[20] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[19] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[18] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[17] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[16] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[15] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[14] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[13] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[12] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[11] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[10] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[9] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[8] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[7] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[6] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[5] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[4] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[3] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[2] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[1] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWADDR[0] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWID[0] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[13] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[11] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[2] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[1] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWLEN[0] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWSIZE[2] driven by constant 0
WARNING: [Synth 8-3917] design My_Conv_Load_Input_F has port m_axi_IN1_AWSIZE[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Hin_cast6_reg_6440_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zero_y_1_reg_6452_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zero_y_1_reg_6452_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\F_Out_y_reg_6446_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\F_Out_y_reg_6446_reg[1] )
INFO: [Synth 8-3886] merging instance 'IN4_addr_reg_7077_reg[62]' (FDE) to 'IN4_addr_reg_7077_reg[63]'
INFO: [Synth 8-3886] merging instance 'IN3_addr_reg_7071_reg[62]' (FDE) to 'IN3_addr_reg_7071_reg[63]'
INFO: [Synth 8-3886] merging instance 'IN2_addr_reg_7065_reg[62]' (FDE) to 'IN2_addr_reg_7065_reg[63]'
INFO: [Synth 8-3886] merging instance 'IN1_addr_reg_6963_reg[62]' (FDE) to 'IN1_addr_reg_6963_reg[63]'
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[47]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[46]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[45]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[44]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[43]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[42]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[41]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[40]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[39]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[38]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[37]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[36]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[35]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[34]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[33]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[32]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[31]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[30]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[29]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[28]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[27]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[26]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[25]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[24]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[23]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[22]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[21]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[20]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[19]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[18]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[17]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[16]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[15]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[14]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[13]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[12]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[11]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[10]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[9]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[8]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[7]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[6]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[5]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_reg_6435_reg[4]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[47]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[46]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[45]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[44]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[43]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[42]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[41]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[40]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[39]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[38]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[37]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[36]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[35]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[34]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[33]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[32]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[31]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[30]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[29]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[28]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[27]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[26]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[25]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[24]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[23]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[22]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[21]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[20]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[19]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[18]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_1_reg_6510_reg[17]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[47]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[46]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[45]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[44]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[43]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[42]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[41]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[40]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[39]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[38]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[37]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[36]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[35]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[34]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[33]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[32]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[31]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[30]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[29]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[28]) is unused and will be removed from module My_Conv_Load_Input_F.
WARNING: [Synth 8-3332] Sequential element (mul_ln41_2_reg_6485_reg[27]) is unused and will be removed from module My_Conv_Load_Input_F.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_10ns_30s_30_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_30s_10ns_30_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_42_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_32s_10ns_32_1_1.v:19]
DSP Report: Generating DSP mul591_cast_reg_6146_reg, operation Mode is: (A*B)'.
DSP Report: register mul591_cast_reg_6146_reg is absorbed into DSP mul591_cast_reg_6146_reg.
DSP Report: operator mul_10ns_30s_30_1_1_U712/dout is absorbed into DSP mul591_cast_reg_6146_reg.
DSP Report: operator mul_10ns_30s_30_1_1_U712/dout is absorbed into DSP mul591_cast_reg_6146_reg.
DSP Report: Generating DSP mul6056_reg_6187_reg, operation Mode is: (A*B)'.
DSP Report: register mul6056_reg_6187_reg is absorbed into DSP mul6056_reg_6187_reg.
DSP Report: operator mul_30s_10ns_30_1_1_U713/dout is absorbed into DSP mul6056_reg_6187_reg.
DSP Report: operator mul_30s_10ns_30_1_1_U713/dout is absorbed into DSP mul6056_reg_6187_reg.
DSP Report: Generating DSP mul_32s_10ns_42_1_1_U714/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_10ns_42_1_1_U714/dout is absorbed into DSP mul_32s_10ns_42_1_1_U714/dout.
DSP Report: operator mul_32s_10ns_42_1_1_U714/dout is absorbed into DSP mul_32s_10ns_42_1_1_U714/dout.
DSP Report: Generating DSP mul_ln41_reg_6205_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln41_reg_6205_reg is absorbed into DSP mul_ln41_reg_6205_reg.
DSP Report: register mul_ln41_reg_6205_reg is absorbed into DSP mul_ln41_reg_6205_reg.
DSP Report: operator mul_32s_10ns_42_1_1_U714/dout is absorbed into DSP mul_ln41_reg_6205_reg.
DSP Report: operator mul_32s_10ns_42_1_1_U714/dout is absorbed into DSP mul_ln41_reg_6205_reg.
DSP Report: Generating DSP mul_32s_10ns_32_1_1_U715/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_10ns_32_1_1_U715/dout is absorbed into DSP mul_32s_10ns_32_1_1_U715/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U715/dout is absorbed into DSP mul_32s_10ns_32_1_1_U715/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U715/dout is absorbed into DSP mul_32s_10ns_32_1_1_U715/dout.
DSP Report: Generating DSP mul70_reg_6217_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul69_reg_6199_reg is absorbed into DSP mul70_reg_6217_reg.
DSP Report: register mul70_reg_6217_reg is absorbed into DSP mul70_reg_6217_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U715/dout is absorbed into DSP mul70_reg_6217_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U715/dout is absorbed into DSP mul70_reg_6217_reg.
DSP Report: Generating DSP mul_32s_10ns_32_1_1_U716/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_10ns_32_1_1_U716/dout is absorbed into DSP mul_32s_10ns_32_1_1_U716/dout.
DSP Report: register mul_32s_10ns_32_1_1_U716/dout is absorbed into DSP mul_32s_10ns_32_1_1_U716/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U716/dout is absorbed into DSP mul_32s_10ns_32_1_1_U716/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U716/dout is absorbed into DSP mul_32s_10ns_32_1_1_U716/dout.
DSP Report: Generating DSP mul80_reg_6265_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul80_reg_6265_reg is absorbed into DSP mul80_reg_6265_reg.
DSP Report: register mul79_reg_6222_reg is absorbed into DSP mul80_reg_6265_reg.
DSP Report: register mul80_reg_6265_reg is absorbed into DSP mul80_reg_6265_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U716/dout is absorbed into DSP mul80_reg_6265_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U716/dout is absorbed into DSP mul80_reg_6265_reg.
DSP Report: Generating DSP mul_32s_10ns_32_1_1_U717/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_10ns_32_1_1_U717/dout is absorbed into DSP mul_32s_10ns_32_1_1_U717/dout.
DSP Report: register mul_32s_10ns_32_1_1_U717/dout is absorbed into DSP mul_32s_10ns_32_1_1_U717/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U717/dout is absorbed into DSP mul_32s_10ns_32_1_1_U717/dout.
DSP Report: operator mul_32s_10ns_32_1_1_U717/dout is absorbed into DSP mul_32s_10ns_32_1_1_U717/dout.
DSP Report: Generating DSP mul90_reg_6280_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul90_reg_6280_reg is absorbed into DSP mul90_reg_6280_reg.
DSP Report: register mul89_reg_6270_reg is absorbed into DSP mul90_reg_6280_reg.
DSP Report: register mul90_reg_6280_reg is absorbed into DSP mul90_reg_6280_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U717/dout is absorbed into DSP mul90_reg_6280_reg.
DSP Report: operator mul_32s_10ns_32_1_1_U717/dout is absorbed into DSP mul90_reg_6280_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_Load_Input_F_Pool_fu_2086/mul69_reg_6199_reg[0]' (FDE) to 'grp_Load_Input_F_Pool_fu_2086/Hin_cast_reg_6192_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\Hin_cast_reg_6192_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\F_In_y_1_reg_6179_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\F_In_y_1_reg_6179_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_Load_Input_F_Pool_fu_2086/IN1_addr_reg_6612_reg[62]' (FDE) to 'grp_Load_Input_F_Pool_fu_2086/IN1_addr_reg_6612_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_Load_Input_F_Pool_fu_2086/IN2_addr_reg_6618_reg[62]' (FDE) to 'grp_Load_Input_F_Pool_fu_2086/IN2_addr_reg_6618_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_Load_Input_F_Pool_fu_2086/IN3_addr_reg_6624_reg[62]' (FDE) to 'grp_Load_Input_F_Pool_fu_2086/IN3_addr_reg_6624_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_Load_Input_F_Pool_fu_2086/IN4_addr_reg_6630_reg[62]' (FDE) to 'grp_Load_Input_F_Pool_fu_2086/IN4_addr_reg_6630_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_Load_Input_F_Pool_fu_2086/\mul79_reg_6222_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_mul_19ns_31ns_32_1_1.v:19]
DSP Report: Generating DSP mul_19ns_31ns_32_1_1_U134/dout, operation Mode is: A*B.
DSP Report: operator mul_19ns_31ns_32_1_1_U134/dout is absorbed into DSP mul_19ns_31ns_32_1_1_U134/dout.
DSP Report: operator mul_19ns_31ns_32_1_1_U134/dout is absorbed into DSP mul_19ns_31ns_32_1_1_U134/dout.
DSP Report: Generating DSP mul_ln123_reg_13905_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln123_reg_13905_reg is absorbed into DSP mul_ln123_reg_13905_reg.
DSP Report: operator mul_19ns_31ns_32_1_1_U134/dout is absorbed into DSP mul_ln123_reg_13905_reg.
DSP Report: operator mul_19ns_31ns_32_1_1_U134/dout is absorbed into DSP mul_ln123_reg_13905_reg.
DSP Report: Generating DSP mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_5ns_14ns_19_4_1_U135/My_Conv_mul_mul_5ns_14ns_19_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "W2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "W2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "W2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "IN3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "IN3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "IN3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "IN4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "IN4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "IN4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "IN2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "IN2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "IN2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "W4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "W4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "W4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "IN1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "IN1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "IN1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-3936] Found unconnected internal register 'My_Conv_sdiv_13ns_11ns_13_17_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '13' to '12' bits. [d:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.gen/sources_1/bd/design_1/ipshared/c891/hdl/verilog/My_Conv_sdiv_13ns_11ns_13_17_seq_1.v:43]
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[31]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[24]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[25]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[26]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[27]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[28]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[29]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[30]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[22]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sitofp_32ns_32_6_no_dsp_1_U1048/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/My_Conv_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[0]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[1]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[2]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[3]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[4]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[5]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[6]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[7]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[8]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[9]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[10]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[11]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[12]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[13]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[14]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[15]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[16]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[17]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[18]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[19]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fdiv_32ns_32ns_32_16_no_dsp_1_U1045/\din1_buf1_reg[20] )
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[21]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U1045/din1_buf1_reg[22]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fdiv_32ns_32ns_32_16_no_dsp_1_U1045/\din1_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[17]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[16]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[19]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[18]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[21]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[20]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[23]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[22]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[25]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[24]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[27]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[26]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[29]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[28]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[31]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[30]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[11]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[10]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[13]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[12]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[15]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/din0_buf1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uitofp_32ns_32_6_no_dsp_1_U1046/\din0_buf1_reg[14] )
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[17]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[16]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[19]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[18]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[21]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[20]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[23]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[22]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[25]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[24]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[27]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[26]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[29]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[28]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[31]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[30]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[11]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[10]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[13]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[12]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[15]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/din0_buf1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uitofp_32ns_32_6_no_dsp_1_U1047/\din0_buf1_reg[14] )
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1046/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1046/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'uitofp_32ns_32_6_no_dsp_1_U1047/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'uitofp_32ns_32_6_no_dsp_1_U1047/My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uitofp_32ns_32_6_no_dsp_1_U1046/\My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst /i_synth/\FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uitofp_32ns_32_6_no_dsp_1_U1047/\My_Conv_uitofp_32ns_32_6_no_dsp_1_ip_u/inst /i_synth/\FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[31]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[23]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[26]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[27]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[28]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_5_max_dsp_1_U1043/\din1_buf1_reg[29] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[30]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uitofp_32ns_32_6_no_dsp_1_U1046/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[31]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[23]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[24]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[25]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[26]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[27]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[28]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_5_max_dsp_1_U1044/\din1_buf1_reg[29] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[30]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1044/din1_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uitofp_32ns_32_6_no_dsp_1_U1047/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[0]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[1]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[2]' (FDE) to 'fmul_32ns_32ns_32_5_max_dsp_1_U1043/din1_buf1_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_5_max_dsp_1_U1043/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_5_max_dsp_1_U1044/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln1065_reg_2956_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_5_max_dsp_1_U1043/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_13ns_11ns_13_17_seq_1_U1049/\divisor0_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_5_max_dsp_1_U1044/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (B1_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (B1_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_34ns_11ns_32_38_seq_1_U1050/\divisor0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\load_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/bus_wide_gen.data_buf_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\store_unit/bus_wide_gen.data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B1_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln212_reg_2982_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "OUT1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "OUT1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "OUT1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "OUT1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "OUT2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "OUT2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "OUT2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "OUT2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "OUT3_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "OUT3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "OUT3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "OUT3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:04:41 . Memory (MB): peak = 3931.180 ; gain = 1819.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:54 ; elapsed = 00:05:00 . Memory (MB): peak = 3931.180 ; gain = 1819.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5582] The block RAM "inst/i_3/B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_0/IN3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_0/IN4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_0/W2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_0/W4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_0/IN1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/IN2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:52 ; elapsed = 00:05:59 . Memory (MB): peak = 3987.113 ; gain = 1875.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_264_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_264_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_265_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_265_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_266_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_266_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_267_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_267_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_268_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_268_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_269_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_269_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_270_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_270_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_256_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_256_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_257_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_257_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_258_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_258_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_259_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_259_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_260_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_260_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_261_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_261_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_262_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_262_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_263_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/p_ZZ16Load_And_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_263_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/W1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/IN2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/IN2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/IN2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/IN2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/W3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/OUT4_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_9_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_6_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_4_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_19_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_16_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_1_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_12_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_9_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_1_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_21_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_18_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_16_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_39_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_36_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_13_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_32_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_29_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_12_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_21_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/B1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_20_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_22_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_23_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_24_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_25_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_26_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_27_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_28_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_30_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_31_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_33_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_34_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_35_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_37_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_38_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_14_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_15_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_17_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_19_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_20_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_22_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/My_Conv_int_int_int_int_int_int_int_int_int_int_int_ap_fixed_ap_fixed_ap_fixed_23_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_2_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_3_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_4_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_5_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_6_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_7_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_8_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/p_ZZ7My_ConviiiiiiiiiiiP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S_10_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:52 ; elapsed = 00:07:03 . Memory (MB): peak = 3987.113 ; gain = 1875.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:47 ; elapsed = 00:07:59 . Memory (MB): peak = 4056.406 ; gain = 1944.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:48 ; elapsed = 00:08:00 . Memory (MB): peak = 4056.406 ; gain = 1944.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:21 ; elapsed = 00:08:33 . Memory (MB): peak = 4056.406 ; gain = 1944.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:22 ; elapsed = 00:08:35 . Memory (MB): peak = 4056.406 ; gain = 1944.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:26 ; elapsed = 00:08:38 . Memory (MB): peak = 4056.406 ; gain = 1944.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:27 ; elapsed = 00:08:39 . Memory (MB): peak = 4056.406 ; gain = 1944.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                            | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_1103                   | (A*B)'             | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_1104   | (PCIN>>17+A'*B')'  | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_1100   | PCIN+A:B+C'        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1067                   | (A*B)'             | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_1068   | (PCIN>>17+A'*B')'  | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_1064   | PCIN+A:B+C'        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv                                | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB4                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_mul_mul_16s_16s_32_4_1_DSP48_1 | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB3                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Compute3__GB5                  | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|My_Conv_Load_Input_F_Pool              | (A*B'')'           | 26     | 10     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F_Pool              | (A*B'')'           | 26     | 10     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F_Pool              | (PCIN>>17+A'*B'')' | 30     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F_Pool              | (PCIN>>17+A'*B'')' | 30     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F_Pool              | (PCIN>>17+A'*B'')' | 30     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F_Pool              | (PCIN>>17+A'*B'')' | 30     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F_Pool              | A'*B''             | 17     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Input_F_Pool              | A'*B''             | 17     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Input_F_Pool              | A'*B''             | 17     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Input_F_Pool              | A'*B''             | 17     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Input_F                   | (A*B'')'           | 26     | 10     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F                   | (PCIN>>17+A'*B'')' | 30     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F                   | (PCIN>>17+A*B'')'  | 30     | 10     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F                   | (PCIN>>17+A'*B'')' | 30     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F                   | (PCIN>>17+A'*B'')' | 30     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F                   | (PCIN>>17+A'*B'')' | 30     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Input_F                   | A*B''              | 17     | 10     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Input_F                   | A*B''              | 17     | 10     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Input_F                   | A'*B''             | 17     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Input_F                   | A'*B''             | 17     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Input_F                   | A'*B''             | 17     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Weight                    | (PCIN>>17+A'*B)'   | 19     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|My_Conv_Load_Weight                    | A'*B               | 19     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|My_Conv_Load_Weight                    | ((A''*B')')'       | 14     | 5      | -      | -      | 19     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|My_Conv_Pool5                          | (A*B)'+1           | 30     | 4      | -      | -      | 10     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|My_Conv_mul_4ns_14s_14_1_1             | (A*B)'             | 30     | 4      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | (PCIN>>17+A*B')'   | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | (PCIN>>17+A'*B)'   | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | (PCIN>>17+A'*B')'  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | (PCIN>>17+A*B')'   | 0      | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                        | (A*B)'             | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0        | (PCIN>>17+A'*B')'  | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1        | PCIN+A:B+C'        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (C'+(A'*B'')')'    | 5      | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|My_Conv                                | A'*B'              | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | A*B                | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | A*B'               | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | A'*B               | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A'*B)'   | 15     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A*B')'   | 0      | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A*B')'   | 0      | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|My_Conv                                | A''*B'             | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|My_Conv                                | (PCIN>>17+A''*B')' | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  3333|
|2     |DSP48E1         |     9|
|3     |DSP_ALU         |   315|
|5     |DSP_A_B_DATA    |   315|
|13    |DSP_C_DATA      |   315|
|15    |DSP_MULTIPLIER  |   315|
|16    |DSP_M_DATA      |   315|
|18    |DSP_OUTPUT      |   315|
|20    |DSP_PREADD      |   315|
|21    |DSP_PREADD_DATA |   315|
|22    |LUT1            |  1537|
|23    |LUT2            |  8640|
|24    |LUT3            | 10614|
|25    |LUT4            | 13824|
|26    |LUT5            |  6160|
|27    |LUT6            | 14521|
|28    |MUXCY           |   940|
|29    |MUXF7           |   977|
|30    |MUXF8           |   365|
|31    |RAM32M16        |   288|
|32    |RAM32X1D        |   576|
|33    |RAMB18E2        |    84|
|36    |RAMB36E2        |    36|
|37    |SRL16E          |  2781|
|38    |SRLC32E         |  1185|
|39    |XORCY           |   868|
|40    |FDE             |    35|
|41    |FDRE            | 37686|
|42    |FDSE            |  4058|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:27 ; elapsed = 00:08:39 . Memory (MB): peak = 4056.406 ; gain = 1944.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 567 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:28 ; elapsed = 00:07:44 . Memory (MB): peak = 4056.406 ; gain = 1469.176
Synthesis Optimization Complete : Time (s): cpu = 00:08:27 ; elapsed = 00:08:42 . Memory (MB): peak = 4056.406 ; gain = 1944.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4062.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7706 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4331.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1377 instances were transformed.
  (CARRY4) => CARRY8: 154 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 9 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 315 instances
  FDE => FDRE: 35 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 288 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 576 instances

Synth Design complete, checksum: c8d17eb2
INFO: [Common 17-83] Releasing license: Synthesis
967 Infos, 410 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:22 ; elapsed = 00:09:39 . Memory (MB): peak = 4331.344 ; gain = 2760.852
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_My_Conv_0_1_synth_1/design_1_My_Conv_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 4331.344 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4331.344 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4331.344 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_My_Conv_0_1, cache-ID = 648cd108f7736262
INFO: [Coretcl 2-1174] Renamed 1666 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.runs/design_1_My_Conv_0_1_synth_1/design_1_My_Conv_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4331.344 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_My_Conv_0_1_utilization_synth.rpt -pb design_1_My_Conv_0_1_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 4331.344 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 4331.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 21 18:15:19 2024...
