--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/ISE6/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml test_vga test_vga.ncd -o
test_vga.twr test_vga.pcf


Design file:              test_vga.ncd
Physical constraint file: test_vga.pcf
Device,speed:             xc3s1000,-4 (PRODUCTION 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk"  10 nS   HIGH 50.000000 % ;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_int_clk1x = PERIOD TIMEGRP "u0_int_clk1x" TS_clk * 1.000000 HIGH 50.000 % 
;

 9315 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.863ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.662|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 9315 paths, 0 nets, and 1629 connections

Design statistics:
   Minimum period:   9.863ns (Maximum frequency: 101.389MHz)


Analysis completed Sun Feb 04 09:18:24 2007
--------------------------------------------------------------------------------

Peak Memory Usage: 71 MB
