dir,u,v
d,2261469904,\vscale_0.imem_bridge.htrans
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y,2102738336
d,2102738336,\vscale_0.dmem_bridge.htrans
u,\vscale_0.pipeline.src_b_mux.alu_src_b,2157781883
u,\vscale_0.pipeline.src_a_mux.alu_src_a,2157781883
d,2157781883,$flatten\vscale_0.\pipeline.\alu.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b [4:0],1220672455
u,\vscale_0.pipeline.src_a_mux.alu_src_a,1220672455
d,1220672455,$flatten\vscale_0.\pipeline.\alu.$sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b [4:0],2263806822
u,\vscale_0.pipeline.src_a_mux.alu_src_a,2263806822
d,2263806822,$flatten\vscale_0.\pipeline.\alu.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b [4:0],3924317745
u,\vscale_0.pipeline.src_a_mux.alu_src_a,3924317745
d,3924317745,$flatten\vscale_0.\pipeline.\alu.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,1691081672
u,\vscale_0.pipeline.src_a_mux.alu_src_a,1691081672
d,1691081672,$flatten\vscale_0.\pipeline.\alu.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,920202005
u,\vscale_0.pipeline.src_a_mux.alu_src_a,920202005
d,920202005,$flatten\vscale_0.\pipeline.\alu.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,1480916592
u,\vscale_0.pipeline.src_a_mux.alu_src_a,1480916592
d,1480916592,$flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,2460306941
u,\vscale_0.pipeline.src_a_mux.alu_src_a,2460306941
d,2460306941,$flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,1977560663
u,\vscale_0.pipeline.src_a_mux.alu_src_a,1977560663
d,1977560663,$flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,3475181531
u,\vscale_0.pipeline.src_a_mux.alu_src_a,3475181531
d,3475181531,$flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,243608875
u,\vscale_0.pipeline.src_a_mux.alu_src_a,243608875
d,243608875,$flatten\vscale_0.\pipeline.\alu.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,1639172115
u,\vscale_0.pipeline.src_a_mux.alu_src_a,1639172115
d,1639172115,$flatten\vscale_0.\pipeline.\alu.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,312495002
u,\vscale_0.pipeline.src_a_mux.alu_src_a,312495002
d,312495002,$flatten\vscale_0.\pipeline.\alu.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y
u,{ 30'000000000000000000000000000000 \vscale_0.pipeline.csr.priv_stack [2:1] },1832738185
d,1832738185,$flatten\vscale_0.\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y,1595549043
u,\vscale_0.pipeline.csr.rdata,1595549043
d,1595549043,$flatten\vscale_0.\pipeline.\csr.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y,752147634
d,752147634,$flatten\vscale_0.\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y,2120143056
u,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y,2120143056
d,2120143056,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y
u,\vscale_0.pipeline.ctrl.csr_cmd,3863965447
d,3863965447,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y,1949269521
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y,1949269521
d,1949269521,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y
u,\vscale_0.pipeline.csr.interrupt_taken,4230242337
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y,4230242337
d,4230242337,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y,2361044117
u,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y,2361044117
d,2361044117,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y,2705664022
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y,2705664022
d,2705664022,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y,1144193219
u,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y,1144193219
d,1144193219,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y,1993709219
d,1993709219,$flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y
u,\vscale_0.pipeline.csr.defined,3981541485
d,3981541485,$flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y,3077003022
d,3077003022,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y,208956949
d,208956949,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y,1862012728
u,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y,1862012728
d,1862012728,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y,806333078
u,\vscale_0.pipeline.csr.htif_fire,806333078
d,806333078,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y,176599019
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y,176599019
d,176599019,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y,2743263583
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y,2743263583
d,2743263583,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y,3185833789
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y,3185833789
d,3185833789,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y,3143383706
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y,3143383706
d,3143383706,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y,4209693108
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y,4209693108
d,4209693108,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y,2566683778
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y,2566683778
d,2566683778,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y,3493242546
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y,3493242546
d,3493242546,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y,572494066
u,\vscale_0.pipeline.csr.priv_stack [0],572494066
d,572494066,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y
u,\vscale_0.pipeline.csr.priv_stack [0],2079209673
d,2079209673,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y,4215290870
u,\vscale_0.pipeline.csr.mtie,4215290870
d,4215290870,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y,2537968559
u,\vscale_0.pipeline.ctrl.csr_cmd [2],2537968559
d,2537968559,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y
u,$flatten\vscale_0.\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y,2987577277
u,\vscale_0.pipeline.ctrl.csr_cmd [2],2987577277
d,2987577277,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y
u,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y,4113515168
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y,4113515168
d,4113515168,$flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y
u,\vscale_0.pipeline.csr.priv_stack [2:1],773866990
u,\vscale_0.pipeline.inst_DX [31:20],773866990
d,773866990,$flatten\vscale_0.\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y
u,\vscale_0.pipeline.csr.htif_state,2946442682
d,2946442682,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y
d,3675665458,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y
u,\vscale_0.pipeline.inst_DX [31:20],3467940974
d,3467940974,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y
u,\vscale_0.pipeline.ctrl.ex_code_WB,2134846718
d,2134846718,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y
u,\vscale_0.pipeline.ctrl.ex_code_WB,2559495109
d,2559495109,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y
u,\vscale_0.pipeline.inst_DX [31:20],4013586304
d,4013586304,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y
u,\vscale_0.pipeline.inst_DX [31:20],750548661
d,750548661,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y
u,\vscale_0.pipeline.inst_DX [31:20],4251872356
d,4251872356,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y
u,\vscale_0.pipeline.inst_DX [31:20],2188023892
d,2188023892,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y
u,\vscale_0.pipeline.inst_DX [31:20],1747673293
d,1747673293,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y
u,\vscale_0.pipeline.csr.mtime_full,2780307028
u,\vscale_0.pipeline.csr.mtimecmp,2780307028
d,2780307028,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y
u,\vscale_0.pipeline.inst_DX [31:20],2872630400
d,2872630400,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y
u,\vscale_0.pipeline.csr.htif_state,2282752008
d,2282752008,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y
u,\vscale_0.pipeline.csr.htif_state,3061794386
d,3061794386,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y
u,\vscale_0.pipeline.inst_DX [31:20],3698186065
d,3698186065,$flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y
u,\vscale_0.pipeline.csr.wdata_internal,1824502888
d,1824502888,$flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y
u,\vscale_0.pipeline.csr.wdata_internal,647200254
d,647200254,$flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y
u,\vscale_0.pipeline.PC_WB,4178765876
d,4178765876,$flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y
u,$flatten\vscale_0.\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y,278460782
u,\vscale_0.pipeline.csr.rdata,278460782
d,278460782,$flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y
u,$flatten\vscale_0.\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y,2797832116
u,\vscale_0.pipeline.csr.mtvec,2797832116
d,2797832116,$flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y
u,\vscale_0.pipeline.csr.mtime_full,3792834863
d,3792834863,$flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y
u,\vscale_0.pipeline.csr.instret_full,3551395574
d,3551395574,$flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y
u,\vscale_0.pipeline.csr.time_full,137047759
d,137047759,$flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y
u,\vscale_0.pipeline.csr.cycle_full,3175205150
d,3175205150,$flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y
u,\vscale_0.pipeline.inst_DX [31:25],2294519468
d,2294519468,$flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y,2540667026
d,2540667026,$flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y,2553384488
d,2553384488,$flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y,1242775038
d,1242775038,$flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y,826427120
d,826427120,$flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y,2360444612
d,2360444612,$flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y,2647339928
d,2647339928,$flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y,1237224591
d,1237224591,$flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y,3850996506
d,3850996506,$flatten\vscale_0.\pipeline.\ctrl.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y,2442729734
d,2442729734,$flatten\vscale_0.\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y
u,\vscale_0.pipeline.inst_DX [24:20],2540047064
d,2540047064,$flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y
u,\vscale_0.pipeline.inst_DX [19:15],1391283304
d,1391283304,$flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y
u,\vscale_0.pipeline.inst_DX [14:12],104883208
d,104883208,$flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y
u,\vscale_0.pipeline.inst_DX [14:12],791417764
d,791417764,$flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y,729896861
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y,729896861
d,729896861,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y,3011652424
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y,3011652424
d,3011652424,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y,2242117487
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y,2242117487
d,2242117487,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y,2518809148
u,\vscale_0.pipeline.ctrl.prev_killed_WB,2518809148
d,2518809148,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y,1437414440
u,\vscale_0.pipeline.ctrl.had_ex_WB,1437414440
d,1437414440,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y,263102223
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y,263102223
d,263102223,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y,2872857172
d,2872857172,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y,1092011038
u,\vscale_0.pipeline.ctrl.replay_IF,1092011038
d,1092011038,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y,2461641798
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y,2461641798
d,2461641798,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y,490275385
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y,490275385
d,490275385,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y,978822743
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y,978822743
d,978822743,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y,3541117831
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y,3541117831
d,3541117831,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y,3819416691
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y,3819416691
d,3819416691,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y,3905335654
u,\vscale_0.pipeline.ctrl.prev_killed_DX,3905335654
d,3905335654,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y,2989674917
u,\vscale_0.pipeline.ctrl.had_ex_DX,2989674917
d,2989674917,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y,2448863955
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y,2448863955
d,2448863955,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y
u,\vscale_0.pipeline.ctrl.illegal_instruction,2371835754
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y,2371835754
d,2371835754,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y
u,\vscale_0.pipeline.ctrl.ecall,764934996
u,\vscale_0.pipeline.ctrl.ebreak,764934996
d,764934996,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y,1448325603
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y,1448325603
d,1448325603,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y,724682898
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y,724682898
d,724682898,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y,4180530035
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y,4180530035
d,4180530035,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y,205846714
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y,205846714
d,205846714,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y,2104970648
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y,2104970648
d,2104970648,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y,2116681322
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y,2116681322
d,2116681322,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y,1527272343
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y,1527272343
d,1527272343,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y,604376972
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y,604376972
d,604376972,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y
u,\vscale_0.pipeline.ctrl.replay_IF,1803650035
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y,1803650035
d,1803650035,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y,2668811048
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y,2668811048
d,2668811048,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y,3154380960
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y,3154380960
d,3154380960,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y,1934396891
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y,1934396891
d,1934396891,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y,2998646880
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y,2998646880
d,2998646880,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y,2256583918
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y,2256583918
d,2256583918,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y
u,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y,3193517399
d,3193517399,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y,2936077199
d,2936077199,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y,2759302540
d,2759302540,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y
u,\vscale_0.pipeline.ctrl.store_in_WB,2933563766
d,2933563766,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y,1164676574
d,1164676574,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y,317955727
d,317955727,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y
u,\vscale_0.pipeline.ctrl.had_ex_WB,3868520137
d,3868520137,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y,3604989130
d,3604989130,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y
u,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y,584012274
d,584012274,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y,1410731375
d,1410731375,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y
u,\vscale_0.imem_bridge.core_mem_wait,2201885917
d,2201885917,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y,3171729893
d,3171729893,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y,2678727901
d,2678727901,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y,2026961052
d,2026961052,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y,2768915789
d,2768915789,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y,3142447725
d,3142447725,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y,3081288611
d,3081288611,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y,4258521883
d,4258521883,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y,544273268
d,544273268,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y,106063960
d,106063960,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y,2285396305
d,2285396305,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y
u,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y,1182235637
d,1182235637,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y,3022671803
d,3022671803,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y
u,\vscale_0.pipeline.ctrl.replay_IF,3951611331
d,3951611331,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y,3725908760
d,3725908760,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y
u,\vscale_0.imem_bridge.core_mem_wait,4006767087
d,4006767087,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y,1756171408
d,1756171408,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y,3687050667
d,3687050667,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y,1301471229
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y,1301471229
d,1301471229,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y,3657054993
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y,3657054993
d,3657054993,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y,2875415893
u,\vscale_0.pipeline.ctrl.uses_md_WB,2875415893
d,2875415893,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y,3930164790
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y,3930164790
d,3930164790,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y
u,\vscale_0.pipeline.ctrl.uses_rs2,2767079151
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y,2767079151
d,2767079151,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y,3261107922
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y,3261107922
d,3261107922,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y,2779856275
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y,2779856275
d,2779856275,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y,2777585855
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y,2777585855
d,2777585855,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y
u,\vscale_0.pipeline.ctrl.uses_rs1,276969623
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y,276969623
d,276969623,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y,249819129
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y,249819129
d,249819129,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y,3148015487
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y,3148015487
d,3148015487,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y,3546114953
u,\vscale_0.pipeline.ctrl.dmem_en_WB,3546114953
d,3546114953,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y,2097117100
u,\vscale_0.pipeline.ctrl.wr_reg_unkilled_WB,2097117100
d,2097117100,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y,2850124224
u,\vscale_0.dmem_bridge.core_badmem_e,2850124224
d,2850124224,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y,4003386292
u,\vscale_0.pipeline.ctrl.uses_md_WB,4003386292
d,4003386292,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y,2248133500
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y,2248133500
d,2248133500,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y,2604639062
u,\vscale_0.pipeline.ctrl.uses_md_unkilled,2604639062
d,2604639062,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y,873985232
u,\vscale_0.pipeline.ctrl.wr_reg_unkilled_DX,873985232
d,873985232,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y,1349349881
u,\vscale_0.pipeline.ctrl.dmem_wen_unkilled,1349349881
d,1349349881,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y,1139143789
u,\vscale_0.pipeline.ctrl.dmem_en_unkilled,1139143789
d,1139143789,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y,3811797755
u,\vscale_0.pipeline.ctrl.eret_unkilled,3811797755
d,3811797755,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y,1967688583
u,\vscale_0.pipeline.ctrl.jalr_unkilled,1967688583
d,1967688583,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y,1509204357
u,\vscale_0.pipeline.ctrl.jal_unkilled,1509204357
d,1509204357,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y,1084735135
u,\vscale_0.pipeline.ctrl.branch_taken_unkilled,1084735135
d,1084735135,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y
u,\vscale_0.pipeline.inst_DX [31:25],1679503477
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y,1679503477
d,1679503477,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y,2153903550
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y,2153903550
d,2153903550,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y,278016293
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y,278016293
d,278016293,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y,3192890604
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y,3192890604
d,3192890604,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y,1349185443
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y,1349185443
d,1349185443,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y,742820215
u,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y,742820215
d,742820215,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y,3560749611
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y,3560749611
d,3560749611,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y
u,\vscale_0.dmem_bridge.core_mem_wait,4261525304
u,\vscale_0.pipeline.ctrl.dmem_en_unkilled,4261525304
d,4261525304,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y,352297027
u,\vscale_0.pipeline.ctrl.uses_md_unkilled,352297027
d,352297027,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y
u,\vscale_0.pipeline.ctrl.store_in_WB,895916014
u,\vscale_0.pipeline.ctrl.fence_i,895916014
d,895916014,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y,3054954320
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y,3054954320
d,3054954320,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y,3570067887
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y,3570067887
d,3570067887,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y,3682495300
u,\vscale_0.imem_bridge.core_badmem_e,3682495300
d,3682495300,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y,717975994
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y,717975994
d,717975994,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y,139463285
u,\vscale_0.imem_bridge.core_mem_wait,139463285
d,139463285,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y
u,\vscale_0.pipeline.ctrl.store_in_WB,2091496924
u,\vscale_0.pipeline.ctrl.fence_i,2091496924
d,2091496924,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y
u,\vscale_0.imem_bridge.core_mem_wait,78358127
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y,78358127
d,78358127,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y
u,\vscale_0.pipeline.ctrl.reg_to_wr_WB,2335768015
u,\vscale_0.pipeline.inst_DX [24:20],2335768015
d,2335768015,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y
u,\vscale_0.pipeline.ctrl.reg_to_wr_WB,872284620
u,\vscale_0.pipeline.inst_DX [19:15],872284620
d,872284620,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y
u,\vscale_0.pipeline.inst_DX [6:0],3726078019
d,3726078019,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y
u,\vscale_0.pipeline.inst_DX [19:15],1377782199
d,1377782199,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y
u,\vscale_0.pipeline.inst_DX [19:15],1053171178
d,1053171178,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y
u,\vscale_0.pipeline.inst_DX [19:15],2022708665
d,2022708665,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y
u,\vscale_0.pipeline.inst_DX [19:15],566444637
d,566444637,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y
u,\vscale_0.pipeline.inst_DX [19:15],3209078995
d,3209078995,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y
u,\vscale_0.pipeline.inst_DX [19:15],3466192775
d,3466192775,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y
u,\vscale_0.pipeline.csr.priv_stack [2:1],2703029411
d,2703029411,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y
u,\vscale_0.pipeline.inst_DX [11:7],47853403
d,47853403,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y
u,\vscale_0.pipeline.inst_DX [19:15],3664509604
d,3664509604,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y
u,\vscale_0.pipeline.inst_DX [31:25],3931532754
d,3931532754,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y
u,\vscale_0.pipeline.inst_DX [11:7],108627168
d,108627168,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y
u,\vscale_0.pipeline.inst_DX [19:15],3791915381
d,3791915381,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y
u,\vscale_0.pipeline.inst_DX,226768496
d,226768496,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y
u,\vscale_0.pipeline.inst_DX [11:7],1374879873
d,1374879873,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y
u,\vscale_0.pipeline.inst_DX [19:15],1506377793
d,1506377793,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y
u,\vscale_0.pipeline.inst_DX,1363708933
d,1363708933,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y
u,{ 1'0 \vscale_0.pipeline.inst_DX [13:12] },206361528
d,206361528,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y
u,{ 1'0 \vscale_0.pipeline.inst_DX [13:12] },2099203802
d,2099203802,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y
u,{ 1'0 \vscale_0.pipeline.inst_DX [13:12] },2808337178
d,2808337178,$flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y,569658470
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y,569658470
d,569658470,$flatten\vscale_0.\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y
u,\vscale_0.pipeline.csr.priv_stack [2:1],724191657
d,724191657,$flatten\vscale_0.\pipeline.\ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y
u,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y,626189516
u,$flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y,626189516
u,$flatten\vscale_0.\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y,626189516
d,626189516,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y
u,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y,1236360273
d,1236360273,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y,849349528
d,849349528,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y
u,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y,3950775801
u,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y,3950775801
d,3950775801,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y
u,\vscale_0.pipeline.md.negate_output,3968309514
u,$flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y,3968309514
u,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y,3968309514
d,3968309514,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y
u,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y,1386202448
u,\vscale_0.pipeline.md.a,1386202448
u,\vscale_0.pipeline.md.result,1386202448
d,1386202448,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y
u,$flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y,3735927741
u,$flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y,3735927741
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y,3735927741
d,3735927741,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
u,$flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y,954648800
u,$flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y,954648800
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y,954648800
d,954648800,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
u,\vscale_0.pipeline.md.b,1319558742
u,\vscale_0.pipeline.md.a,1319558742
d,1319558742,$flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y
u,\vscale_0.pipeline.md.counter,2158575409
d,2158575409,$flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y
u,\vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result,2611421932
d,2611421932,$flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y
u,\vscale_0.pipeline.md.b,2161419603
d,2161419603,$flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y
u,\vscale_0.pipeline.md.b,1874737045
d,1874737045,$flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y
u,\vscale_0.pipeline.md.counter,1083786539
d,1083786539,$flatten\vscale_0.\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y
u,\vscale_0.pipeline.md.counter,1610712075
u,\vscale_0.pipeline.md.a,1610712075
d,1610712075,$flatten\vscale_0.\pipeline.\md.$shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y
u,\vscale_0.pipeline.md.result,546344993
u,$flatten\vscale_0.\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y,546344993
d,546344993,$flatten\vscale_0.\pipeline.\md.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y
u,$flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y,3914239072
d,3914239072,$flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y,3711647023
d,3711647023,$flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y,337282728
d,337282728,$flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y,3132748266
u,\vscale_0.pipeline.ctrl.md_req_in_2_signed,3132748266
d,3132748266,$flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y,2667657376
u,\vscale_0.pipeline.ctrl.md_req_in_1_signed,2667657376
d,2667657376,$flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y
u,\vscale_0.pipeline.ctrl.md_req_in_2_signed,316275306
u,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y,316275306
d,316275306,$flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y
u,\vscale_0.pipeline.ctrl.md_req_in_1_signed,4234604519
u,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y,4234604519
d,4234604519,$flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y
u,\vscale_0.pipeline.md.b,2611984708
u,\vscale_0.pipeline.md.a,2611984708
d,2611984708,$flatten\vscale_0.\pipeline.\md.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y
u,\vscale_0.pipeline.md.op,3311577579
d,3311577579,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y
u,\vscale_0.pipeline.md.counter,255428449
d,255428449,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y
u,\vscale_0.pipeline.md.out_sel,3687256987
d,3687256987,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y
u,\vscale_0.pipeline.md.out_sel,3877171312
d,3877171312,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y
u,\vscale_0.pipeline.md.state,750690831
d,750690831,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y
u,\vscale_0.pipeline.md.state,3741944037
d,3741944037,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y,2175978585
d,2175978585,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y,3554670026
d,3554670026,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y
u,\vscale_0.pipeline.md.op,1132017235
d,1132017235,$flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y
u,\vscale_0.pipeline.md.b,1133549692
u,\vscale_0.pipeline.md.result,1133549692
d,1133549692,$flatten\vscale_0.\pipeline.\md.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y
u,$flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y,43284352
u,$flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA,43284352
d,43284352,$flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y
u,\vscale_0.pipeline.inst_DX [24:20],3738494594
d,3738494594,$flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y
u,\vscale_0.pipeline.inst_DX [19:15],3487578779
d,3487578779,$flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y
u,\vscale_0.pipeline.ctrl.reg_to_wr_WB,3796933891
d,3796933891,$flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y
u,\vscale_0.pipeline.inst_DX [24:20],4018333728
d,4018333728,$flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA
u,\vscale_0.pipeline.inst_DX [19:15],432921879
d,432921879,$flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA
u,$flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y,3538460811
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y,3538460811
d,3538460811,$flatten\vscale_0.\pipeline.\regfile.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y
u,$flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y,3392461154
d,3392461154,$flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y
u,$flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y,3169512847
d,3169512847,$flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y
u,$flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y,4187495796
d,4187495796,$flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y
u,$flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y,3873173118
d,3873173118,$flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y
u,\vscale_0.pipeline.inst_DX,1578829534
d,1578829534,$flatten\vscale_0.\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y,1903334633
d,1903334633,$flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y,3994512386
d,3994512386,$flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y,735397367
d,735397367,$flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y,1920806119
d,1920806119,$flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y
u,$flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y,1327399859
d,1327399859,$flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y
u,$flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y,565271751
u,$flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y,565271751
d,565271751,$flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y
u,$flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y,3524355930
u,$flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y,3524355930
d,3524355930,$flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y
u,\vscale_0.pipeline.alu_out_WB,2840885196
u,\arbiter.core_hrdata_0,2840885196
d,2840885196,$flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y,238557405
u,\vscale_0.pipeline.bypass_data_WB,238557405
u,$flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y,238557405
d,238557405,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y,2972130830
u,\vscale_0.pipeline.bypass_data_WB,2972130830
u,$flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y,2972130830
d,2972130830,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y
u,\vscale_0.pipeline.ctrl.csr_imm_sel,84409059
u,$flatten\vscale_0.\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y,84409059
u,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y,84409059
d,84409059,$flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y
u,\vscale_0.pipeline.PCmux.offset,485989674
u,\vscale_0.pipeline.PCmux.base,485989674
d,485989674,$flatten\vscale_0.\pipeline.\PCmux.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y
u,\vscale_0.pipeline.src_b_mux.alu_src_b,252500552
u,\vscale_0.pipeline.src_a_mux.alu_src_a,252500552
d,252500552,$flatten\vscale_0.\pipeline.\alu.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y
u,$flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y,1316376933
u,\vscale_0.pipeline.PC_WB,1316376933
u,\vscale_0.pipeline.alu_out_WB,1316376933
d,1316376933,$flatten\vscale_0.\pipeline.\csr.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y
u,\vscale_0.pipeline.ctrl.wr_reg_unkilled_WB,2935103304
d,2935103304,$flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y
u,$flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y,493769648
u,$flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y,493769648
d,493769648,$flatten\vscale_0.\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y
u,$flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y,2218260521
u,$flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA,2218260521
d,2218260521,$flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y
u,\imem_hresp_0,128436312
d,128436312,\vscale_0.imem_bridge.core_badmem_e
d,107339185,\vscale_0.imem_bridge.hwrite
u,\imem_hready_0,3476302497
d,3476302497,\vscale_0.imem_bridge.core_mem_wait
u,\arbiter.core_hresp_0,2750579868
d,2750579868,\vscale_0.dmem_bridge.core_badmem_e
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y,3869119747
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y,3869119747
d,3869119747,\vscale_0.dmem_bridge.hwrite
u,\arbiter.core_hready_0,126792127
d,126792127,\vscale_0.dmem_bridge.core_mem_wait
u,$flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y,498507288
u,$flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y,498507288
d,498507288,$flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y
