\hypertarget{struct_u_s_a_r_t___type_def}{}\section{U\+S\+A\+R\+T\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a44962ea5442d203bf4954035d1bfeb9d}{SR}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a149feba01f9c4a49570c6d88619f504f}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a0a1acc0425516ff7969709d118b96a3b}{DR}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a8249a3955aace28d92109b391311eb30}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_af0ba3d82d524fddbe0fb3309788e2954}{B\+RR}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a61400ce239355b62aa25c95fcc18a5e1}{C\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}{C\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_aa0223808025f5bf9c056185038c9d545}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a9651ce2df8eec57b9cab2f27f6dbf3e1}{C\+R3}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_abd36010ac282682d1f3c641b183b1b6f}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a26f8b74978e03c8a4c99c9395a6a524d}{G\+T\+PR}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_aab502dde158ab7da8e7823d1f8a06edb}{R\+E\+S\+E\+R\+V\+E\+D6}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

Definition at line 912 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_af0ba3d82d524fddbe0fb3309788e2954}\label{struct_u_s_a_r_t___type_def_af0ba3d82d524fddbe0fb3309788e2954}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!B\+RR@{B\+RR}}
\index{B\+RR@{B\+RR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+RR}{BRR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t B\+RR}

U\+S\+A\+RT Baud rate register, Address offset\+: 0x08 

Definition at line 918 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a61400ce239355b62aa25c95fcc18a5e1}\label{struct_u_s_a_r_t___type_def_a61400ce239355b62aa25c95fcc18a5e1}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R1}{CR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R1}

U\+S\+A\+RT Control register 1, Address offset\+: 0x0C 

Definition at line 920 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}\label{struct_u_s_a_r_t___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R2}{CR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R2}

U\+S\+A\+RT Control register 2, Address offset\+: 0x10 

Definition at line 922 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a9651ce2df8eec57b9cab2f27f6dbf3e1}\label{struct_u_s_a_r_t___type_def_a9651ce2df8eec57b9cab2f27f6dbf3e1}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R3@{C\+R3}}
\index{C\+R3@{C\+R3}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R3}{CR3}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R3}

U\+S\+A\+RT Control register 3, Address offset\+: 0x14 

Definition at line 924 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a0a1acc0425516ff7969709d118b96a3b}\label{struct_u_s_a_r_t___type_def_a0a1acc0425516ff7969709d118b96a3b}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t DR}

U\+S\+A\+RT Data register, Address offset\+: 0x04 

Definition at line 916 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a26f8b74978e03c8a4c99c9395a6a524d}\label{struct_u_s_a_r_t___type_def_a26f8b74978e03c8a4c99c9395a6a524d}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!G\+T\+PR@{G\+T\+PR}}
\index{G\+T\+PR@{G\+T\+PR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{G\+T\+PR}{GTPR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t G\+T\+PR}

U\+S\+A\+RT Guard time and prescaler register, Address offset\+: 0x18 

Definition at line 926 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a149feba01f9c4a49570c6d88619f504f}\label{struct_u_s_a_r_t___type_def_a149feba01f9c4a49570c6d88619f504f}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x02 

Definition at line 915 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a8249a3955aace28d92109b391311eb30}\label{struct_u_s_a_r_t___type_def_a8249a3955aace28d92109b391311eb30}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x06 

Definition at line 917 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}\label{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x0A 

Definition at line 919 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}\label{struct_u_s_a_r_t___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x0E 

Definition at line 921 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_aa0223808025f5bf9c056185038c9d545}\label{struct_u_s_a_r_t___type_def_aa0223808025f5bf9c056185038c9d545}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x12 

Definition at line 923 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_abd36010ac282682d1f3c641b183b1b6f}\label{struct_u_s_a_r_t___type_def_abd36010ac282682d1f3c641b183b1b6f}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x16 

Definition at line 925 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_aab502dde158ab7da8e7823d1f8a06edb}\label{struct_u_s_a_r_t___type_def_aab502dde158ab7da8e7823d1f8a06edb}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}

Reserved, 0x1A 

Definition at line 927 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a44962ea5442d203bf4954035d1bfeb9d}\label{struct_u_s_a_r_t___type_def_a44962ea5442d203bf4954035d1bfeb9d}} 
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t SR}

U\+S\+A\+RT Status register, Address offset\+: 0x00 

Definition at line 914 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
