<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='570' ll='605'/>
<size>1</size>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='569'>// Track defaults for fields in the MODE registser.</doc>
<mbr r='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' o='0' t='bool'/>
<mbr r='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' o='1' t='bool'/>
<fun r='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev'/>
<fun r='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE'/>
<fun r='_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj'/>
<fun r='_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_'/>
<fun r='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_'/>
