/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [3:0] _03_;
  wire [4:0] _04_;
  wire [7:0] _05_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [29:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_55z = celloutsig_0_15z ? celloutsig_0_39z : celloutsig_0_1z;
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_1z : in_data[162];
  assign celloutsig_0_17z = celloutsig_0_0z[6] ? celloutsig_0_15z : celloutsig_0_3z;
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_0z[9]);
  assign celloutsig_0_4z = ~((in_data[81] | celloutsig_0_0z[3]) & in_data[12]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_4z) & celloutsig_0_4z);
  assign celloutsig_1_0z = ~((in_data[137] | in_data[114]) & in_data[171]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[149]) & in_data[150]);
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_3z) & celloutsig_0_6z);
  assign celloutsig_1_16z = ~((celloutsig_1_7z | celloutsig_1_7z) & celloutsig_1_6z[4]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z | celloutsig_1_5z) & celloutsig_1_2z);
  assign celloutsig_0_15z = ~((celloutsig_0_0z[5] | in_data[41]) & celloutsig_0_7z);
  assign celloutsig_1_7z = celloutsig_1_1z | celloutsig_1_2z;
  assign celloutsig_1_11z = celloutsig_1_4z | celloutsig_1_5z;
  assign celloutsig_0_12z = celloutsig_0_0z[2] | celloutsig_0_1z;
  assign celloutsig_0_31z = _01_ ^ celloutsig_0_4z;
  assign celloutsig_1_10z = celloutsig_1_1z ^ celloutsig_1_2z;
  assign celloutsig_1_12z = celloutsig_1_10z ^ celloutsig_1_11z;
  assign celloutsig_1_14z = celloutsig_1_0z ^ celloutsig_1_3z;
  assign celloutsig_0_11z = celloutsig_0_6z ^ _02_;
  assign celloutsig_0_39z = ~(celloutsig_0_25z ^ celloutsig_0_12z);
  assign celloutsig_0_7z = ~(in_data[83] ^ celloutsig_0_4z);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_32z[6:4], celloutsig_0_8z };
  reg [3:0] _29_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 4'h0;
    else _29_ <= { _03_[2:1], celloutsig_0_55z, celloutsig_0_37z };
  assign out_data[3:0] = _29_;
  reg [4:0] _30_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _30_ <= 5'h00;
    else _30_ <= { celloutsig_0_0z[9:7], celloutsig_0_5z, celloutsig_0_5z };
  assign { _04_[4:3], _02_, _04_[1:0] } = _30_;
  reg [7:0] _31_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 8'h00;
    else _31_ <= { celloutsig_0_19z[3:0], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z };
  assign { _05_[7], _00_, _05_[5:1], _01_ } = _31_;
  assign celloutsig_0_41z = { celloutsig_0_32z[6:0], celloutsig_0_29z, celloutsig_0_30z } / { 1'h1, celloutsig_0_0z[9:2] };
  assign celloutsig_0_23z = { in_data[51], celloutsig_0_7z, celloutsig_0_16z } / { 1'h1, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_6z = { in_data[38:18], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z } === in_data[55:21];
  assign celloutsig_0_14z = ! { celloutsig_0_0z[8:5], celloutsig_0_11z };
  assign celloutsig_0_73z = { celloutsig_0_41z[3:0], celloutsig_0_58z, celloutsig_0_3z } || celloutsig_0_41z[6:1];
  assign celloutsig_0_1z = in_data[79:77] || in_data[8:6];
  assign celloutsig_0_13z = { celloutsig_0_0z[11:4], celloutsig_0_7z } || { _02_, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_16z = { celloutsig_0_0z[7:5], celloutsig_0_6z, celloutsig_0_8z } || { celloutsig_0_2z[13:11], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_35z = _05_[7] & ~(celloutsig_0_26z[4]);
  assign celloutsig_0_22z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_0_29z = in_data[87] & ~(celloutsig_0_11z);
  assign celloutsig_0_37z = { _05_[7], _00_, _05_[5:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_32z } != { celloutsig_0_2z[26:24], celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_22z, _04_[4:3], _02_, _04_[1:0], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_35z };
  assign celloutsig_1_5z = in_data[183:175] != { in_data[133:127], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = in_data[171:164] != { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_0_25z = { celloutsig_0_19z[9:0], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z } != { celloutsig_0_2z[21:7], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_14z } != { celloutsig_0_26z[9:7], celloutsig_0_16z };
  assign celloutsig_1_6z = { in_data[98:96], celloutsig_1_3z, celloutsig_1_3z } | { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_21z = & { _02_, _04_[4:3], _04_[1:0] };
  assign celloutsig_1_15z = & { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[124:121] };
  assign celloutsig_0_10z = & in_data[16:14];
  assign celloutsig_0_58z = | { _01_, _05_[5:1], celloutsig_0_6z };
  assign celloutsig_1_1z = ^ in_data[154:131];
  assign celloutsig_1_4z = ^ { in_data[175], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_32z = { _00_, _05_[5:1], _01_, celloutsig_0_7z } >> { _05_[7], _00_, _05_[5:1], _01_ };
  assign celloutsig_0_2z = in_data[49:20] >> in_data[29:0];
  assign celloutsig_0_26z = { celloutsig_0_19z[7:0], celloutsig_0_11z, celloutsig_0_15z } >> { celloutsig_0_0z[3:2], celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[28:17] - in_data[42:31];
  assign celloutsig_0_19z = celloutsig_0_0z[11:1] - { celloutsig_0_2z[14:10], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_13z };
  assign _04_[2] = _02_;
  assign { _05_[6], _05_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z };
endmodule
