<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z010clg400-1" LaunchTime="1612901965">
  <File Type="ROUTE-DRC-RPX" Name="rocketchip_wrapper_drc_routed.rpx"/>
  <File Type="PLACE-CTRL" Name="rocketchip_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-IO" Name="rocketchip_wrapper_io_placed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="rocketchip_wrapper_postroute_physopt.dcp"/>
  <File Type="PA-TCL" Name="rocketchip_wrapper.tcl"/>
  <File Type="PLACE-UTIL" Name="rocketchip_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="rocketchip_wrapper_utilization_placed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="rocketchip_wrapper.sysdef"/>
  <File Type="ROUTE-TIMING-RPX" Name="rocketchip_wrapper_timing_summary_routed.rpx"/>
  <File Type="BG-BGN" Name="rocketchip_wrapper.bgn"/>
  <File Type="BITSTR-MMI" Name="rocketchip_wrapper.mmi"/>
  <File Type="ROUTE-TIMING-PB" Name="rocketchip_wrapper_timing_summary_routed.pb"/>
  <File Type="BG-DRC" Name="rocketchip_wrapper.drc"/>
  <File Type="OPT-DRC" Name="rocketchip_wrapper_drc_opted.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="rocketchip_wrapper_route_status.pb"/>
  <File Type="BG-BIT" Name="rocketchip_wrapper.bit"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="rocketchip_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="RDI-RDI" Name="rocketchip_wrapper.vdi"/>
  <File Type="PHYSOPT-DCP" Name="rocketchip_wrapper_physopt.dcp"/>
  <File Type="ROUTE-DCP" Name="rocketchip_wrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="rocketchip_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="rocketchip_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="rocketchip_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="rocketchip_wrapper_timing_summary_routed.rpt"/>
  <File Type="BG-BIN" Name="rocketchip_wrapper.bin"/>
  <File Type="ROUTE-PWR-RPX" Name="rocketchip_wrapper_power_routed.rpx"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="rocketchip_wrapper_postplace_pwropt.dcp"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-STATUS" Name="rocketchip_wrapper_route_status.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="rocketchip_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="rocketchip_wrapper_power_routed.rpt"/>
  <File Type="OPT-HWDEF" Name="rocketchip_wrapper.hwdef"/>
  <File Type="OPT-DCP" Name="rocketchip_wrapper_opt.dcp"/>
  <File Type="BITSTR-NKY" Name="rocketchip_wrapper.nky"/>
  <File Type="BITSTR-MSK" Name="rocketchip_wrapper.msk"/>
  <File Type="ROUTE-CLK" Name="rocketchip_wrapper_clock_utilization_routed.rpt"/>
  <File Type="BITSTR-BMM" Name="rocketchip_wrapper_bd.bmm"/>
  <File Type="BITSTR-RBT" Name="rocketchip_wrapper.rbt"/>
  <File Type="PLACE-DCP" Name="rocketchip_wrapper_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="rocketchip_wrapper_pwropt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="rocketchip_wrapper_postroute_physopt_bb.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../src/verilog/AsyncResetReg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/verilog/plusarg_reader.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/verilog/Top.ZynqMediumFPGAConfig.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/verilog/clocking.vh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/verilog/rocketchip_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="rocketchip_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../src/constrs/base.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/../src/constrs/base.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
