// Seed: 2356051858
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9
);
  logic id_10;
  logic id_11;
  always
    if (1'b0)
      if (1'b0) id_11 = 1;
      else begin
        id_10 = 1;
      end
  logic id_12, id_13;
endmodule
