# WHU_MIPSCPU_COD_Project

## Construction

- [Part I: Single-Cycle Implementation](./Single_Cycle/README.md)
- [Part II: Multi-Cycle Implementation](./Multi_Cycle/README.md)
- [MIPS ASM Testing Codes(dat/coe) ÊµãËØïasm‰ª£Á†Å‰ª•ÂèäÂÖ∂ÂØπÂ∫îÁöÑdatÊàñcoeÊñá‰ª∂](./Testing_Code/readme.txt)
- [Configuration File for Vivado(FPGA) ÂºÄÂèëÊùøÁ∫¶ÊùüÊñá‰ª∂](./Nexys4DDR_CPU.xdc)

```
.
‚îú‚îÄ‚îÄ Multi_Cycle
‚îÇ   ‚îú‚îÄ‚îÄ FPGA
‚îÇ   ‚îú‚îÄ‚îÄ README.md
‚îÇ   ‚îú‚îÄ‚îÄ Simulate
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ create_wave.sh
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ display_wave.sh
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ dm.v
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ mccomp.v
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ mccomp_tb.v
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ mccomp_tb.vcd
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ mccomp_wave
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ results/
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ wave_sim.sh
‚îÇ   ‚îî‚îÄ‚îÄ src/
‚îú‚îÄ‚îÄ Nexys4DDR_CPU.xdc
‚îú‚îÄ‚îÄ README.md
‚îú‚îÄ‚îÄ Single_Cycle
‚îÇ   ‚îú‚îÄ‚îÄ FPGA
‚îÇ   ‚îú‚îÄ‚îÄ README.md
‚îÇ   ‚îú‚îÄ‚îÄ Simulate
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ Data_Memory.v
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ Instruction_Memory.v
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ create_wave.sh
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ display_wave.sh
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ results/
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ sccomp.v
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ sccomp_tb.v
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ sccomp_tb.vcd
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ sccomp_wave
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ wave_sim.sh
‚îÇ   ‚îî‚îÄ‚îÄ src/
‚îî‚îÄ‚îÄ Testing_Code/

12 directories, 91 files
```

## Notes

### Tools for Simulating and FPGA

#### For macOS

There are useful tools able to use for simulating verilog codes in macOS. Here I use `iverilog` as a verilog compiler, `vvp` as a wave-file generator and `gtkwave` as a wave displayer. All of three can be downloaded through the package manager `Homebrew`:

```bash
brew install icarus-verilog
brew install verilator
brew install --HEAD randomplum/gtkwave/gtkwave
brew install graphviz
```

Notice that the name is not different...

There are various instructions for these on Internet...

However, I still can't figure these three kinds of tools out very clearly, just know how to use them in a simple way: scripts named `create_wave.sh`, `wave_sim.sh` and `display_wave.sh` in `Simulate/`.

Basically:

```bash
iverilog -o [wave_file] [.v_srcs]
vvp [wave_file] > results/result_*
gtkwave [.vcd_file]
```

`.vcd_file` means the file dumped by testbench file.

#### For Windows

On Windows, we are required to use `ModelSim` for simulating and `Vivado` for loading the codes to FPGA(Nexys 4 DDR2). I don't find any substutional software in macOS for the latter. Welcome to inform in the issue...

### Other tools

#### MARS

...

#### mipsasm(seemed not very helpful?)

...

***ps: Both of two are for developing using MIPS Assembly Language.***

## Contribution

Great thanks to [the repository of scarletborder](https://github.com/scarletborder/myMipsCPU). üôè
It was of great help after my own design failed... ü•∫

## To be done

The report...etc.

