#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov 23 20:53:16 2025
# Process ID         : 16152
# Current directory  : D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1
# Command line       : vivado.exe -log audio_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source audio_system_wrapper.tcl -notrace
# Log file           : D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1/audio_system_wrapper.vdi
# Journal file       : D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1\vivado.jou
# Running On         : Vincent_TB14
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 8845H w/ Radeon 780M Graphics
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 29860 MB
# Swap memory        : 13267 MB
# Total Virtual      : 43127 MB
# Available Virtual  : 9426 MB
#-----------------------------------------------------------
source audio_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Application/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.cache/ip 
Command: link_design -top audio_system_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_dma_0_0/audio_system_axi_dma_0_0.dcp' for cell 'audio_system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_denoise_top_0_0/audio_system_denoise_top_0_0.dcp' for cell 'audio_system_i/denoise_top_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_fft_top_0_0/audio_system_fft_top_0_0.dcp' for cell 'audio_system_i/fft_top_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_processing_system7_0_0/audio_system_processing_system7_0_0.dcp' for cell 'audio_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_rst_ps7_0_100M_0/audio_system_rst_ps7_0_100M_0.dcp' for cell 'audio_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_ic_gp0_imp_xbar_0/audio_system_axi_ic_gp0_imp_xbar_0.dcp' for cell 'audio_system_i/axi_ic_gp0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_ic_gp0_imp_auto_pc_0/audio_system_axi_ic_gp0_imp_auto_pc_0.dcp' for cell 'audio_system_i/axi_ic_gp0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_ic_hp0_imp_xbar_0/audio_system_axi_ic_hp0_imp_xbar_0.dcp' for cell 'audio_system_i/axi_ic_hp0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_ic_hp0_imp_auto_pc_0/audio_system_axi_ic_hp0_imp_auto_pc_0.dcp' for cell 'audio_system_i/axi_ic_hp0/m00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.777 . Memory (MB): peak = 742.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_processing_system7_0_0/audio_system_processing_system7_0_0.xdc] for cell 'audio_system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_processing_system7_0_0/audio_system_processing_system7_0_0.xdc] for cell 'audio_system_i/processing_system7_0/inst'
Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_dma_0_0/audio_system_axi_dma_0_0.xdc] for cell 'audio_system_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_dma_0_0/audio_system_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_dma_0_0/audio_system_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_dma_0_0/audio_system_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_dma_0_0/audio_system_axi_dma_0_0.xdc] for cell 'audio_system_i/axi_dma_0/U0'
Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_rst_ps7_0_100M_0/audio_system_rst_ps7_0_100M_0_board.xdc] for cell 'audio_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_rst_ps7_0_100M_0/audio_system_rst_ps7_0_100M_0_board.xdc] for cell 'audio_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_rst_ps7_0_100M_0/audio_system_rst_ps7_0_100M_0.xdc] for cell 'audio_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_rst_ps7_0_100M_0/audio_system_rst_ps7_0_100M_0.xdc] for cell 'audio_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_dma_0_0/audio_system_axi_dma_0_0_clocks.xdc] for cell 'audio_system_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_axi_dma_0_0/audio_system_axi_dma_0_0_clocks.xdc] for cell 'audio_system_i/axi_dma_0/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1490.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 340 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 333 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances

20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1490.586 ; gain = 1061.129
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.586 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d92d28a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.586 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d92d28a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1878.414 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d92d28a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1878.414 ; gain = 0.000
Phase 1 Initialization | Checksum: 1d92d28a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1878.414 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d92d28a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.961 . Memory (MB): peak = 1878.414 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d92d28a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1878.414 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d92d28a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1878.414 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 79 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 11c2886ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.414 ; gain = 0.000
Retarget | Checksum: 11c2886ba
INFO: [Opt 31-389] Phase Retarget created 113 cells and removed 198 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 11e9113af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.414 ; gain = 0.000
Constant propagation | Checksum: 11e9113af
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 407 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1878.414 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1878.414 ; gain = 0.000
Phase 5 Sweep | Checksum: 1287711b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1878.414 ; gain = 0.000
Sweep | Checksum: 1287711b4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 147 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1287711b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1878.414 ; gain = 0.000
BUFG optimization | Checksum: 1287711b4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1463fb043

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1878.414 ; gain = 0.000
Shift Register Optimization | Checksum: 1463fb043
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: e7b4000c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1878.414 ; gain = 0.000
Post Processing Netlist | Checksum: e7b4000c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: ae8ab48e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.414 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1878.414 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: ae8ab48e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.414 ; gain = 0.000
Phase 9 Finalization | Checksum: ae8ab48e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.414 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             113  |             198  |                                             27  |
|  Constant propagation         |              24  |             407  |                                             27  |
|  Sweep                        |               0  |             147  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ae8ab48e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.414 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 1 Total Ports: 50
Number of Flops added for Enable Generation: 14

Ending PowerOpt Patch Enables Task | Checksum: 9392fcc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2105.039 ; gain = 0.000
Ending Power Optimization Task | Checksum: 9392fcc6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2105.039 ; gain = 226.625

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1ce116fd3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.039 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1ce116fd3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2105.039 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2105.039 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ce116fd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2105.039 ; gain = 614.453
INFO: [Vivado 12-24828] Executing command : report_drc -file audio_system_wrapper_drc_opted.rpt -pb audio_system_wrapper_drc_opted.pb -rpx audio_system_wrapper_drc_opted.rpx
Command: report_drc -file audio_system_wrapper_drc_opted.rpt -pb audio_system_wrapper_drc_opted.pb -rpx audio_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1/audio_system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2105.039 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 2105.039 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2105.039 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.227 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1/audio_system_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2105.039 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1519b338c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2105.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 59c8c0dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 116f27cb6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 116f27cb6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.039 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 116f27cb6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11adc9571

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a77bdc7d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a77bdc7d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 20b51aaae

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 20b51aaae

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 567 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 234 nets or LUTs. Breaked 0 LUT, combined 234 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2105.039 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            234  |                   234  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            234  |                   234  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 21af029a1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 2105.039 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1f6de1298

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2105.039 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f6de1298

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17043231f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15a4a0c65

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e9052a55

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 154312ec8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e0d73da8

Time (s): cpu = 00:01:16 ; elapsed = 00:01:01 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dd56727d

Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c498eb0d

Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 2105.039 ; gain = 0.000
Phase 3 Detail Placement | Checksum: c498eb0d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bf41a83b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.025 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 117691450

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Place 46-33] Processed net audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x6_ram/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 106ac8b8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.039 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: bf41a83b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.025. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d1bfcdd8

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 2105.039 ; gain = 0.000

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 2105.039 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d1bfcdd8

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d1bfcdd8

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d1bfcdd8

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2105.039 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d1bfcdd8

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 2105.039 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2105.039 ; gain = 0.000

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 2105.039 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9f7eb8e7

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 2105.039 ; gain = 0.000
Ending Placer Task | Checksum: 57f53a57

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 2105.039 ; gain = 0.000
88 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:18 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file audio_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file audio_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file audio_system_wrapper_utilization_placed.rpt -pb audio_system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.039 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2105.039 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1/audio_system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2105.039 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.025 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.240 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.039 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2105.039 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2105.039 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1/audio_system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2105.039 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e555d42 ConstDB: 0 ShapeSum: 33a66a25 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 7e41c3f0 | NumContArr: 6b5dc433 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26ef17d5d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2182.410 ; gain = 77.371

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26ef17d5d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2182.680 ; gain = 77.641

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26ef17d5d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2182.680 ; gain = 77.641
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a55ed556

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 2251.730 ; gain = 146.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.413  | TNS=0.000  | WHS=-0.332 | THS=-705.595|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21613
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21613
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 34775350d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 34775350d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3322a46d0

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 2347.176 ; gain = 242.137
Phase 4 Initial Routing | Checksum: 3322a46d0

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 807
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.880  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27a398cbc

Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.880  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2ad5617a6

Time (s): cpu = 00:01:35 ; elapsed = 00:01:12 . Memory (MB): peak = 2347.176 ; gain = 242.137
Phase 5 Rip-up And Reroute | Checksum: 2ad5617a6

Time (s): cpu = 00:01:35 ; elapsed = 00:01:12 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f6b755bd

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2347.176 ; gain = 242.137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.880  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2f6b755bd

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2f6b755bd

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2347.176 ; gain = 242.137
Phase 6 Delay and Skew Optimization | Checksum: 2f6b755bd

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.880  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 310c62fc1

Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 2347.176 ; gain = 242.137
Phase 7 Post Hold Fix | Checksum: 310c62fc1

Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.81449 %
  Global Horizontal Routing Utilization  = 4.93839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 310c62fc1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 310c62fc1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 299ae2722

Time (s): cpu = 00:01:44 ; elapsed = 00:01:19 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 299ae2722

Time (s): cpu = 00:01:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2347.176 ; gain = 242.137

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.880  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 299ae2722

Time (s): cpu = 00:01:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2347.176 ; gain = 242.137
Total Elapsed time in route_design: 79.305 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 17cb528a3

Time (s): cpu = 00:01:45 ; elapsed = 00:01:20 . Memory (MB): peak = 2347.176 ; gain = 242.137
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 17cb528a3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 2347.176 ; gain = 242.137

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 2347.176 ; gain = 242.137
INFO: [Vivado 12-24828] Executing command : report_drc -file audio_system_wrapper_drc_routed.rpt -pb audio_system_wrapper_drc_routed.pb -rpx audio_system_wrapper_drc_routed.rpx
Command: report_drc -file audio_system_wrapper_drc_routed.rpt -pb audio_system_wrapper_drc_routed.pb -rpx audio_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1/audio_system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2349.684 ; gain = 2.508
INFO: [Vivado 12-24828] Executing command : report_methodology -file audio_system_wrapper_methodology_drc_routed.rpt -pb audio_system_wrapper_methodology_drc_routed.pb -rpx audio_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file audio_system_wrapper_methodology_drc_routed.rpt -pb audio_system_wrapper_methodology_drc_routed.pb -rpx audio_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1/audio_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.859 ; gain = 33.176
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file audio_system_wrapper_timing_summary_routed.rpt -pb audio_system_wrapper_timing_summary_routed.pb -rpx audio_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2382.859 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file audio_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file audio_system_wrapper_route_status.rpt -pb audio_system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file audio_system_wrapper_power_routed.rpt -pb audio_system_wrapper_power_summary_routed.pb -rpx audio_system_wrapper_power_routed.rpx
Command: report_power -file audio_system_wrapper_power_routed.rpt -pb audio_system_wrapper_power_summary_routed.pb -rpx audio_system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
129 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file audio_system_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file audio_system_wrapper_bus_skew_routed.rpt -pb audio_system_wrapper_bus_skew_routed.pb -rpx audio_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 2398.020 ; gain = 50.844
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2428.160 ; gain = 15.734
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2432.512 ; gain = 20.086
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.512 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 2432.512 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2432.512 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2432.512 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2432.512 ; gain = 20.086
INFO: [Common 17-1381] The checkpoint 'D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/impl_1/audio_system_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <audio_system_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <audio_system_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force audio_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./audio_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2932.766 ; gain = 500.254
INFO: [Common 17-206] Exiting Vivado at Sun Nov 23 20:58:43 2025...
