# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/spi/spi-fsl-dspi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: ARM Freescale DSPI controller

maintainers:
  - Yuan Yao <yao.yuan@nxp.com>
  - Chao Fu <B44548@freescale.com>
description: test

properties:
  compatible:
    items:
      - enum:
          - fsl,vf610-dspi
          - fsl,spi
          - fsl,ls1021a-v1.0-dspi
          - fsl,ls2080a-dspi
          - fsl,ls1012a-dspi
    minItems: 1
    maxItems: 1
    additionalItems: false
  cell-index: {}
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  interrupt-parent: {}
  mode:
    items:
      - const: cpu
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#address-cells':
    const: 0x1
  '#size-cells':
    const: 0x0
  clocks: {}
  clock-names:
    items:
      - const: dspi
    minItems: 1
    maxItems: 1
    additionalItems: false
  spi-num-chipselects: {}
  dmas: {}
  dma-names:
    items:
      - const: rx
      - const: tx
    minItems: 2
    maxItems: 2
    additionalItems: false
  big-endian: {}
  bus-num: {}
historical: |+
  ARM Freescale DSPI controller

  Required properties:
  - compatible : "fsl,vf610-dspi", "fsl,ls1021a-v1.0-dspi",
  		"fsl,ls2085a-dspi"
  		or
  		"fsl,ls2080a-dspi" followed by "fsl,ls2085a-dspi"
  		"fsl,ls1012a-dspi" followed by "fsl,ls1021a-v1.0-dspi"
  - reg : Offset and length of the register set for the device
  - interrupts : Should contain SPI controller interrupt
  - clocks: from common clock binding: handle to dspi clock.
  - clock-names: from common clock binding: Shall be "dspi".
  - pinctrl-0: pin control group to be used for this controller.
  - pinctrl-names: must contain a "default" entry.
  - spi-num-chipselects : the number of the chipselect signals.
  - bus-num : the slave chip chipselect signal number.

  Optional property:
  - big-endian: If present the dspi device's registers are implemented
    in big endian mode.

  Optional SPI slave node properties:
  - fsl,spi-cs-sck-delay: a delay in nanoseconds between activating chip
    select and the start of clock signal, at the start of a transfer.
  - fsl,spi-sck-cs-delay: a delay in nanoseconds between stopping the clock
    signal and deactivating chip select, at the end of a transfer.

...
