/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [16:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [15:0] celloutsig_0_34z;
  reg [8:0] celloutsig_0_35z;
  wire [18:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_52z;
  reg [15:0] celloutsig_0_54z;
  wire [9:0] celloutsig_0_57z;
  wire [4:0] celloutsig_0_5z;
  wire [23:0] celloutsig_0_60z;
  wire [14:0] celloutsig_0_61z;
  wire [25:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  reg [6:0] celloutsig_1_7z;
  wire [29:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[153] ? in_data[140] : celloutsig_1_0z);
  assign celloutsig_0_8z = !(celloutsig_0_0z[7] ? celloutsig_0_7z[2] : celloutsig_0_2z);
  assign celloutsig_0_16z = !(celloutsig_0_9z[3] ? celloutsig_0_7z[1] : celloutsig_0_12z);
  assign celloutsig_0_19z = !(celloutsig_0_18z[0] ? celloutsig_0_14z[3] : celloutsig_0_7z[0]);
  assign celloutsig_0_20z = !(celloutsig_0_0z[7] ? celloutsig_0_0z[4] : celloutsig_0_9z[4]);
  assign celloutsig_0_23z = !(celloutsig_0_1z[2] ? celloutsig_0_0z[3] : celloutsig_0_19z);
  assign celloutsig_0_2z = !(celloutsig_0_1z[2] ? in_data[49] : celloutsig_0_1z[3]);
  assign celloutsig_0_43z = ~(celloutsig_0_31z ^ celloutsig_0_25z);
  assign celloutsig_1_16z = ~(celloutsig_1_12z[2] ^ celloutsig_1_7z[3]);
  assign celloutsig_1_19z = ~(celloutsig_1_0z ^ celloutsig_1_10z);
  assign celloutsig_0_22z = ~(celloutsig_0_2z ^ celloutsig_0_7z[5]);
  assign celloutsig_0_33z = { celloutsig_0_30z[1:0], celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_13z } === { celloutsig_0_14z[2:1], celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_16z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z[8:5] } === { celloutsig_0_1z[3], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_34z[11:10], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_2z } === { in_data[73:72], celloutsig_0_40z };
  assign celloutsig_0_45z = { in_data[76:75], celloutsig_0_14z[3:1], celloutsig_0_3z, celloutsig_0_38z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_1z } === { celloutsig_0_44z[2:1], celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_47z = { celloutsig_0_30z[2], celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_45z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_43z, celloutsig_0_1z } === { celloutsig_0_36z[18:1], celloutsig_0_37z, celloutsig_0_33z };
  assign celloutsig_1_3z = celloutsig_1_2z[4:1] === in_data[161:158];
  assign celloutsig_1_5z = { in_data[188:185], celloutsig_1_3z } === { celloutsig_1_2z[6:3], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_20z } === { celloutsig_0_5z[4:2], celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_0_25z = celloutsig_0_0z[4:2] === celloutsig_0_18z;
  assign celloutsig_0_26z = { in_data[76:73], celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_22z } === { celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_28z = { in_data[71], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_21z } === { celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[3] ? in_data[29:21] : in_data[83:75];
  assign celloutsig_0_44z = celloutsig_0_12z ? { celloutsig_0_17z[3], celloutsig_0_23z, 2'h3, celloutsig_0_15z } : celloutsig_0_7z[5:1];
  assign celloutsig_0_46z = in_data[52] ? { celloutsig_0_14z[3:1], celloutsig_0_3z } : celloutsig_0_35z[4:1];
  assign celloutsig_0_4z = celloutsig_0_2z ? celloutsig_0_1z[3:1] : in_data[24:22];
  assign celloutsig_0_52z = celloutsig_0_13z ? { celloutsig_0_10z[3:0], celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_42z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_19z } : { celloutsig_0_46z, celloutsig_0_38z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_47z, celloutsig_0_30z };
  assign celloutsig_0_60z = celloutsig_0_23z ? { celloutsig_0_4z, 1'h1, celloutsig_0_52z, celloutsig_0_16z } : { celloutsig_0_52z[17:4], celloutsig_0_57z };
  assign celloutsig_1_6z = celloutsig_1_2z[4] ? { in_data[166:149], celloutsig_1_5z, celloutsig_1_3z } : { in_data[188:171], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_2z[4] ? { celloutsig_1_6z[14:10], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z } : { celloutsig_1_6z[13:6], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_7z[2] ? in_data[50:45] : { celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_14z[3:1] = celloutsig_0_6z[21] ? { celloutsig_0_7z[4:3], celloutsig_0_8z } : { celloutsig_0_10z[1:0], celloutsig_0_13z };
  assign celloutsig_0_18z = celloutsig_0_4z[1] ? { celloutsig_0_11z[2:1], celloutsig_0_15z } : celloutsig_0_0z[4:2];
  assign celloutsig_0_29z = celloutsig_0_24z ? { celloutsig_0_9z[3:0], celloutsig_0_7z } : { in_data[53:50], 1'h0, celloutsig_0_5z };
  assign celloutsig_0_31z = ~^ celloutsig_0_6z[22:15];
  assign celloutsig_1_0z = ~^ in_data[118:111];
  assign celloutsig_1_10z = ~^ { celloutsig_1_8z[14:3], celloutsig_1_1z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_0z[8:1], celloutsig_0_8z };
  assign celloutsig_0_13z = ~^ celloutsig_0_7z;
  assign celloutsig_0_15z = ~^ { celloutsig_0_10z[4:3], celloutsig_0_13z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_37z = { celloutsig_0_9z[4], celloutsig_0_18z } >> { celloutsig_0_7z[2:1], celloutsig_0_23z, celloutsig_0_28z };
  assign celloutsig_0_38z = { celloutsig_0_0z[3:1], celloutsig_0_18z, celloutsig_0_21z } >> { celloutsig_0_5z[4:2], celloutsig_0_14z[3:1], celloutsig_0_3z };
  assign celloutsig_0_61z = { celloutsig_0_54z[9:4], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_14z[3:1], celloutsig_0_3z, celloutsig_0_43z } >> { celloutsig_0_29z[9:1], celloutsig_0_27z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } >> { in_data[46:25], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z[5], celloutsig_1_3z, celloutsig_1_1z } >> { celloutsig_1_13z[1], celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_0_9z = celloutsig_0_7z[4:0] >> celloutsig_0_6z[18:14];
  assign celloutsig_0_11z = celloutsig_0_1z[4:1] >> celloutsig_0_7z[3:0];
  assign celloutsig_0_30z = celloutsig_0_17z[5:3] >> { celloutsig_0_17z[4:3], celloutsig_0_23z };
  assign celloutsig_0_32z = { celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_20z } >>> { in_data[66:52], celloutsig_0_26z, celloutsig_0_12z };
  assign celloutsig_0_34z = { celloutsig_0_1z[0], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_0z } >>> celloutsig_0_32z[15:0];
  assign celloutsig_0_36z = { celloutsig_0_35z[5:4], celloutsig_0_32z } >>> { celloutsig_0_18z, celloutsig_0_34z };
  assign celloutsig_0_40z = { celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_3z } >>> celloutsig_0_29z[3:1];
  assign celloutsig_0_57z = { celloutsig_0_37z[0], celloutsig_0_43z, celloutsig_0_46z, celloutsig_0_15z, celloutsig_0_43z, celloutsig_0_22z, celloutsig_0_25z } >>> { celloutsig_0_32z[14:6], celloutsig_0_43z };
  assign celloutsig_0_5z = { in_data[68:65], celloutsig_0_3z } >>> { celloutsig_0_0z[1], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[106:102], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >>> { in_data[144:139], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[142:113] >>> { celloutsig_1_2z[5:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } >>> celloutsig_1_7z[4:2];
  assign celloutsig_1_13z = celloutsig_1_6z[19:13] >>> { in_data[107:102], celloutsig_1_10z };
  assign celloutsig_0_7z = { celloutsig_0_6z[16], celloutsig_0_1z } >>> { celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[20:16] >>> in_data[47:43];
  assign celloutsig_0_17z = { celloutsig_0_6z[17:15], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } >>> { celloutsig_0_7z[5], celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_17z[5:1], celloutsig_0_25z } >>> { celloutsig_0_6z[1:0], celloutsig_0_11z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_35z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_35z = { celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_25z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_54z = 16'h0000;
    else if (celloutsig_1_19z) celloutsig_0_54z = { celloutsig_0_36z[15:1], celloutsig_0_21z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_7z = { in_data[160:156], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_14z[0] = celloutsig_0_3z;
  assign { out_data[130:128], out_data[96], out_data[55:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
