Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 14:38:32 2024
| Host         : DESKTOP-NFG9C79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK_0  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            NOT_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.056ns  (logic 8.704ns (36.183%)  route 15.352ns (63.817%))
  Logic Levels:           14  (DSP48E1=2 IBUF=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820    13.415 r  SHIFT_RIGHT3/P[2]
                         net (fo=1, routed)           0.742    14.158    SHIFT_RIGHT3_n_103
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.282 r  ALU_OUT_OBUF[2]_inst_i_12/O
                         net (fo=1, routed)           1.020    15.301    ALU_OUT_OBUF[2]_inst_i_12_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.425 r  ALU_OUT_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.282    15.707    ALU_OUT_OBUF[2]_inst_i_7_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.831 r  ALU_OUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.888    16.720    ALU_OUT_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.844 r  ALU_OUT_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.745    18.589    ALU_OUT_OBUF[2]
    SLICE_X0Y39          LUT4 (Prop_lut4_I2_O)        0.124    18.713 r  ZERO_FLAG_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.685    19.398    ZERO_FLAG_OBUF_inst_i_4_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.152    19.550 r  NOT_ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671    21.221    NOT_ZERO_FLAG_OBUF
    R13                  OBUF (Prop_obuf_I_O)         2.835    24.056 r  NOT_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    24.056    NOT_ZERO_FLAG
    R13                                                               r  NOT_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.010ns  (logic 8.473ns (35.291%)  route 15.537ns (64.709%))
  Logic Levels:           14  (DSP48E1=2 IBUF=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820    13.415 f  SHIFT_RIGHT3/P[2]
                         net (fo=1, routed)           0.742    14.158    SHIFT_RIGHT3_n_103
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.282 f  ALU_OUT_OBUF[2]_inst_i_12/O
                         net (fo=1, routed)           1.020    15.301    ALU_OUT_OBUF[2]_inst_i_12_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.425 f  ALU_OUT_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.282    15.707    ALU_OUT_OBUF[2]_inst_i_7_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.831 f  ALU_OUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.888    16.720    ALU_OUT_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.844 f  ALU_OUT_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.745    18.589    ALU_OUT_OBUF[2]
    SLICE_X0Y39          LUT4 (Prop_lut4_I2_O)        0.124    18.713 f  ZERO_FLAG_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.678    19.391    ZERO_FLAG_OBUF_inst_i_4_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I3_O)        0.124    19.515 r  ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.863    21.378    ZERO_FLAG_OBUF
    L16                  OBUF (Prop_obuf_I_O)         2.632    24.010 r  ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    24.010    ZERO_FLAG
    L16                                                               r  ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            BIGGER_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.813ns  (logic 8.459ns (35.523%)  route 15.354ns (64.477%))
  Logic Levels:           14  (DSP48E1=2 IBUF=1 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820    13.415 r  SHIFT_RIGHT3/P[2]
                         net (fo=1, routed)           0.742    14.158    SHIFT_RIGHT3_n_103
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.282 r  ALU_OUT_OBUF[2]_inst_i_12/O
                         net (fo=1, routed)           1.020    15.301    ALU_OUT_OBUF[2]_inst_i_12_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.425 r  ALU_OUT_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.282    15.707    ALU_OUT_OBUF[2]_inst_i_7_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.831 r  ALU_OUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.888    16.720    ALU_OUT_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.844 r  ALU_OUT_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.745    18.589    ALU_OUT_OBUF[2]
    SLICE_X0Y39          LUT4 (Prop_lut4_I2_O)        0.124    18.713 r  ZERO_FLAG_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.685    19.398    ZERO_FLAG_OBUF_inst_i_4_n_0
    SLICE_X0Y39          LUT5 (Prop_lut5_I3_O)        0.124    19.522 r  BIGGER_ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.673    21.195    BIGGER_ZERO_FLAG_OBUF
    M13                  OBUF (Prop_obuf_I_O)         2.618    23.813 r  BIGGER_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    23.813    BIGGER_ZERO_FLAG
    M13                                                               r  BIGGER_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.995ns  (logic 8.126ns (35.339%)  route 14.869ns (64.661%))
  Logic Levels:           11  (DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[8])
                                                      1.820    13.415 r  SHIFT_RIGHT3/P[8]
                         net (fo=1, routed)           1.146    14.562    SHIFT_RIGHT3_n_97
    SLICE_X12Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.686 f  ALU_OUT_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           0.971    15.656    ALU_OUT_OBUF[8]_inst_i_7_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I2_O)        0.124    15.780 r  ALU_OUT_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           1.224    17.004    ALU_OUT_OBUF[8]_inst_i_4_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    17.128 r  ALU_OUT_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           3.210    20.338    ALU_OUT_OBUF[8]
    E18                  OBUF (Prop_obuf_I_O)         2.657    22.995 r  ALU_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    22.995    ALU_OUT[8]
    E18                                                               r  ALU_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.711ns  (logic 8.445ns (37.185%)  route 14.266ns (62.815%))
  Logic Levels:           12  (DSP48E1=2 IBUF=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[13])
                                                      1.820    13.415 r  SHIFT_RIGHT3/P[13]
                         net (fo=1, routed)           0.993    14.408    SHIFT_RIGHT3_n_92
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.152    14.560 r  ALU_OUT_OBUF[13]_inst_i_11/O
                         net (fo=1, routed)           0.820    15.380    ALU_OUT_OBUF[13]_inst_i_11_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.326    15.706 r  ALU_OUT_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.151    15.857    ALU_OUT_OBUF[13]_inst_i_6_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.981 r  ALU_OUT_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.646    16.627    ALU_OUT_OBUF[13]_inst_i_4_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.751 r  ALU_OUT_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           3.338    20.089    ALU_OUT_OBUF[13]
    G17                  OBUF (Prop_obuf_I_O)         2.622    22.711 r  ALU_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000    22.711    ALU_OUT[13]
    G17                                                               r  ALU_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.537ns  (logic 8.115ns (36.006%)  route 14.422ns (63.994%))
  Logic Levels:           11  (DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[6])
                                                      1.820    13.415 r  SHIFT_RIGHT3/P[6]
                         net (fo=1, routed)           1.004    14.419    SHIFT_RIGHT3_n_99
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124    14.543 f  ALU_OUT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.825    15.368    ALU_OUT_OBUF[6]_inst_i_6_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  ALU_OUT_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           1.321    16.813    ALU_OUT_OBUF[6]_inst_i_4_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.937 r  ALU_OUT_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.955    19.892    ALU_OUT_OBUF[6]
    G18                  OBUF (Prop_obuf_I_O)         2.645    22.537 r  ALU_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.537    ALU_OUT[6]
    G18                                                               r  ALU_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.342ns  (logic 8.229ns (36.833%)  route 14.113ns (63.167%))
  Logic Levels:           12  (DSP48E1=2 IBUF=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820    13.415 r  SHIFT_RIGHT3/P[2]
                         net (fo=1, routed)           0.742    14.158    SHIFT_RIGHT3_n_103
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.282 r  ALU_OUT_OBUF[2]_inst_i_12/O
                         net (fo=1, routed)           1.020    15.301    ALU_OUT_OBUF[2]_inst_i_12_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.425 r  ALU_OUT_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.282    15.707    ALU_OUT_OBUF[2]_inst_i_7_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.831 r  ALU_OUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.888    16.720    ALU_OUT_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.844 r  ALU_OUT_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.862    19.706    ALU_OUT_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         2.636    22.342 r  ALU_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.342    ALU_OUT[2]
    K15                                                               r  ALU_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.123ns  (logic 8.109ns (36.654%)  route 14.014ns (63.346%))
  Logic Levels:           11  (DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[4])
                                                      1.820    13.415 r  SHIFT_RIGHT3/P[4]
                         net (fo=1, routed)           0.882    14.298    SHIFT_RIGHT3_n_101
    SLICE_X12Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.422 f  ALU_OUT_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.835    15.257    ALU_OUT_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.381 f  ALU_OUT_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           1.044    16.425    ALU_OUT_OBUF[4]_inst_i_3_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.549 r  ALU_OUT_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.934    19.483    ALU_OUT_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         2.640    22.123 r  ALU_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.123    ALU_OUT[4]
    J17                                                               r  ALU_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.107ns  (logic 8.108ns (36.677%)  route 13.999ns (63.323%))
  Logic Levels:           11  (DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[11])
                                                      1.820    13.415 r  SHIFT_RIGHT3/P[11]
                         net (fo=1, routed)           0.613    14.028    SHIFT_RIGHT3_n_94
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.124    14.152 f  ALU_OUT_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.549    14.701    ALU_OUT_OBUF[11]_inst_i_5_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I3_O)        0.124    14.825 r  ALU_OUT_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.233    16.058    ALU_OUT_OBUF[11]_inst_i_2_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.182 r  ALU_OUT_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           3.286    19.468    ALU_OUT_OBUF[11]
    H15                  OBUF (Prop_obuf_I_O)         2.639    22.107 r  ALU_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000    22.107    ALU_OUT[11]
    H15                                                               r  ALU_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.094ns  (logic 8.129ns (36.795%)  route 13.964ns (63.205%))
  Logic Levels:           11  (DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=30, routed)          2.869     3.831    D2_IBUF[4]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  SHIFT_LEFT10_i_12/O
                         net (fo=1, routed)           0.415     4.370    p_0_out[4]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[4]_P[14])
                                                      1.820     6.190 f  SHIFT_LEFT10/P[14]
                         net (fo=1, routed)           1.034     7.224    SHIFT_LEFT10_n_91
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.348 f  SHIFT_RIGHT3_i_19/O
                         net (fo=7, routed)           0.987     8.335    SHIFT_RIGHT3_i_19_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.459 f  SHIFT_RIGHT3_i_18/O
                         net (fo=45, routed)          1.446     9.906    SHIFT_RIGHT3_i_18_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  SHIFT_RIGHT3_i_1/O
                         net (fo=32, routed)          1.566    11.595    SHIFT_RIGHT3_i_1_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_C[41]_P[9])
                                                      1.820    13.415 r  SHIFT_RIGHT3/P[9]
                         net (fo=1, routed)           0.793    14.209    SHIFT_RIGHT3_n_96
    SLICE_X10Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.333 f  ALU_OUT_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.670    15.003    ALU_OUT_OBUF[9]_inst_i_6_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  ALU_OUT_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           1.022    16.149    ALU_OUT_OBUF[9]_inst_i_4_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.273 r  ALU_OUT_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           3.161    19.434    ALU_OUT_OBUF[9]
    C17                  OBUF (Prop_obuf_I_O)         2.660    22.094 r  ALU_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    22.094    ALU_OUT[9]
    C17                                                               r  ALU_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHO_PIN
                            (input port)
  Destination:            RHO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.347ns (77.289%)  route 0.396ns (22.711%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RHO_PIN (IN)
                         net (fo=0)                   0.000     0.000    RHO_PIN
    R18                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  RHO_PIN_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.599    RHO_FLAG_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.144     1.743 r  RHO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     1.743    RHO_FLAG
    M18                                                               r  RHO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[0]
                            (input port)
  Destination:            OVERFLOW_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.448ns (53.060%)  route 1.281ns (46.940%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ALU_OPP[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  ALU_OPP_IBUF[0]_inst/O
                         net (fo=62, routed)          0.646     0.830    ALU_OPP_IBUF[0]
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.048     0.878 r  OVERFLOW_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.636     1.514    OVERFLOW_FLAG_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.216     2.730 r  OVERFLOW_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.730    OVERFLOW_FLAG
    R12                                                               r  OVERFLOW_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[1]
                            (input port)
  Destination:            ALU_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.400ns (48.035%)  route 1.514ns (51.965%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  ALU_OPP[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  ALU_OPP_IBUF[1]_inst/O
                         net (fo=46, routed)          0.648     0.842    ALU_OPP_IBUF[1]
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.045     0.887 r  ALU_OUT_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.866     1.753    ALU_OUT_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.161     2.914 r  ALU_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.914    ALU_OUT[5]
    F18                                                               r  ALU_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[1]
                            (input port)
  Destination:            ALU_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.013ns  (logic 1.392ns (46.195%)  route 1.621ns (53.805%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  ALU_OPP[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  ALU_OPP_IBUF[1]_inst/O
                         net (fo=46, routed)          0.755     0.948    ALU_OPP_IBUF[1]
    SLICE_X10Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.993 r  ALU_OUT_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.866     1.860    ALU_OUT_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.153     3.013 r  ALU_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.013    ALU_OUT[2]
    K15                                                               r  ALU_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[1]
                            (input port)
  Destination:            ALU_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.355ns (44.752%)  route 1.672ns (55.248%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  ALU_OPP[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 f  ALU_OPP_IBUF[1]_inst/O
                         net (fo=46, routed)          0.819     1.013    ALU_OPP_IBUF[1]
    SLICE_X9Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.058 r  ALU_OUT_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.854     1.911    ALU_OUT_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.116     3.027 r  ALU_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.027    ALU_OUT[0]
    K16                                                               r  ALU_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[0]
                            (input port)
  Destination:            SMALLER_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.067ns  (logic 1.423ns (46.378%)  route 1.645ns (53.622%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ALU_OPP[0] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  ALU_OPP_IBUF[0]_inst/O
                         net (fo=62, routed)          0.706     0.890    ALU_OPP_IBUF[0]
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.935 r  ALU_OUT_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.017    ALU_OUT_OBUF[15]_inst_i_3_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.062 r  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=6, routed)           0.857     1.919    SMALLER_ZERO_FLAG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.148     3.067 r  SMALLER_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     3.067    SMALLER_ZERO_FLAG
    L18                                                               r  SMALLER_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[2]
                            (input port)
  Destination:            ALU_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.431ns (46.562%)  route 1.642ns (53.438%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  ALU_OPP[2] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[2]
    N14                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  ALU_OPP_IBUF[2]_inst/O
                         net (fo=47, routed)          0.707     0.893    ALU_OPP_IBUF[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.938 f  ALU_OUT_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.054     0.991    ALU_OUT_OBUF[1]_inst_i_5_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.036 r  ALU_OUT_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.881     1.918    ALU_OUT_OBUF[1]
    J15                  OBUF (Prop_obuf_I_O)         1.155     3.073 r  ALU_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.073    ALU_OUT[1]
    J15                                                               r  ALU_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            ALU_OUT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.432ns (46.400%)  route 1.655ns (53.600%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  ALU_OPP_IBUF[3]_inst/O
                         net (fo=28, routed)          0.782     0.986    ALU_OPP_IBUF[3]
    SLICE_X10Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.031 r  ALU_OUT_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.873     1.905    ALU_OUT_OBUF[10]
    C16                  OBUF (Prop_obuf_I_O)         1.183     3.087 r  ALU_OUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.087    ALU_OUT[10]
    C16                                                               r  ALU_OUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[2]
                            (input port)
  Destination:            ALU_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.088ns  (logic 1.407ns (45.565%)  route 1.681ns (54.435%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  ALU_OPP[2] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[2]
    N14                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  ALU_OPP_IBUF[2]_inst/O
                         net (fo=47, routed)          0.658     0.844    ALU_OPP_IBUF[2]
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  ALU_OUT_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           1.023     1.911    ALU_OUT_OBUF[9]
    C17                  OBUF (Prop_obuf_I_O)         1.177     3.088 r  ALU_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.088    ALU_OUT[9]
    C17                                                               r  ALU_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[1]
                            (input port)
  Destination:            ALU_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.138ns  (logic 1.413ns (45.010%)  route 1.726ns (54.990%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  ALU_OPP[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  ALU_OPP_IBUF[1]_inst/O
                         net (fo=46, routed)          0.709     0.903    ALU_OPP_IBUF[1]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.948 r  ALU_OUT_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           1.017     1.965    ALU_OUT_OBUF[8]
    E18                  OBUF (Prop_obuf_I_O)         1.174     3.138 r  ALU_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.138    ALU_OUT[8]
    E18                                                               r  ALU_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





