Asenov, A., Brown, A., Davies, J., Kaya, S., and Slavcheva, G.2003. Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale mosfets.IEEE Trans. Electron. Devices 50, 9, 1837--1852.
Bol, D., Ambroise, R., Flandre, D., and Legat, J.-D.2008. Sub-45nm fully-depleted soi cmos subthreshold logic for ultra-low-power applications. InProceedings of the International SOI Conference. IEEE, 57--58.
David Bol , Renaud Ambroise , Denis Flandre , Jean-Didier Legat, Interests and limitations of technology scaling for subthreshold logic, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.10, p.1508-1519, October 2009[doi>10.1109/TVLSI.2008.2005413]
David Bol , Denis Flandre , Jean-Didier Legat, Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594240]
David Bol , Dina Kamel , Denis Flandre , Jean-Didier Legat, Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594237]
Bol, D., Hocquet, C., Flandre, D., and Legat, J.-D.2010. Robustness-aware sleep transistor engineering for power-gated nanometer subthreshold circuits. InProceedings of the International Circuits and Systems Conference. IEEE, 1484--1487.
Brown, A. R., Roy, G., and Asenov, A.2007. Poly-si-gate-related variability in decananometer mosfets with conventional architecture.IEEE Trans. Electron. Devices 54, 11, 3056--3063.
Calhoun, B. and Chandrakasan, A.2006. Ultra-dynamic voltage scaling (udvs) using subthreshold operation and local voltage dithering.IEEE J. Solid-State Circ. 41, 1, 238--245.
Calhoun, B., Wang, A., and Chandrakasan, A.2005. Modeling and sizing for minimum energy operation in subthreshold circuits.IEEE J. Solid-State Circ. 40, 9, 1778--1786.
Yu Cao , Lawrence T. Clark, Mapping statistical process variations toward circuit performance variability: an analytical modeling approach, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065752]
Chandrakasan, A., Daly, D., Finchelstein, D., Kwong, J., Ramadass, Y., Sinangil, M., Sze, V., and Verma, N.2010. Technologies for ultradynamic voltage scaling.Proc. IEEE 98, 2, 191--241.
Cheng, B., Roy, S., Brown, A., Millar, C., and Asenov, A.2008. Statistical variations in 32nm thin-body sol devices and sram cells. InInternational Conference on Solid-State and Integrated-Circuit Technology. IEEE.
Colinge, J. P.2004. The soi mosfet. InSilicon-on-Insulator Technology: Materials to VLSI, 3rd.Springer, 151--246.
Fenouillet-Beranger, C.2007. Fully-Depleted soi technology using high-k and single-metal gate for 32nm node lstp applications featuring 0.179Î¼m<sup>2</sup> 6t-sram bitcell. InProceedings of the International Electronics Device Meeting. IEEE, 267--270.
Scott Hanson , Bo Zhai , David Blaauw , Dennis Sylvester , Andres Bryant , Xinlin Wang, Energy optimality and variability in subthreshold design, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165660]
Hanson, S., Seok, M., Sylvester, D., and Blauw, D.2008. Nanometer device scaling in subthreshold logic and sram.IEEE Trans. Electron. Devices 55, 1, 175--185.
Kaul, H., Anders, M., Mathew, S., Hsu, S., Agarwal, A., Krishnamurthy, R., and Borkar, S.2010. A 300mv 494gops/w reconfigurable dual-supply 4-way simd vector processing accelerator in 45nm cmos.IEEE J. Solid-State Circ. 45, 1, 95--102.
Kim, J.-J. and Roy, K.2004. Double-gate mosfet subthreshold circuit for ultralow power applications.IEEE Trans. Electron. Devices 51, 9, 1468--1474.
Kwong, J., Ramadass, Y., Verma, N., and Chandrakasan, A.2009. A 65nm sub-vt micro- controller with integrated sram and switched capacitor dc-dc converter.IEEE J. Solid-State Circ. 44, 1, 115--126.
Mizuno, T., Okamura, J., and Toriumi, A.1993. Experimental study of threshold voltage fluctuations using an 8k mosfets array. InProceedings of the Symposium on VLSI Technology. IEEE, 41--42.
Mohapatra, N., Desai, M., Narendra, S., and Ramgopal, V. R.2003. Modeling of parasitic capacitances in deep submicrometer conventional and high-dielectric mos transistors.IEEE Trans. Electron. Devices 50, 4, 959--966.
Numata, T. and Takagi, S.2004. Device design for subthreshold slope and threshold voltage control in sub-100-nm fully-depleted soi mosfets.IEEE Trans. Electron. Devices 51, 12, 2161--2167.
Paul, B. and Roy, K.2008. Oxide thickness optimization for digital subthreshold operation.IEEE Trans. Electron. Devices 55, 2, 685--688.
Paul, B., Raychowdhury, A., and Roy, K.2005. Device optimization for digital subthreshold logic operation.IEEE Trans. Electron. Devices 52, 2, 237--247.
Paul, B. C., Bansal, A., and Roy, K.2006. Underlap dgmos for digital subthreshold operation.IEEE Trans. Electron. Devices 53, 4, 910--913.
Pelgrom, M., Duinmaijer, A., and Welbers, A.1989. Matching properties of mos transistors.IEEE J. Solid-State Circ. 24, 5, 1433--1440.
Pu, Y., de Gyvez, J., Corporaal, H., and Ha, Y.2009. An ultra-low-energy/frame multi-standard jpeg co-processor in 65nm cmos with sub/near-threshold power supply. InProceedings of the International Solid-State Circuit Conference. IEEE, 146--147.
Arijit Raychowdhury , Xuanyao Fong , Qikai Chen , Kaushik Roy, Analysis of super cut-off transistors for ultralow power digital logic circuits, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165577]
Roy, G., Brown, A. R., Adamu-Lema, F., Roy, S., and Asenov, A.2006. Simulation study of individual and combined sources of intrinsic parameter fluctuations in conventional nanomosfets.IEEE Trans. Electron. Devices 53, 12, 3063--3070.
Mingoo Seok , Scott Hanson , Dennis Sylvester , David Blaauw, Analysis and optimization of sleep modes in subthreshold circuit design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278655]
Skotnicki, T., Fenouillet-Beranger, C., Gallon, C., Boeuf, F., Monfray, S., Payet, F., Pouydebasque, A., Szczap, M., Farcy, A., Arnaud, F., Clerc, S., Sellier, M., Cathignol, A., Schoellkopf, J.-P., Perea, E., Ferrant, R., and Mingam, H.2008. Innovative materials, devices and cmos technologies for low-power mobile multimedia.IEEE Trans. Electron. Devices 55, 1, 96--130.
Hendrawan Soeleman , Kaushik Roy, Ultra-low power digital subthreshold logic circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.94-96, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313874]
Vivienne Sze , Anantha P. Chandrakasan, A 0.4-V UWB baseband processor, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283837]
Takahashi, O., Adams, C., Behnen, E., Chiang, O., Cottier, S., Coulman, P., Culp, J., Gervais, G., Gray, M., Itaka, Y., Johnson, C., Kono, F., L.Maurice, McCullen, K., Nguyen, L., Nishino, Y., Noro, H., Pille, J., Riley, M., Tokito, S., T.Wagner, and Yoshihara, H.2008. Migration of cell broadband engine from 65nm soi to 45nm soi. InProceedings of the International Solid-State Circuit Conference. IEEE, 86--87.
G. Tsutsui , M. Saitoh , T. Nagumo , T. Hiramoto, Impact of SOI thickness fluctuation on threshold voltage variation in ultra-thin body SOI MOSFETs, IEEE Transactions on Nanotechnology, v.4 n.3, p.369-373, May 2005[doi>10.1109/TNANO.2005.846913]
Verma, N., Kwong, J., and Chandrakasan, A.2008. Nanometer mosfet variation in minimum energy subthreshold circuits.IEEE Trans. Electron. Devices 55, 1, 163--174.
Vitale, S., Wyatt, P., Checka, N., Kedzierski, J., and Keast, C.2010. Fdsoi process tech- nology for subthreshold-operation ultralow-power electronics.Proc. IEEE 98, 2, 333--342.
Weber, O.2008. High immunity to threshold voltage variability in undoped ultra-thin fdsoi mosfets and its physical understanding. InProceedings of the International Electron Device Meeting. IEEE.
Bo Zhai , David Blaauw , Dennis Sylvester , Krisztian Flautner, The limit of dynamic voltage scaling and insomniac dynamic voltage scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.11, p.1239-1252, November 2005[doi>10.1109/TVLSI.2005.859588]
Bo Zhai , Ronald G. Dreslinski , David Blaauw , Trevor Mudge , Dennis Sylvester, Energy efficient near-threshold chip multi-processing, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283789]
Zhao, W. and Cao, Y.2006. New generation of predictive technology model for sub-45nm early design exploration.IEEE Trans. Electron. Devices 53, 11, 2816--2823.
