Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 12 03:18:38 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kd/key_down_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 471 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.199    -2161.606                    647                 1630        0.091        0.000                      0                 1630        4.500        0.000                       0                   628  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.199    -2161.606                    647                 1142        0.091        0.000                      0                 1142        4.500        0.000                       0                   628  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.939        0.000                      0                  488        0.526        0.000                      0                  488  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          647  Failing Endpoints,  Worst Slack       -4.199ns,  Total Violation    -2161.606ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.199ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.142ns  (logic 3.426ns (24.226%)  route 10.716ns (75.774%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          0.772    17.199    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.299    17.498 r  kd/y[1][9]_i_8/O
                         net (fo=243, routed)         1.677    19.175    kd/y[1][9]_i_8_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124    19.299 r  kd/pic[15]_C_i_1/O
                         net (fo=1, routed)           0.000    19.299    kd_n_330
    SLICE_X0Y25          FDCE                                         r  pic_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  pic_reg[15]_C/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)        0.032    15.100    pic_reg[15]_C
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -19.299    
  -------------------------------------------------------------------
                         slack                                 -4.199    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.119ns  (logic 3.426ns (24.265%)  route 10.693ns (75.735%))
  Logic Levels:           17  (LUT3=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          0.772    17.199    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.299    17.498 r  kd/y[1][9]_i_8/O
                         net (fo=243, routed)         1.654    19.152    kd/y[1][9]_i_8_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I1_O)        0.124    19.276 r  kd/y[3][9]_i_2/O
                         net (fo=1, routed)           0.000    19.276    kd_n_258
    SLICE_X1Y25          FDCE                                         r  y_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  y_reg[3][9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.029    15.097    y_reg[3][9]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -19.276    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.049ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.979ns  (logic 3.426ns (24.507%)  route 10.553ns (75.493%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          0.772    17.199    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.299    17.498 r  kd/y[1][9]_i_8/O
                         net (fo=243, routed)         1.514    19.013    kd/y[1][9]_i_8_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124    19.137 r  kd/pic[8]_C_i_1/O
                         net (fo=1, routed)           0.000    19.137    kd_n_323
    SLICE_X8Y36          FDCE                                         r  pic_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  pic_reg[8]_C/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y36          FDCE (Setup_fdce_C_D)        0.077    15.088    pic_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -19.137    
  -------------------------------------------------------------------
                         slack                                 -4.049    

Slack (VIOLATED) :        -4.037ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.977ns  (logic 3.426ns (24.512%)  route 10.551ns (75.488%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          0.772    17.199    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.299    17.498 r  kd/y[1][9]_i_8/O
                         net (fo=243, routed)         1.512    19.010    kd/y[1][9]_i_8_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124    19.134 r  kd/pic[9]_C_i_1/O
                         net (fo=1, routed)           0.000    19.134    kd_n_324
    SLICE_X0Y25          FDCE                                         r  pic_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  pic_reg[9]_C/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)        0.029    15.097    pic_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -19.134    
  -------------------------------------------------------------------
                         slack                                 -4.037    

Slack (VIOLATED) :        -4.032ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[0]_C/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 3.550ns (25.367%)  route 10.444ns (74.633%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          0.772    17.199    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.299    17.498 r  kd/y[1][9]_i_8/O
                         net (fo=243, routed)         0.851    18.349    kd/y[1][9]_i_8_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    18.473 r  kd/pic[0]_C_i_2_comp/O
                         net (fo=1, routed)           0.555    19.028    kd/pic[0]_C_i_2_n_0_repN
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124    19.152 r  kd/pic[0]_C_i_1_comp/O
                         net (fo=1, routed)           0.000    19.152    kd_n_332
    SLICE_X5Y33          FDRE                                         r  pic_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.510    14.851    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pic_reg[0]_C/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.031    15.120    pic_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -19.152    
  -------------------------------------------------------------------
                         slack                                 -4.032    

Slack (VIOLATED) :        -4.027ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.969ns  (logic 3.426ns (24.526%)  route 10.543ns (75.474%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          0.772    17.199    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.299    17.498 r  kd/y[1][9]_i_8/O
                         net (fo=243, routed)         1.504    19.002    kd/y[1][9]_i_8_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.124    19.126 r  kd/pic[3]_P_i_1/O
                         net (fo=1, routed)           0.000    19.126    kd_n_319
    SLICE_X0Y25          FDPE                                         r  pic_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDPE                                         r  pic_reg[3]_P/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDPE (Setup_fdpe_C_D)        0.031    15.099    pic_reg[3]_P
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -19.126    
  -------------------------------------------------------------------
                         slack                                 -4.027    

Slack (VIOLATED) :        -3.994ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[13]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.981ns  (logic 3.426ns (24.504%)  route 10.555ns (75.496%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          0.772    17.199    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.299    17.498 r  kd/y[1][9]_i_8/O
                         net (fo=243, routed)         1.516    19.014    kd/y[1][9]_i_8_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.124    19.138 r  kd/pic[13]_C_i_1/O
                         net (fo=1, routed)           0.000    19.138    kd_n_328
    SLICE_X2Y25          FDCE                                         r  pic_reg[13]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  pic_reg[13]_C/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y25          FDCE (Setup_fdce_C_D)        0.077    15.145    pic_reg[13]_C
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -19.138    
  -------------------------------------------------------------------
                         slack                                 -3.994    

Slack (VIOLATED) :        -3.991ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[8][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.895ns  (logic 3.426ns (24.656%)  route 10.469ns (75.343%))
  Logic Levels:           17  (LUT3=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          0.772    17.199    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.299    17.498 r  kd/y[1][9]_i_8/O
                         net (fo=243, routed)         0.924    18.422    kd/y[1][9]_i_8_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.124    18.546 r  kd/y[8][9]_i_2/O
                         net (fo=1, routed)           0.506    19.052    kd_n_255
    SLICE_X2Y30          FDCE                                         r  y_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  y_reg[8][9]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)       -0.013    15.061    y_reg[8][9]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -19.052    
  -------------------------------------------------------------------
                         slack                                 -3.991    

Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.600ns  (logic 3.302ns (24.280%)  route 10.298ns (75.720%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          1.156    17.583    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.299    17.882 r  kd/y[5][9]_i_1/O
                         net (fo=17, routed)          0.875    18.757    kd_n_274
    SLICE_X9Y25          FDCE                                         r  y_reg[5][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  y_reg[5][8]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.794    y_reg[5][8]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -18.757    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (VIOLATED) :        -3.960ns  (required time - arrival time)
  Source:                 kd/key_down_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 3.426ns (24.643%)  route 10.476ns (75.357%))
  Logic Levels:           17  (LUT3=1 LUT5=4 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  kd/key_down_reg[12]/Q
                         net (fo=7, routed)           1.025     6.638    kd/key_down[12]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124     6.762 r  kd/key_2[1]_i_62/O
                         net (fo=1, routed)           0.000     6.762    kd/key_2[1]_i_62_n_0
    SLICE_X5Y45          MUXF7 (Prop_muxf7_I1_O)      0.217     6.979 r  kd/key_2_reg[1]_i_30/O
                         net (fo=1, routed)           0.000     6.979    kd/key_2_reg[1]_i_30_n_0
    SLICE_X5Y45          MUXF8 (Prop_muxf8_I1_O)      0.094     7.073 r  kd/key_2_reg[1]_i_14/O
                         net (fo=1, routed)           1.110     8.183    kd/key_2_reg[1]_i_14_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.316     8.499 r  kd/key_2[1]_i_6/O
                         net (fo=2, routed)           0.444     8.944    kd/key_2[1]_i_6_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.124     9.068 r  kd/key_2[1]_i_3/O
                         net (fo=25, routed)          0.611     9.678    kd/key_2[1]_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     9.802 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.415    11.217    kd/key_1_code[2]_i_2_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  kd/key_1[1]_i_15/O
                         net (fo=1, routed)           0.498    11.840    kd/key_1[1]_i_15_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  kd/key_1[1]_i_7_comp_1/O
                         net (fo=1, routed)           0.661    12.625    kd/key_1[1]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I3_O)        0.124    12.749 f  kd/key_1[1]_i_2_comp/O
                         net (fo=7, routed)           0.318    13.067    kd/key_1[1]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  kd/key_1[4]_i_4_comp/O
                         net (fo=10, routed)          0.436    13.627    kd/key_1[4]_i_4_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.124    13.751 r  kd/y[1][9]_i_71/O
                         net (fo=16, routed)          0.584    14.336    kd/y[1][9]_i_71_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_S_O)       0.296    14.632 f  kd/y_reg[1][9]_i_57/O
                         net (fo=1, routed)           0.000    14.632    kd/y_reg[1][9]_i_57_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 f  kd/y_reg[1][9]_i_24/O
                         net (fo=1, routed)           1.163    15.899    kd/y_reg[1][9]_i_24_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.316    16.215 f  kd/y[1][9]_i_12/O
                         net (fo=1, routed)           0.000    16.215    kd/y[1][9]_i_12_n_0
    SLICE_X4Y31          MUXF7 (Prop_muxf7_I0_O)      0.212    16.427 f  kd/y_reg[1][9]_i_4/O
                         net (fo=41, routed)          0.772    17.199    kd/y_reg[1][9]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.299    17.498 r  kd/y[1][9]_i_8/O
                         net (fo=243, routed)         1.437    18.936    kd/y[1][9]_i_8_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I1_O)        0.124    19.060 r  kd/y[13][0]_i_1/O
                         net (fo=1, routed)           0.000    19.060    kd_n_182
    SLICE_X1Y27          FDCE                                         r  y_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  y_reg[13][0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDCE (Setup_fdce_C_D)        0.029    15.100    y_reg[13][0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -19.060    
  -------------------------------------------------------------------
                         slack                                 -3.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 kd/been_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.190ns (40.226%)  route 0.282ns (59.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.592     1.475    kd/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  kd/been_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kd/been_extend_reg/Q
                         net (fo=2, routed)           0.282     1.899    kd/been_extend_reg_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.049     1.948 r  kd/key[9]_i_2/O
                         net (fo=1, routed)           0.000     1.948    kd/key0_in[9]
    SLICE_X3Y46          FDCE                                         r  kd/key_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.866     1.993    kd/clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  kd/key_reg[9]/C
                         clock pessimism             -0.244     1.749    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.107     1.856    kd/key_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 kd/inst/inst/key_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.744%)  route 0.294ns (61.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.592     1.475    kd/inst/inst/clk
    SLICE_X5Y52          FDCE                                         r  kd/inst/inst/key_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kd/inst/inst/key_in_reg[4]/Q
                         net (fo=2, routed)           0.294     1.910    kd/key_in[4]
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.045     1.955 r  kd/key[4]_i_1/O
                         net (fo=1, routed)           0.000     1.955    kd/key0_in[4]
    SLICE_X3Y46          FDCE                                         r  kd/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.866     1.993    kd/clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  kd/key_reg[4]/C
                         clock pessimism             -0.244     1.749    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.091     1.840    kd/key_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.633%)  route 0.224ns (61.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/op/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  kd/op/pb_out_reg/Q
                         net (fo=140, routed)         0.224     1.842    kd/pulse_been_ready
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.865     1.992    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y47          FDCE (Hold_fdce_C_CE)       -0.039     1.709    kd/key_down_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.633%)  route 0.224ns (61.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/op/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  kd/op/pb_out_reg/Q
                         net (fo=140, routed)         0.224     1.842    kd/pulse_been_ready
    SLICE_X5Y47          FDCE                                         r  kd/key_down_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.865     1.992    kd/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  kd/key_down_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y47          FDCE (Hold_fdce_C_CE)       -0.039     1.709    kd/key_down_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[49]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.633%)  route 0.224ns (61.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/op/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  kd/op/pb_out_reg/Q
                         net (fo=140, routed)         0.224     1.842    kd/pulse_been_ready
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.865     1.992    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[49]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y47          FDCE (Hold_fdce_C_CE)       -0.039     1.709    kd/key_down_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[54]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.633%)  route 0.224ns (61.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/op/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  kd/op/pb_out_reg/Q
                         net (fo=140, routed)         0.224     1.842    kd/pulse_been_ready
    SLICE_X5Y47          FDCE                                         r  kd/key_down_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.865     1.992    kd/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  kd/key_down_reg[54]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y47          FDCE (Hold_fdce_C_CE)       -0.039     1.709    kd/key_down_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[59]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.633%)  route 0.224ns (61.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/op/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  kd/op/pb_out_reg/Q
                         net (fo=140, routed)         0.224     1.842    kd/pulse_been_ready
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.865     1.992    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[59]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y47          FDCE (Hold_fdce_C_CE)       -0.039     1.709    kd/key_down_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.633%)  route 0.224ns (61.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/op/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  kd/op/pb_out_reg/Q
                         net (fo=140, routed)         0.224     1.842    kd/pulse_been_ready
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.865     1.992    kd/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  kd/key_down_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y47          FDCE (Hold_fdce_C_CE)       -0.039     1.709    kd/key_down_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[61]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.633%)  route 0.224ns (61.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/op/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  kd/op/pb_out_reg/Q
                         net (fo=140, routed)         0.224     1.842    kd/pulse_been_ready
    SLICE_X5Y47          FDCE                                         r  kd/key_down_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.865     1.992    kd/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  kd/key_down_reg[61]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y47          FDCE (Hold_fdce_C_CE)       -0.039     1.709    kd/key_down_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 kd/inst/inst/key_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.650%)  route 0.321ns (63.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.591     1.474    kd/inst/inst/clk
    SLICE_X5Y53          FDCE                                         r  kd/inst/inst/key_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  kd/inst/inst/key_in_reg[2]/Q
                         net (fo=2, routed)           0.321     1.937    kd/key_in[2]
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.045     1.982 r  kd/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.982    kd/key0_in[2]
    SLICE_X3Y45          FDCE                                         r  kd/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.866     1.993    kd/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  kd/key_reg[2]/C
                         clock pessimism             -0.244     1.749    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.092     1.841    kd/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y35    a2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    key_2_code_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    key_2_code_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    key_2_code_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    a2/pb_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    key_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    key_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    pic_reg[8]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    key_2_code_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    key_2_code_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    key_2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    key_2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    key_2_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    kd/key_reg[1]_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    kd/key_reg[1]_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    kd/key_down_reg[50]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y30   x_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y30   x_reg[0][2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[2][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.518ns (11.168%)  route 4.120ns (88.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         4.120     9.723    rst2
    SLICE_X7Y23          FDCE                                         f  x_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  x_reg[2][2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y23          FDCE (Recov_fdce_C_CLR)     -0.405    14.663    x_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[2][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.518ns (11.749%)  route 3.891ns (88.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         3.891     9.494    rst2
    SLICE_X8Y24          FDCE                                         f  x_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  x_reg[2][3]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y24          FDCE (Recov_fdce_C_CLR)     -0.319    14.680    x_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[12][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.518ns (12.109%)  route 3.760ns (87.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         3.760     9.363    rst2
    SLICE_X8Y23          FDCE                                         f  x_reg[12][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  x_reg[12][2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X8Y23          FDCE (Recov_fdce_C_CLR)     -0.361    14.640    x_reg[12][2]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.518ns (12.546%)  route 3.611ns (87.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         3.611     9.214    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y63          FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y63          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X4Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.582    kd/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.518ns (12.546%)  route 3.611ns (87.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         3.611     9.214    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y63          FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y63          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X4Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.582    kd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.518ns (12.470%)  route 3.636ns (87.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         3.636     9.239    rst2
    SLICE_X9Y25          FDCE                                         f  y_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  y_reg[5][8]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.608    y_reg[5][8]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.518ns (12.546%)  route 3.611ns (87.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         3.611     9.214    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y63          FDPE                                         f  kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y63          FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X4Y63          FDPE (Recov_fdpe_C_PRE)     -0.359    14.628    kd/inst/inst/Ps2Interface_i/data_inter_reg
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.518ns (13.037%)  route 3.455ns (86.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         3.455     9.059    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X1Y62          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.505    14.846    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y62          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    14.585    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.518ns (13.037%)  route 3.455ns (86.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         3.455     9.059    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X1Y62          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.505    14.846    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y62          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.405    14.585    kd/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.518ns (12.981%)  route 3.472ns (87.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.564     5.085    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         3.472     9.076    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y62          FDPE                                         f  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.503    14.844    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y62          FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X4Y62          FDPE (Recov_fdpe_C_PRE)     -0.359    14.629    kd/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[6][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.014%)  route 0.333ns (66.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.333     1.942    rst2
    SLICE_X4Y35          FDCE                                         f  x_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  x_reg[6][9]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    x_reg[6][9]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[6][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.014%)  route 0.333ns (66.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.333     1.942    rst2
    SLICE_X4Y35          FDCE                                         f  y_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  y_reg[6][0]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    y_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[6][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.014%)  route 0.333ns (66.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.333     1.942    rst2
    SLICE_X4Y35          FDCE                                         f  y_reg[6][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  y_reg[6][7]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    y_reg[6][7]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[6][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.014%)  route 0.333ns (66.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.333     1.942    rst2
    SLICE_X4Y35          FDCE                                         f  y_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  y_reg[6][9]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    y_reg[6][9]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[16]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.558%)  route 0.340ns (67.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.340     1.949    rst2
    SLICE_X11Y33         FDCE                                         f  pic_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  pic_reg[16]_C/C
                         clock pessimism             -0.478     1.478    
    SLICE_X11Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    pic_reg[16]_C
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[102]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.893%)  route 0.424ns (72.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.424     2.033    kd/rst2
    SLICE_X7Y41          FDCE                                         f  kd/key_down_reg[102]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.863     1.990    kd/clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  kd/key_down_reg[102]_replica_1/C
                         clock pessimism             -0.478     1.512    
    SLICE_X7Y41          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    kd/key_down_reg[102]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[118]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.893%)  route 0.424ns (72.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.424     2.033    kd/rst2
    SLICE_X7Y41          FDCE                                         f  kd/key_down_reg[118]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.863     1.990    kd/clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  kd/key_down_reg[118]_replica/C
                         clock pessimism             -0.478     1.512    
    SLICE_X7Y41          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    kd/key_down_reg[118]_replica
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[119]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.893%)  route 0.424ns (72.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.424     2.033    kd/rst2
    SLICE_X7Y41          FDCE                                         f  kd/key_down_reg[119]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.863     1.990    kd/clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  kd/key_down_reg[119]_replica/C
                         clock pessimism             -0.478     1.512    
    SLICE_X7Y41          FDCE (Remov_fdce_C_CLR)     -0.092     1.420    kd/key_down_reg[119]_replica
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[8]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.302%)  route 0.437ns (72.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.437     2.046    rst2
    SLICE_X8Y36          FDCE                                         f  pic_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  pic_reg[8]_C/C
                         clock pessimism             -0.498     1.460    
    SLICE_X8Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.393    pic_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.347%)  route 0.458ns (73.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.562     1.445    a2/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  a2/pb_out_reg/Q
                         net (fo=511, routed)         0.458     2.068    rst2
    SLICE_X4Y33          FDCE                                         f  y_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  y_reg[7][3]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    y_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.653    





