#--  Synopsys, Inc.
#--  Version I-2013.09L 
#--  Project file C:\Users\KT\My Projects\dac_interface\lattice_project\dac\scratchproject.prs

#project files
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/top.v"
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/ram.v"
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/sdr_15bit.v"
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/ddr1.v"
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/pll_filter.v"
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_parser.v"
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_rx.v"
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_top.v"
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_tx.v"
add_file -verilog "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/baud_gen.v"



#implementation: "dac"
impl -add "C:\Users\KT\My Projects\dac_interface\lattice_project\dac" -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {C:/Users/KT/My Projects/dac_interface/lattice_project/dac/}
set_option -include_path {C:/Users/KT/My Projects/dac_interface/lattice_project}

#device options
set_option -technology LATTICE-ECP3
set_option -part LFE3_35EA
set_option -package FTN256C
set_option -speed_grade -6
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "uart_parser"

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -RWCheckOnRam 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/dac_dac.edi"

#set log file 
set_option log_file "C:/Users/KT/My Projects/dac_interface/lattice_project/dac/dac_dac.srf" 
impl -active "dac"
