// Seed: 2811552445
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input id_3
);
  type_8(
      id_0, 1, 1'b0 & id_2 & id_3 && id_0
  );
  assign id_2 = 1'b0;
  assign id_2 = 1;
  logic id_4;
  assign id_2 = 1;
  type_10(
      id_1
  );
  assign id_2 = id_0;
  logic id_5 = id_0;
endmodule
