<profile>

<section name = "Vivado HLS Report for 'cordic'" level="0">
<item name = "Date">Sun Dec 20 21:49:47 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">cordic_hls</item>
<item name = "Solution">Improved</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 10.242 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.348 us, 0.348 us, 34, 34, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L1">32, 32, 2, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 178, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 90, 112, -</column>
<column name="Memory">0, -, 10, 10, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 60, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="cordic_AXILiteS_s_axi_U">cordic_AXILiteS_s_axi, 0, 0, 90, 112, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="cordic_mul_mul_12cud_U1">cordic_mul_mul_12cud, i0 * i1</column>
<column name="cordic_mul_mul_12cud_U2">cordic_mul_mul_12cud, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cordic_phase_V_U">cordic_cordic_phabkb, 0, 10, 10, 0, 64, 10, 1, 640</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln703_fu_243_p2">+, 0, 0, 12, 12, 12</column>
<column name="current_sin_V_fu_303_p2">+, 0, 0, 12, 12, 12</column>
<column name="j_fu_170_p2">+, 0, 0, 15, 6, 1</column>
<column name="current_cos_V_fu_297_p2">-, 0, 0, 12, 12, 12</column>
<column name="r_V_5_fu_200_p2">-, 0, 0, 32, 1, 25</column>
<column name="r_V_6_fu_223_p2">-, 0, 0, 32, 1, 25</column>
<column name="sub_ln703_fu_267_p2">-, 0, 0, 12, 12, 12</column>
<column name="icmp_ln18_fu_164_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="cos_shift_V_3_fu_281_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln1495_fu_273_p3">select, 0, 0, 12, 1, 12</column>
<column name="sin_shift_V_3_fu_289_p3">select, 0, 0, 12, 1, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="factor_0_reg_115">9, 2, 12, 24</column>
<column name="j_0_reg_153">9, 2, 6, 12</column>
<column name="p_Val2_2_reg_127">9, 2, 12, 24</column>
<column name="p_Val2_4_reg_105">9, 2, 12, 24</column>
<column name="p_Val2_s_reg_140">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="factor_0_reg_115">12, 0, 12, 0</column>
<column name="icmp_ln18_reg_344">1, 0, 1, 0</column>
<column name="j_0_reg_153">6, 0, 6, 0</column>
<column name="p_Val2_2_reg_127">12, 0, 12, 0</column>
<column name="p_Val2_4_reg_105">12, 0, 12, 0</column>
<column name="p_Val2_s_reg_140">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, cordic, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cordic, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, cordic, return value</column>
</table>
</item>
</section>
</profile>
