--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf GenIO.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5306 paths analyzed, 753 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.421ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/I_ModeCtrl/iLineNo_4 (SLICE_X54Y42.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.421ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_9 to XLXI_1/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<8>
                                                       XLXI_1/I_ModeCtrl/cntX_9
    SLICE_X53Y43.G2      net (fanout=8)        0.843   XLXI_1/I_ModeCtrl/cntX<9>
    SLICE_X53Y43.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y43.F4      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y43.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y42.G4      net (fanout=2)        0.112   XLXI_1/I_ModeCtrl/N5
    SLICE_X52Y42.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y70.F4      net (fanout=19)       2.737   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y70.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/VActive
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X54Y42.SR      net (fanout=8)        1.338   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X54Y42.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<4>
                                                       XLXI_1/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                      9.421ns (4.368ns logic, 5.053ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.415ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.019 - 0.020)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_7 to XLXI_1/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y45.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<6>
                                                       XLXI_1/I_ModeCtrl/cntX_7
    SLICE_X53Y43.G3      net (fanout=9)        0.837   XLXI_1/I_ModeCtrl/cntX<7>
    SLICE_X53Y43.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y43.F4      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y43.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y42.G4      net (fanout=2)        0.112   XLXI_1/I_ModeCtrl/N5
    SLICE_X52Y42.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y70.F4      net (fanout=19)       2.737   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y70.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/VActive
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X54Y42.SR      net (fanout=8)        1.338   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X54Y42.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<4>
                                                       XLXI_1/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                      9.415ns (4.368ns logic, 5.047ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.298ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_10 to XLXI_1/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y47.XQ      Tcko                  0.591   XLXI_1/I_ModeCtrl/cntX<10>
                                                       XLXI_1/I_ModeCtrl/cntX_10
    SLICE_X53Y43.G4      net (fanout=4)        0.716   XLXI_1/I_ModeCtrl/cntX<10>
    SLICE_X53Y43.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y43.F4      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y43.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y42.G4      net (fanout=2)        0.112   XLXI_1/I_ModeCtrl/N5
    SLICE_X52Y42.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y70.F4      net (fanout=19)       2.737   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y70.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/VActive
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X54Y42.SR      net (fanout=8)        1.338   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X54Y42.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<4>
                                                       XLXI_1/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                      9.298ns (4.372ns logic, 4.926ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/I_ModeCtrl/iLineNo_3 (SLICE_X54Y43.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.421ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_9 to XLXI_1/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<8>
                                                       XLXI_1/I_ModeCtrl/cntX_9
    SLICE_X53Y43.G2      net (fanout=8)        0.843   XLXI_1/I_ModeCtrl/cntX<9>
    SLICE_X53Y43.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y43.F4      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y43.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y42.G4      net (fanout=2)        0.112   XLXI_1/I_ModeCtrl/N5
    SLICE_X52Y42.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y70.F4      net (fanout=19)       2.737   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y70.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/VActive
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X54Y43.SR      net (fanout=8)        1.338   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X54Y43.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                      9.421ns (4.368ns logic, 5.053ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.415ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.019 - 0.020)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_7 to XLXI_1/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y45.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<6>
                                                       XLXI_1/I_ModeCtrl/cntX_7
    SLICE_X53Y43.G3      net (fanout=9)        0.837   XLXI_1/I_ModeCtrl/cntX<7>
    SLICE_X53Y43.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y43.F4      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y43.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y42.G4      net (fanout=2)        0.112   XLXI_1/I_ModeCtrl/N5
    SLICE_X52Y42.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y70.F4      net (fanout=19)       2.737   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y70.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/VActive
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X54Y43.SR      net (fanout=8)        1.338   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X54Y43.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                      9.415ns (4.368ns logic, 5.047ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.298ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_10 to XLXI_1/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y47.XQ      Tcko                  0.591   XLXI_1/I_ModeCtrl/cntX<10>
                                                       XLXI_1/I_ModeCtrl/cntX_10
    SLICE_X53Y43.G4      net (fanout=4)        0.716   XLXI_1/I_ModeCtrl/cntX<10>
    SLICE_X53Y43.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y43.F4      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y43.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y42.G4      net (fanout=2)        0.112   XLXI_1/I_ModeCtrl/N5
    SLICE_X52Y42.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y70.F4      net (fanout=19)       2.737   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y70.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/VActive
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X54Y43.SR      net (fanout=8)        1.338   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X54Y43.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                      9.298ns (4.372ns logic, 4.926ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/I_ModeCtrl/iLineNo_2 (SLICE_X54Y43.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.421ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_9 to XLXI_1/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<8>
                                                       XLXI_1/I_ModeCtrl/cntX_9
    SLICE_X53Y43.G2      net (fanout=8)        0.843   XLXI_1/I_ModeCtrl/cntX<9>
    SLICE_X53Y43.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y43.F4      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y43.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y42.G4      net (fanout=2)        0.112   XLXI_1/I_ModeCtrl/N5
    SLICE_X52Y42.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y70.F4      net (fanout=19)       2.737   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y70.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/VActive
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X54Y43.SR      net (fanout=8)        1.338   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X54Y43.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                      9.421ns (4.368ns logic, 5.053ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.415ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.019 - 0.020)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_7 to XLXI_1/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y45.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<6>
                                                       XLXI_1/I_ModeCtrl/cntX_7
    SLICE_X53Y43.G3      net (fanout=9)        0.837   XLXI_1/I_ModeCtrl/cntX<7>
    SLICE_X53Y43.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y43.F4      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y43.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y42.G4      net (fanout=2)        0.112   XLXI_1/I_ModeCtrl/N5
    SLICE_X52Y42.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y70.F4      net (fanout=19)       2.737   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y70.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/VActive
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X54Y43.SR      net (fanout=8)        1.338   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X54Y43.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                      9.415ns (4.368ns logic, 5.047ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.298ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_10 to XLXI_1/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y47.XQ      Tcko                  0.591   XLXI_1/I_ModeCtrl/cntX<10>
                                                       XLXI_1/I_ModeCtrl/cntX_10
    SLICE_X53Y43.G4      net (fanout=4)        0.716   XLXI_1/I_ModeCtrl/cntX<10>
    SLICE_X53Y43.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y43.F4      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y43.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y42.G4      net (fanout=2)        0.112   XLXI_1/I_ModeCtrl/N5
    SLICE_X52Y42.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y70.F4      net (fanout=19)       2.737   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y70.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/VActive
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X54Y43.SR      net (fanout=8)        1.338   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X54Y43.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                      9.298ns (4.372ns logic, 4.926ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_10/E0 (SLICE_X65Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/qE0 (FF)
  Destination:          XLXI_10/E0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.017 - 0.016)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/qE0 to XLXI_10/E0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y40.YQ      Tcko                  0.522   XLXI_10/qE0
                                                       XLXI_10/qE0
    SLICE_X65Y43.BY      net (fanout=1)        0.355   XLXI_10/qE0
    SLICE_X65Y43.CLK     Tckdi       (-Th)    -0.135   XLXN_81
                                                       XLXI_10/E0
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.657ns logic, 0.355ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/reg11b_5 (SLICE_X55Y37.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/reg11b_6 (FF)
  Destination:          XLXI_10/reg11b_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/reg11b_6 to XLXI_10/reg11b_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.XQ      Tcko                  0.473   XLXN_98<5>
                                                       XLXI_10/reg11b_6
    SLICE_X55Y37.BY      net (fanout=6)        0.428   XLXN_98<5>
    SLICE_X55Y37.CLK     Tckdi       (-Th)    -0.135   XLXN_98<5>
                                                       XLXI_10/reg11b_5
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.608ns logic, 0.428ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/reg11b_4 (SLICE_X55Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/reg11b_5 (FF)
  Destination:          XLXI_10/reg11b_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/reg11b_5 to XLXI_10/reg11b_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.YQ      Tcko                  0.470   XLXN_98<5>
                                                       XLXI_10/reg11b_5
    SLICE_X55Y36.BX      net (fanout=11)       0.489   XLXN_98<4>
    SLICE_X55Y36.CLK     Tckdi       (-Th)    -0.093   XLXN_98<3>
                                                       XLXI_10/reg11b_4
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.563ns logic, 0.489ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_1/XLXI_3/CLKA
  Logical resource: XLXI_1/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_1/XLXI_3/CLKA
  Logical resource: XLXI_1/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_1/XLXI_3/CLKA
  Logical resource: XLXI_1/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    9.421|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5306 paths, 0 nets, and 1932 connections

Design statistics:
   Minimum period:   9.421ns{1}   (Maximum frequency: 106.146MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 31 13:56:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



